#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Dec  4 20:12:26 2022
# Process ID: 42671
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_B.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/jacobi_1d_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top jacobi_1d -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top jacobi_1d -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43034 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.297 ; gain = 203.500 ; free physical = 31471 ; free virtual = 228887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jacobi_1d' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'add_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_B' declared at '/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39723' bound to instance 'c_LSQ_B' of component 'LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:3718]
INFO: [Synth 8-6157] synthesizing module 'LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_B' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_B' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_B' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_B' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_B' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_B' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 3 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net B_we1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:28]
WARNING: [Synth 8-3848] Net B_dout1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:29]
WARNING: [Synth 8-3848] Net A_1_we1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:38]
WARNING: [Synth 8-3848] Net A_1_dout1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:39]
WARNING: [Synth 8-3848] Net A_2_we1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:48]
WARNING: [Synth 8-3848] Net A_2_dout1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:49]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:66]
WARNING: [Synth 8-3848] Net MC_A_1_pValidArray_4 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1278]
WARNING: [Synth 8-3848] Net MC_A_1_dataInArray_4 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1272]
WARNING: [Synth 8-3848] Net MC_A_1_pValidArray_5 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1279]
WARNING: [Synth 8-3848] Net MC_A_1_dataInArray_5 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1273]
WARNING: [Synth 8-3848] Net MC_A_2_pValidArray_3 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1309]
WARNING: [Synth 8-3848] Net MC_A_2_dataInArray_3 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1305]
WARNING: [Synth 8-3848] Net MC_A_2_nReadyArray_1 in module/entity jacobi_1d does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:1317]
INFO: [Synth 8-256] done synthesizing module 'jacobi_1d' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/jacobi_1d_optimized.vhd:53]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_we1
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[31]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[30]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[29]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[28]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[27]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[26]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[25]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[24]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[23]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[22]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[21]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[20]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[19]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[18]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[17]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[16]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[15]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[14]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[13]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[12]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[11]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[10]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[9]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[8]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[7]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[6]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[5]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[4]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[3]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[2]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[1]
WARNING: [Synth 8-3331] design jacobi_1d has unconnected port B_dout1[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2257.043 ; gain = 481.246 ; free physical = 31316 ; free virtual = 228737
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2265.941 ; gain = 490.145 ; free physical = 31360 ; free virtual = 228781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2265.941 ; gain = 490.145 ; free physical = 31360 ; free virtual = 228781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2265.941 ; gain = 0.000 ; free physical = 31316 ; free virtual = 228737
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.781 ; gain = 0.000 ; free physical = 31188 ; free virtual = 228609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2416.781 ; gain = 0.000 ; free physical = 31187 ; free virtual = 228608
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2416.781 ; gain = 640.984 ; free physical = 31343 ; free virtual = 228764
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2416.781 ; gain = 640.984 ; free physical = 31343 ; free virtual = 228764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2416.781 ; gain = 640.984 ; free physical = 31343 ; free virtual = 228764
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/LSQ_B.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 2416.781 ; gain = 640.984 ; free physical = 30819 ; free virtual = 228246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_B__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_B__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_B__GB3 |           1|     20511|
|5     |LSQ_B__GC0            |           1|     13258|
|6     |jacobi_1d__GC0        |           1|      5648|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 114   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 933   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              160 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 68    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 557   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_B__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_17/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[11]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[17]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[6]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[12]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[18]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[7]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[13]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[19]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[8]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[14]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[20]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[9]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[15]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[21]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[10]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[16]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[22]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[23]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[24]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[25]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[4]' (FDE) to 'i_0/MC_A_1/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[3]' (FDE) to 'i_0/MC_A_1/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[2]' (FDE) to 'i_0/MC_A_1/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[7]' (FDE) to 'i_0/MC_A_1/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[1]' (FDE) to 'i_0/MC_A_1/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[6]' (FDE) to 'i_0/MC_A_1/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[10]' (FDE) to 'i_0/MC_A_1/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[5]' (FDE) to 'i_0/MC_A_1/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[9]' (FDE) to 'i_0/MC_A_1/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[13]' (FDE) to 'i_0/MC_A_1/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[8]' (FDE) to 'i_0/MC_A_1/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[12]' (FDE) to 'i_0/MC_A_1/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[16]' (FDE) to 'i_0/MC_A_1/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[11]' (FDE) to 'i_0/MC_A_1/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[15]' (FDE) to 'i_0/MC_A_1/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[19]' (FDE) to 'i_0/MC_A_1/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[14]' (FDE) to 'i_0/MC_A_1/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[18]' (FDE) to 'i_0/MC_A_1/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[22]' (FDE) to 'i_0/MC_A_1/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[17]' (FDE) to 'i_0/MC_A_1/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[21]' (FDE) to 'i_0/MC_A_1/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[25]' (FDE) to 'i_0/MC_A_1/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[20]' (FDE) to 'i_0/MC_A_1/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[24]' (FDE) to 'i_0/MC_A_1/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[28]' (FDE) to 'i_0/MC_A_1/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[23]' (FDE) to 'i_0/MC_A_1/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[27]' (FDE) to 'i_0/MC_A_1/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[30]' (FDE) to 'i_0/MC_A_1/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[26]' (FDE) to 'i_0/MC_A_1/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[31]' (FDE) to 'i_0/MC_A_1/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:36 . Memory (MB): peak = 2416.781 ; gain = 640.984 ; free physical = 28056 ; free virtual = 225513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_5  | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
|i_0/Buffer_12 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|jacobi_1d   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|jacobi_1d   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|jacobi_1d   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_B__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_B__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_B__GB3 |           1|     17991|
|5     |LSQ_B__GC0            |           1|      5533|
|6     |jacobi_1d__GC0        |           1|      3972|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:49 . Memory (MB): peak = 2416.781 ; gain = 640.984 ; free physical = 27890 ; free virtual = 225380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-4348.0/oG. 895.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:57 . Memory (MB): peak = 2940.418 ; gain = 1164.621 ; free physical = 27420 ; free virtual = 224911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_5  | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
|i_0/Buffer_12 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB1 |           1|     27212|
|2     |jacobi_1d_GT0         |           1|     50383|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:31 ; elapsed = 00:04:28 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27246 ; free virtual = 224740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB1 |           1|      9515|
|2     |jacobi_1d_GT0         |           1|     17096|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:04:38 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27332 ; free virtual = 224933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:04:38 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27332 ; free virtual = 224933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:42 ; elapsed = 00:04:40 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27327 ; free virtual = 224929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:42 ; elapsed = 00:04:40 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27324 ; free virtual = 224925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:42 ; elapsed = 00:04:41 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27335 ; free virtual = 224936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:42 ; elapsed = 00:04:41 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27335 ; free virtual = 224936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   924|
|2     |DSP48E1_3 |     1|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |LUT1      |    85|
|6     |LUT2      |   746|
|7     |LUT3      |   450|
|8     |LUT4      |  6003|
|9     |LUT5      |  4547|
|10    |LUT6      |  8364|
|11    |MUXF7     |  1194|
|12    |MUXF8     |    68|
|13    |RAM32M    |     8|
|14    |FDCE      |   601|
|15    |FDPE      |    69|
|16    |FDRE      |  3668|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------------+------+
|      |Instance                         |Module                           |Cells |
+------+---------------------------------+---------------------------------+------+
|1     |top                              |                                 | 26730|
|2     |  Buffer_1                       |elasticBuffer__parameterized0    |   132|
|3     |    oehb1                        |OEHB__parameterized0_146         |    35|
|4     |    tehb1                        |TEHB__parameterized0_147         |    66|
|5     |  Buffer_10                      |elasticBuffer__parameterized1    |     5|
|6     |    oehb1                        |OEHB_144                         |     2|
|7     |    tehb1                        |TEHB_145                         |     3|
|8     |  Buffer_11                      |elasticBuffer__parameterized1_0  |     8|
|9     |    oehb1                        |OEHB_142                         |     5|
|10    |    tehb1                        |TEHB_143                         |     3|
|11    |  Buffer_12                      |transpFIFO__parameterized0       |    62|
|12    |    fifo                         |elasticFifoInner__parameterized0 |    62|
|13    |  Buffer_13                      |elasticBuffer__parameterized1_1  |    11|
|14    |    oehb1                        |OEHB_140                         |    10|
|15    |    tehb1                        |TEHB_141                         |     1|
|16    |  Buffer_14                      |TEHB__parameterized0             |     7|
|17    |  Buffer_2                       |elasticBuffer__parameterized1_2  |    42|
|18    |    oehb1                        |OEHB_138                         |     7|
|19    |    tehb1                        |TEHB_139                         |     3|
|20    |  Buffer_3                       |TEHB__parameterized0_3           |     8|
|21    |  Buffer_4                       |elasticBuffer__parameterized0_4  |   109|
|22    |    oehb1                        |OEHB__parameterized0_136         |    43|
|23    |    tehb1                        |TEHB__parameterized0_137         |    66|
|24    |  Buffer_5                       |transpFIFO                       |    25|
|25    |    fifo                         |elasticFifoInner                 |    25|
|26    |  Buffer_6                       |elasticBuffer__parameterized1_5  |     5|
|27    |    oehb1                        |OEHB_134                         |     4|
|28    |    tehb1                        |TEHB_135                         |     1|
|29    |  Buffer_7                       |elasticBuffer__parameterized1_6  |     6|
|30    |    oehb1                        |OEHB_132                         |     3|
|31    |    tehb1                        |TEHB_133                         |     3|
|32    |  Buffer_8                       |elasticBuffer__parameterized1_7  |     2|
|33    |    oehb1                        |OEHB_130                         |     1|
|34    |    tehb1                        |TEHB_131                         |     1|
|35    |  Buffer_9                       |elasticBuffer__parameterized0_8  |   107|
|36    |    oehb1                        |OEHB__parameterized0             |    41|
|37    |    tehb1                        |TEHB__parameterized0_129         |    66|
|38    |  MC_A_1                         |MemCont                          |   208|
|39    |    read_arbiter                 |read_memory_arbiter              |   208|
|40    |      data                       |read_data_signals                |   208|
|41    |  MC_A_2                         |MemCont__parameterized0          |   112|
|42    |  add_11                         |add_op                           |    40|
|43    |  add_12                         |add_op_9                         |     8|
|44    |  add_16                         |add_op_10                        |    40|
|45    |  add_20                         |add_op_11                        |    29|
|46    |  add_30                         |add_op_12                        |    27|
|47    |  add_33                         |add_op_13                        |    26|
|48    |  add_4                          |add_op_14                        |    39|
|49    |  c_LSQ_B                        |LSQ_B                            | 24662|
|50    |    LOAD_PORT_LSQ_B              |LOAD_PORT_LSQ_B                  |    16|
|51    |    STORE_ADDR_PORT_LSQ_B        |STORE_DATA_PORT_LSQ_B            |    15|
|52    |    STORE_DATA_PORT_LSQ_B        |STORE_DATA_PORT_LSQ_B_128        |    16|
|53    |    loadQ                        |LOAD_QUEUE_LSQ_B                 | 13162|
|54    |    storeQ                       |STORE_QUEUE_LSQ_B                | 11453|
|55    |  forkC_0                        |fork__parameterized2             |     8|
|56    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_126      |     3|
|57    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_127      |     5|
|58    |  forkC_1                        |fork__parameterized2_15          |     2|
|59    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_124      |     1|
|60    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_125      |     1|
|61    |  forkC_11                       |fork__parameterized1             |    65|
|62    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_117      |     3|
|63    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_118      |     2|
|64    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_119      |     2|
|65    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_120      |     5|
|66    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_121      |     2|
|67    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_122      |    42|
|68    |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_123      |     9|
|69    |  forkC_12                       |fork__parameterized5             |    33|
|70    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_111      |     3|
|71    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_112      |     7|
|72    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_113      |     4|
|73    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_114      |     2|
|74    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_115      |     6|
|75    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_116      |    11|
|76    |  forkC_13                       |\fork                            |    15|
|77    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_107      |     4|
|78    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_108      |     8|
|79    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_109      |     2|
|80    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_110      |     1|
|81    |  forkC_16                       |fork__parameterized2_16          |     3|
|82    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_105      |     2|
|83    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_106      |     1|
|84    |  forkC_17                       |fork__parameterized2_17          |     4|
|85    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_103      |     1|
|86    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_104      |     3|
|87    |  forkC_8                        |fork_18                          |    11|
|88    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_99       |     2|
|89    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_100      |     3|
|90    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_101      |     3|
|91    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_102      |     3|
|92    |  fork_0                         |fork__parameterized3             |    16|
|93    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_94       |     5|
|94    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_95       |     2|
|95    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_96       |     2|
|96    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_97       |     6|
|97    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_98       |     1|
|98    |  fork_1                         |fork__parameterized4             |     8|
|99    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_92       |     2|
|100   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_93       |     6|
|101   |  fork_10                        |fork__parameterized0             |     9|
|102   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_89       |     3|
|103   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_90       |     3|
|104   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_91       |     3|
|105   |  fork_14                        |fork__parameterized0_19          |     9|
|106   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_86       |     5|
|107   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_87       |     1|
|108   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_88       |     3|
|109   |  fork_15                        |fork__parameterized0_20          |     7|
|110   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_83       |     2|
|111   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_84       |     1|
|112   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_85       |     4|
|113   |  fork_2                         |fork__parameterized3_21          |    18|
|114   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_78       |     6|
|115   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_79       |     8|
|116   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_80       |     1|
|117   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_81       |     2|
|118   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_82       |     1|
|119   |  fork_3                         |fork__parameterized0_22          |     7|
|120   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_75       |     4|
|121   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_76       |     1|
|122   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_77       |     2|
|123   |  fork_4                         |fork__parameterized4_23          |     9|
|124   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_73       |     2|
|125   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_74       |     7|
|126   |  fork_5                         |fork__parameterized3_24          |    24|
|127   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_68       |     6|
|128   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_69       |    13|
|129   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_70       |     1|
|130   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_71       |     2|
|131   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_72       |     2|
|132   |  fork_6                         |fork__parameterized4_25          |     2|
|133   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_66       |     1|
|134   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_67       |     1|
|135   |  fork_7                         |fork__parameterized6             |     7|
|136   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_62       |     3|
|137   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_63       |     2|
|138   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_64       |     1|
|139   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_65       |     1|
|140   |  fork_9                         |fork__parameterized0_26          |     4|
|141   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock          |     2|
|142   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_60       |     1|
|143   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_61       |     1|
|144   |  icmp_21                        |icmp_ult_op                      |     5|
|145   |  icmp_31                        |icmp_ult_op_27                   |     5|
|146   |  icmp_34                        |icmp_ult_op_28                   |     4|
|147   |  load_10                        |mc_load_op                       |    73|
|148   |    Buffer_1                     |TEHB__parameterized0_58          |    36|
|149   |    Buffer_2                     |TEHB__parameterized0_59          |    37|
|150   |  load_15                        |mc_load_op_29                    |   104|
|151   |    Buffer_1                     |TEHB__parameterized0_56          |    66|
|152   |    Buffer_2                     |TEHB__parameterized0_57          |    38|
|153   |  load_7                         |mc_load_op_30                    |   102|
|154   |    Buffer_1                     |TEHB__parameterized0_54          |    67|
|155   |    Buffer_2                     |TEHB__parameterized0_55          |    35|
|156   |  mul_17                         |mul_op                           |    44|
|157   |    buff                         |delay_buffer                     |     6|
|158   |    multiply_unit                |mul_4_stage                      |    37|
|159   |    oehb                         |OEHB_53                          |     1|
|160   |  phiC_0                         |mux__parameterized0              |     2|
|161   |    tehb1                        |TEHB_52                          |     2|
|162   |  phiC_14                        |mux__parameterized0_31           |     3|
|163   |    tehb1                        |TEHB_51                          |     3|
|164   |  phiC_2                         |mux__parameterized0_32           |     1|
|165   |    tehb1                        |TEHB_50                          |     1|
|166   |  phiC_22                        |mux__parameterized0_33           |     3|
|167   |    tehb1                        |TEHB_49                          |     3|
|168   |  phiC_23                        |mux__parameterized0_34           |     5|
|169   |    tehb1                        |TEHB_48                          |     5|
|170   |  phiC_3                         |mux__parameterized0_35           |     3|
|171   |    tehb1                        |TEHB_47                          |     3|
|172   |  phi_1                          |mux                              |    65|
|173   |    tehb1                        |TEHB__parameterized0_46          |    65|
|174   |  phi_24                         |mux_36                           |    70|
|175   |    tehb1                        |TEHB__parameterized0_45          |    70|
|176   |  phi_3                          |mux_37                           |    66|
|177   |    tehb1                        |TEHB__parameterized0_44          |    66|
|178   |  phi_n1                         |merge                            |    38|
|179   |    tehb1                        |TEHB__parameterized0_43          |    38|
|180   |  phi_n24                        |merge_38                         |    37|
|181   |    tehb1                        |TEHB__parameterized0_42          |    37|
|182   |  phi_n25                        |merge_39                         |    37|
|183   |    tehb1                        |TEHB__parameterized0_41          |    37|
|184   |  ret_0                          |ret_op                           |    66|
|185   |    tehb                         |TEHB__parameterized0_40          |    66|
|186   |  start_0                        |start_node                       |    16|
|187   |    startBuff                    |elasticBuffer                    |    12|
|188   |      oehb1                      |OEHB                             |     7|
|189   |      tehb1                      |TEHB                             |     5|
+------+---------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:42 ; elapsed = 00:04:41 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 27335 ; free virtual = 224936
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:38 ; elapsed = 00:04:38 . Memory (MB): peak = 2952.336 ; gain = 1025.699 ; free physical = 31076 ; free virtual = 228677
Synthesis Optimization Complete : Time (s): cpu = 00:03:45 ; elapsed = 00:04:43 . Memory (MB): peak = 2952.336 ; gain = 1176.539 ; free physical = 31092 ; free virtual = 228687
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2952.336 ; gain = 0.000 ; free physical = 31085 ; free virtual = 228680
INFO: [Netlist 29-17] Analyzing 2197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/jacobi_1d/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.441 ; gain = 0.000 ; free physical = 31036 ; free virtual = 228632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
273 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:53 ; elapsed = 00:05:08 . Memory (MB): peak = 2996.441 ; gain = 1483.801 ; free physical = 31207 ; free virtual = 228803
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:17:46 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : jacobi_1d
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 18066 |     0 |    101400 | 17.82 |
|   LUT as Logic             | 18034 |     0 |    101400 | 17.79 |
|   LUT as Memory            |    32 |     0 |     35000 |  0.09 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4338 |     0 |    202800 |  2.14 |
|   Register as Flip Flop    |  4338 |     0 |    202800 |  2.14 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1194 |     0 |     50700 |  2.36 |
| F8 Muxes                   |    68 |     0 |     25350 |  0.27 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 69    |          Yes |           - |          Set |
| 601   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3668  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8364 |                 LUT |
| LUT4     | 6003 |                 LUT |
| LUT5     | 4547 |                 LUT |
| FDRE     | 3668 |        Flop & Latch |
| MUXF7    | 1194 |               MuxFx |
| CARRY4   |  924 |          CarryLogic |
| LUT2     |  746 |                 LUT |
| FDCE     |  601 |        Flop & Latch |
| LUT3     |  450 |                 LUT |
| LUT1     |   85 |                 LUT |
| FDPE     |   69 |        Flop & Latch |
| MUXF8    |   68 |               MuxFx |
| RAMD32   |   48 |  Distributed Memory |
| RAMS32   |   16 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:17:53 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.800ns  (required time - arrival time)
  Source:                 Buffer_4/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_4/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.934ns (30.068%)  route 4.498ns (69.932%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4404, unset)         0.672     0.672    Buffer_4/oehb1/clk
                         FDCE                                         r  Buffer_4/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_4/oehb1/data_reg_reg[4]/Q
                         net (fo=24, unplaced)        0.645     1.526    add_20/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.895 r  add_20/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.903    add_20/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.963 r  add_20/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.963    add_20/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.023 r  add_20/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.023    add_20/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.083 r  add_20/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.083    add_20/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.143 r  add_20/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.143    add_20/data_reg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.203 r  add_20/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.203    add_20/data_reg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.423 f  add_20/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, unplaced)         0.476     2.899    add_20/add_20_dataOutArray_0[26]
                         LUT2 (Prop_lut2_I0_O)        0.155     3.054 r  add_20/dataOutArray[0]__0_i_7/O
                         net (fo=1, unplaced)         0.000     3.054    icmp_21/full_reg_i_2__15[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.364 r  icmp_21/dataOutArray[0]__0_i_2/CO[3]
                         net (fo=10, unplaced)        0.561     3.925    start_0/startBuff/oehb1/data_reg_reg[0][0]
                         LUT6 (Prop_lut6_I3_O)        0.053     3.978 f  start_0/startBuff/oehb1/dataOutArray[0]__0_i_1/O
                         net (fo=2, unplaced)         0.351     4.329    phi_n24/tehb1/tehb_data_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.053     4.382 f  phi_n24/tehb1/dataOutArray[0]__0/O
                         net (fo=20, unplaced)        0.400     4.782    add_20/phi_n24_dataOutArray_0[0]
                         LUT5 (Prop_lut5_I3_O)        0.053     4.835 f  add_20/reg_value_i_3__8/O
                         net (fo=2, unplaced)         0.351     5.186    fork_2/generateBlocks[0].regblock/reg_value_reg_5
                         LUT4 (Prop_lut4_I1_O)        0.053     5.239 f  fork_2/generateBlocks[0].regblock/reg_value_i_2__6/O
                         net (fo=2, unplaced)         0.532     5.771    fork_2/generateBlocks[0].regblock/reg_value_i_2__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.824 f  fork_2/generateBlocks[0].regblock/reg_value_i_2__5/O
                         net (fo=10, unplaced)        0.383     6.207    fork_1/generateBlocks[1].regblock/forkStop
                         LUT6 (Prop_lut6_I3_O)        0.053     6.260 f  fork_1/generateBlocks[1].regblock/reg_value_i_5__0/O
                         net (fo=7, unplaced)         0.375     6.635    fork_0/generateBlocks[3].regblock/data_reg_reg[0]
                         LUT5 (Prop_lut5_I1_O)        0.053     6.688 r  fork_0/generateBlocks[3].regblock/data_reg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.416     7.104    Buffer_4/oehb1/data_reg_reg[0]_0[0]
                         FDCE                                         r  Buffer_4/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4404, unset)         0.638     4.638    Buffer_4/oehb1/clk
                         FDCE                                         r  Buffer_4/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_4/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                 -2.800    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3067.500 ; gain = 71.059 ; free physical = 30880 ; free virtual = 228476
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3131.535 ; gain = 64.035 ; free physical = 30888 ; free virtual = 228484

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 625cc5ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30888 ; free virtual = 228484

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 110f345f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30799 ; free virtual = 228395
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 37 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 110f345f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30797 ; free virtual = 228392
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19ec0fc14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30799 ; free virtual = 228395
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19ec0fc14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30788 ; free virtual = 228384
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19ec0fc14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30787 ; free virtual = 228382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19ec0fc14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228395
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              37  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228395
Ending Logic Optimization Task | Checksum: 176cf3f6e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228395

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 176cf3f6e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228395

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 176cf3f6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228395

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228395
Ending Netlist Obfuscation Task | Checksum: 176cf3f6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30800 ; free virtual = 228396
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3131.535 ; gain = 64.035 ; free physical = 30800 ; free virtual = 228396
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30790 ; free virtual = 228385
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 830f7291

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30789 ; free virtual = 228385
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30785 ; free virtual = 228380

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a9e726f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30771 ; free virtual = 228366

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 49baf0a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30732 ; free virtual = 228327

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 49baf0a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30732 ; free virtual = 228327
Phase 1 Placer Initialization | Checksum: 49baf0a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30730 ; free virtual = 228326

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12d513949

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30703 ; free virtual = 228298

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 47 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1015 nets or cells. Created 1000 new cells, deleted 15 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30679 ; free virtual = 228274

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             15  |                  1015  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             15  |                  1015  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1cc7847c9

Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30675 ; free virtual = 228270
Phase 2.2 Global Placement Core | Checksum: 2658cb5a0

Time (s): cpu = 00:01:45 ; elapsed = 00:00:41 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30673 ; free virtual = 228268
Phase 2 Global Placement | Checksum: 2658cb5a0

Time (s): cpu = 00:01:45 ; elapsed = 00:00:41 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30689 ; free virtual = 228284

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25aa945e4

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30686 ; free virtual = 228281

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12d8584b8

Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30680 ; free virtual = 228275

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15fb38670

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30679 ; free virtual = 228275

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14b965ccc

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30679 ; free virtual = 228275

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 109cd9714

Time (s): cpu = 00:02:19 ; elapsed = 00:00:59 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30678 ; free virtual = 228273

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1265229f6

Time (s): cpu = 00:02:28 ; elapsed = 00:01:07 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30659 ; free virtual = 228254

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d69870f9

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30661 ; free virtual = 228256

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11f10ed26

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30662 ; free virtual = 228257

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 219c42146

Time (s): cpu = 00:02:50 ; elapsed = 00:01:21 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30655 ; free virtual = 228251
Phase 3 Detail Placement | Checksum: 219c42146

Time (s): cpu = 00:02:51 ; elapsed = 00:01:21 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30657 ; free virtual = 228252

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e572c5f2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e572c5f2

Time (s): cpu = 00:03:02 ; elapsed = 00:01:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30661 ; free virtual = 228256
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.890. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15b21e60f

Time (s): cpu = 00:04:11 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30656 ; free virtual = 228252
Phase 4.1 Post Commit Optimization | Checksum: 15b21e60f

Time (s): cpu = 00:04:11 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30656 ; free virtual = 228252

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15b21e60f

Time (s): cpu = 00:04:12 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30656 ; free virtual = 228252

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15b21e60f

Time (s): cpu = 00:04:12 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30657 ; free virtual = 228253

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30657 ; free virtual = 228253
Phase 4.4 Final Placement Cleanup | Checksum: 23d5f2880

Time (s): cpu = 00:04:12 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30657 ; free virtual = 228253
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23d5f2880

Time (s): cpu = 00:04:12 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30657 ; free virtual = 228253
Ending Placer Task | Checksum: 1af217097

Time (s): cpu = 00:04:12 ; elapsed = 00:02:24 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30658 ; free virtual = 228253
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:17 ; elapsed = 00:02:33 . Memory (MB): peak = 3131.535 ; gain = 0.000 ; free physical = 30704 ; free virtual = 228300
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b96a63d5 ConstDB: 0 ShapeSum: f5b70cc2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: cafdfc29

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.539 ; gain = 0.000 ; free physical = 30523 ; free virtual = 228118
Post Restoration Checksum: NetGraph: 242aec65 NumContArr: a6d30fc4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cafdfc29

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.539 ; gain = 0.000 ; free physical = 30501 ; free virtual = 228096

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cafdfc29

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.539 ; gain = 0.000 ; free physical = 30461 ; free virtual = 228057

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cafdfc29

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.539 ; gain = 0.000 ; free physical = 30461 ; free virtual = 228057
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19eb90d51

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3135.277 ; gain = 2.738 ; free physical = 30437 ; free virtual = 228032
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.679 | TNS=-9588.035| WHS=-0.192 | THS=-38.131|

Phase 2 Router Initialization | Checksum: 249ad24e8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3136.277 ; gain = 3.738 ; free physical = 30443 ; free virtual = 228039

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18810
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18810
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1673c50bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 3157.098 ; gain = 24.559 ; free physical = 30434 ; free virtual = 228029
INFO: [Route 35-580] Design has 406 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                          c_LSQ_B/loadQ/dataKnown_12_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_B/loadQ/dataKnown_3_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_B/storeQ/storeCompleted_3_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_B/storeQ/storeCompleted_8_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_B/loadQ/bypassInitiated_14_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21033
 Number of Nodes with overlaps = 7551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.343 | TNS=-12199.639| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 12c760e63

Time (s): cpu = 00:08:16 ; elapsed = 00:03:00 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30438 ; free virtual = 228033

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7103
 Number of Nodes with overlaps = 1955
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.468 | TNS=-12748.704| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b146c6dd

Time (s): cpu = 00:09:53 ; elapsed = 00:03:38 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30427 ; free virtual = 228023

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.219 | TNS=-12526.642| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1823231e4

Time (s): cpu = 00:10:30 ; elapsed = 00:04:08 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30426 ; free virtual = 228022

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 247
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.201 | TNS=-12508.437| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: ed332c03

Time (s): cpu = 00:12:36 ; elapsed = 00:05:23 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30400 ; free virtual = 227996
Phase 4 Rip-up And Reroute | Checksum: ed332c03

Time (s): cpu = 00:12:36 ; elapsed = 00:05:23 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30410 ; free virtual = 228006

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e396abc1

Time (s): cpu = 00:12:38 ; elapsed = 00:05:23 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30417 ; free virtual = 228013
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.201 | TNS=-12319.921| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cbd83bcf

Time (s): cpu = 00:12:38 ; elapsed = 00:05:24 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30418 ; free virtual = 228014

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cbd83bcf

Time (s): cpu = 00:12:38 ; elapsed = 00:05:24 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30418 ; free virtual = 228014
Phase 5 Delay and Skew Optimization | Checksum: 1cbd83bcf

Time (s): cpu = 00:12:38 ; elapsed = 00:05:24 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30418 ; free virtual = 228014

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23568d8f1

Time (s): cpu = 00:12:41 ; elapsed = 00:05:25 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30417 ; free virtual = 228013
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.240 | TNS=-12373.807| WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23568d8f1

Time (s): cpu = 00:12:41 ; elapsed = 00:05:25 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30417 ; free virtual = 228013
Phase 6 Post Hold Fix | Checksum: 23568d8f1

Time (s): cpu = 00:12:41 ; elapsed = 00:05:25 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30417 ; free virtual = 228013

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.5748 %
  Global Horizontal Routing Utilization  = 9.13201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 85.1351%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y158 -> INT_R_X35Y159
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y156 -> INT_L_X26Y156
   INT_L_X26Y155 -> INT_L_X26Y155
   INT_L_X32Y153 -> INT_L_X32Y153
   INT_L_X48Y153 -> INT_L_X48Y153
   INT_L_X36Y152 -> INT_L_X36Y152
East Dir 8x8 Area, Max Cong = 85.5469%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y154 -> INT_R_X39Y161
   INT_L_X32Y146 -> INT_R_X39Y153
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X35Y161 -> INT_R_X35Y161
   INT_R_X29Y155 -> INT_R_X29Y155
   INT_L_X32Y155 -> INT_L_X32Y155
   INT_R_X29Y152 -> INT_R_X29Y152
   INT_R_X31Y152 -> INT_R_X31Y152

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.625 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.625 Sparse Ratio: 1.125
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.230769 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1fbba525f

Time (s): cpu = 00:12:41 ; elapsed = 00:05:25 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30418 ; free virtual = 228013

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fbba525f

Time (s): cpu = 00:12:41 ; elapsed = 00:05:25 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30416 ; free virtual = 228012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1913f238d

Time (s): cpu = 00:12:43 ; elapsed = 00:05:27 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30415 ; free virtual = 228011

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.240 | TNS=-12373.807| WHS=0.060  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1913f238d

Time (s): cpu = 00:12:43 ; elapsed = 00:05:27 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30422 ; free virtual = 228018
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:43 ; elapsed = 00:05:27 . Memory (MB): peak = 3198.098 ; gain = 65.559 ; free physical = 30472 ; free virtual = 228068

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:49 ; elapsed = 00:05:35 . Memory (MB): peak = 3198.098 ; gain = 66.562 ; free physical = 30473 ; free virtual = 228069
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:26:15 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : jacobi_1d
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 18911 |     0 |    101400 | 18.65 |
|   LUT as Logic             | 18879 |     0 |    101400 | 18.62 |
|   LUT as Memory            |    32 |     0 |     35000 |  0.09 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4338 |     0 |    202800 |  2.14 |
|   Register as Flip Flop    |  4338 |     0 |    202800 |  2.14 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1194 |     0 |     50700 |  2.36 |
| F8 Muxes                   |    68 |     0 |     25350 |  0.27 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 69    |          Yes |           - |          Set |
| 601   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3668  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5423 |     0 |     25350 | 21.39 |
|   SLICEL                                   |  3315 |     0 |           |       |
|   SLICEM                                   |  2108 |     0 |           |       |
| LUT as Logic                               | 18879 |     0 |    101400 | 18.62 |
|   using O5 output only                     |     4 |       |           |       |
|   using O6 output only                     | 17596 |       |           |       |
|   using O5 and O6                          |  1279 |       |           |       |
| LUT as Memory                              |    32 |     0 |     35000 |  0.09 |
|   LUT as Distributed RAM                   |    32 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    32 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4338 |     0 |    202800 |  2.14 |
|   Register driven from within the Slice    |  2371 |       |           |       |
|   Register driven from outside the Slice   |  1967 |       |           |       |
|     LUT in front of the register is unused |  1048 |       |           |       |
|     LUT in front of the register is used   |   919 |       |           |       |
| Unique Control Sets                        |   135 |       |     25350 |  0.53 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8364 |                 LUT |
| LUT4     | 6003 |                 LUT |
| LUT5     | 4547 |                 LUT |
| FDRE     | 3668 |        Flop & Latch |
| MUXF7    | 1194 |               MuxFx |
| CARRY4   |  924 |          CarryLogic |
| LUT2     |  746 |                 LUT |
| FDCE     |  601 |        Flop & Latch |
| LUT3     |  450 |                 LUT |
| FDPE     |   69 |        Flop & Latch |
| MUXF8    |   68 |               MuxFx |
| RAMD32   |   48 |  Distributed Memory |
| LUT1     |   48 |                 LUT |
| RAMS32   |   16 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:26:17 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.241ns  (required time - arrival time)
  Source:                 Buffer_4/oehb1/data_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_B/loadQ/addrQ_8_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 1.730ns (25.431%)  route 5.073ns (74.569%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 5.262 - 4.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4404, unset)         1.446     1.446    Buffer_4/oehb1/clk
    SLICE_X16Y133        FDCE                                         r  Buffer_4/oehb1/data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDCE (Prop_fdce_C_Q)         0.308     1.754 r  Buffer_4/oehb1/data_reg_reg[13]/Q
                         net (fo=24, routed)          0.486     2.240    add_20/Q[13]
    SLICE_X19Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.606 r  add_20/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.606    add_20/data_reg_reg[16]_i_2_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.664 r  add_20/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.664    add_20/data_reg_reg[20]_i_2_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.722 r  add_20/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.722    add_20/data_reg_reg[24]_i_2_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.935 f  add_20/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, routed)           0.413     3.348    add_20/add_20_dataOutArray_0[26]
    SLICE_X18Y134        LUT2 (Prop_lut2_I0_O)        0.152     3.500 r  add_20/dataOutArray[0]__0_i_7/O
                         net (fo=1, routed)           0.000     3.500    icmp_21/full_reg_i_2__15[1]
    SLICE_X18Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.810 f  icmp_21/dataOutArray[0]__0_i_2/CO[3]
                         net (fo=10, routed)          0.711     4.521    start_0/startBuff/oehb1/data_reg_reg[0][0]
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.053     4.574 r  start_0/startBuff/oehb1/dataOutArray[0]__0_i_1/O
                         net (fo=2, routed)           0.366     4.940    phi_n24/tehb1/tehb_data_in[0]
    SLICE_X18Y142        LUT3 (Prop_lut3_I1_O)        0.053     4.993 r  phi_n24/tehb1/dataOutArray[0]__0/O
                         net (fo=20, routed)          0.931     5.924    fork_2/generateBlocks[1].regblock/phi_n24_dataOutArray_0[0]
    SLICE_X36Y144        LUT6 (Prop_lut6_I2_O)        0.053     5.977 r  fork_2/generateBlocks[1].regblock/tail[3]_i_3/O
                         net (fo=90, routed)          0.738     6.715    c_LSQ_B/loadQ/GA_io_storePortsEnable_0
    SLICE_X44Y152        LUT2 (Prop_lut2_I1_O)        0.053     6.768 f  c_LSQ_B/loadQ/allocatedEntries_13_i_2/O
                         net (fo=43, routed)          0.905     7.674    c_LSQ_B/loadQ/allocatedEntries_13_i_2_n_0
    SLICE_X54Y162        LUT6 (Prop_lut6_I5_O)        0.053     7.727 r  c_LSQ_B/loadQ/addrQ_8[31]_i_1/O
                         net (fo=32, routed)          0.522     8.249    c_LSQ_B/loadQ/addrQ_8
    SLICE_X54Y164        FDRE                                         r  c_LSQ_B/loadQ/addrQ_8_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4404, unset)         1.262     5.262    c_LSQ_B/loadQ/clk
    SLICE_X54Y164        FDRE                                         r  c_LSQ_B/loadQ/addrQ_8_reg[19]/C
                         clock pessimism              0.000     5.262    
                         clock uncertainty           -0.035     5.227    
    SLICE_X54Y164        FDRE (Setup_fdre_C_CE)      -0.219     5.008    c_LSQ_B/loadQ/addrQ_8_reg[19]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 -3.241    




INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 20:26:17 2022...
