// Seed: 2710525832
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3
    , id_8,
    output wor id_4
    , id_9,
    input wand id_5#(
        .id_10(1),
        .id_11(1)
    ),
    input supply0 id_6
);
  supply1 id_12, id_13 = 1, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    output wor id_10,
    output tri id_11,
    input uwire id_12,
    output tri0 id_13
);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_3,
      id_5,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
