Classic Timing Analyzer report for ea01m02e03
Fri May 04 19:10:44 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                      ;
+------------------------------+-------+---------------+-------------+-----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.331 ns    ; A0              ; inst~_emulated ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.297 ns    ; inst1~_emulated ; Q1             ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.219 ns   ; CLR             ; Q1             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.017 ns   ; I7              ; inst~_emulated ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 6.331 ns   ; A0   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 6.197 ns   ; A0   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 6.190 ns   ; A0   ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 6.090 ns   ; A0   ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 6.033 ns   ; A1   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 5.891 ns   ; A1   ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 5.873 ns   ; A1   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 5.764 ns   ; A1   ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 5.403 ns   ; I16  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 5.048 ns   ; I18  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 4.618 ns   ; I17  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 4.588 ns   ; I19  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 2.405 ns   ; I4   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 2.166 ns   ; I5   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 1.838 ns   ; I13  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 1.784 ns   ; I12  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 1.462 ns   ; I10  ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 1.221 ns   ; I8   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 1.179 ns   ; I11  ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 1.142 ns   ; I15  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 0.868 ns   ; I14  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 0.458 ns   ; I9   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 0.443 ns   ; I6   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 0.247 ns   ; I7   ; inst~_emulated  ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 9.297 ns   ; inst1~_emulated ; Q1 ; CLK        ;
; N/A   ; None         ; 9.263 ns   ; inst2~_emulated ; Q2 ; CLK        ;
; N/A   ; None         ; 8.895 ns   ; inst~_emulated  ; Q0 ; CLK        ;
; N/A   ; None         ; 8.866 ns   ; inst3~_emulated ; Q3 ; CLK        ;
+-------+--------------+------------+-----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 13.219 ns       ; CLR  ; Q1 ;
; N/A   ; None              ; 13.215 ns       ; CLR  ; Q2 ;
; N/A   ; None              ; 12.988 ns       ; SET  ; Q1 ;
; N/A   ; None              ; 12.985 ns       ; SET  ; Q2 ;
; N/A   ; None              ; 12.538 ns       ; CLR  ; Q0 ;
; N/A   ; None              ; 12.324 ns       ; CLR  ; Q3 ;
; N/A   ; None              ; 12.005 ns       ; SET  ; Q0 ;
; N/A   ; None              ; 11.792 ns       ; SET  ; Q3 ;
+-------+-------------------+-----------------+------+----+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -0.017 ns ; I7   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -0.213 ns ; I6   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -0.228 ns ; I9   ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -0.638 ns ; I14  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -0.912 ns ; I15  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -0.949 ns ; I11  ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -0.991 ns ; I8   ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -1.232 ns ; I10  ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -1.554 ns ; I12  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -1.608 ns ; I13  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -1.936 ns ; I5   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -2.175 ns ; I4   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -4.358 ns ; I19  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.388 ns ; I17  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.778 ns ; A1   ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.818 ns ; I18  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.867 ns ; A1   ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -5.173 ns ; I16  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -5.261 ns ; A0   ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -5.402 ns ; A0   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -5.661 ns ; A1   ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -5.803 ns ; A1   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -5.860 ns ; A0   ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -5.967 ns ; A0   ; inst1~_emulated ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 04 19:10:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ea01m02e03 -c ea01m02e03 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "inst~_emulated" (data pin = "A0", clock pin = "CLK") is 6.331 ns
    Info: + Longest pin to register delay is 9.018 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; PIN Node = 'A0'
        Info: 2: + IC(6.696 ns) + CELL(0.150 ns) = 7.708 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 1; COMB Node = 'inst9~0'
        Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 8.406 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'inst9~1'
        Info: 4: + IC(0.253 ns) + CELL(0.275 ns) = 8.934 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.018 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.809 ns ( 20.06 % )
        Info: Total interconnect delay = 7.209 ns ( 79.94 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.94 % )
        Info: Total interconnect delay = 1.115 ns ( 42.06 % )
Info: tco from clock "CLK" to destination pin "Q1" through register "inst1~_emulated" is 9.297 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X33_Y12_N29; Fanout = 1; REG Node = 'inst1~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.94 % )
        Info: Total interconnect delay = 1.115 ns ( 42.06 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N29; Fanout = 1; REG Node = 'inst1~_emulated'
        Info: 2: + IC(0.332 ns) + CELL(0.150 ns) = 0.482 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'inst1~head_lut'
        Info: 3: + IC(3.096 ns) + CELL(2.818 ns) = 6.396 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Q1'
        Info: Total cell delay = 2.968 ns ( 46.40 % )
        Info: Total interconnect delay = 3.428 ns ( 53.60 % )
Info: Longest tpd from source pin "CLR" to destination pin "Q1" is 13.219 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 6; PIN Node = 'CLR'
    Info: 2: + IC(6.188 ns) + CELL(0.275 ns) = 7.305 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'inst1~head_lut'
    Info: 3: + IC(3.096 ns) + CELL(2.818 ns) = 13.219 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Q1'
    Info: Total cell delay = 3.935 ns ( 29.77 % )
    Info: Total interconnect delay = 9.284 ns ( 70.23 % )
Info: th for register "inst~_emulated" (data pin = "I7", clock pin = "CLK") is -0.017 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.94 % )
        Info: Total interconnect delay = 1.115 ns ( 42.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'I7'
        Info: 2: + IC(1.048 ns) + CELL(0.275 ns) = 2.322 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'inst9~1'
        Info: 3: + IC(0.253 ns) + CELL(0.275 ns) = 2.850 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.934 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.633 ns ( 55.66 % )
        Info: Total interconnect delay = 1.301 ns ( 44.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Fri May 04 19:10:44 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


