Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 24 23:54:04 2020
| Host         : Nich running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |              48 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------+------------------------+------------------+----------------+--------------+
|        Clock Signal        |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------+------------------------+------------------+----------------+--------------+
|  OR1/CD1/divided_clk_reg_0 |                        |                        |                2 |              3 |         1.50 |
|  clk_100MHz_IBUF_BUFG      |                        |                        |                2 |              4 |         2.00 |
|  divided_clk_BUFG          |                        |                        |                2 |              6 |         3.00 |
|  divided_clk_BUFG          | CNT1/hour[5]_i_1_n_0   |                        |                2 |              6 |         3.00 |
|  divided_clk_BUFG          | CNT1/minute[5]_i_1_n_0 |                        |                3 |              6 |         2.00 |
|  divided_clk_BUFG          | counter_out_IBUF       |                        |                4 |             18 |         4.50 |
|  clk_100MHz_IBUF_BUFG      | outreg_in_IBUF         |                        |                6 |             18 |         3.00 |
|  clk_100MHz_IBUF_BUFG      |                        | OR1/CD1/divided_clk    |                8 |             31 |         3.88 |
|  clk_100MHz_IBUF_BUFG      |                        | CNT1/CD1/divided_clk_1 |                8 |             31 |         3.88 |
+----------------------------+------------------------+------------------------+------------------+----------------+--------------+


