Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5b293303cdff4e818e984b59a1ddd6be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sample_generator_testbench_behav xil_defaultlib.sample_generator_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture implementation of entity xil_defaultlib.sample_generator_v1_0_M_AXIS [sample_generator_v1_0_m_axis_def...]
Compiling architecture arch_imp of entity xil_defaultlib.sample_generator_v1_0 [sample_generator_v1_0_default]
Compiling architecture design_1_sample_generator_0_0_arch of entity xil_defaultlib.design_1_sample_generator_0_0 [design_1_sample_generator_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.sample_generator_testbench
Built simulation snapshot sample_generator_testbench_behav
