`timescale 1ns / 1ps
module tb( );
 reg I;
 reg [2:0] sel;
 wire [7:0] Y;
 
 demux_1_8 dut(.I(I), .sel(sel), .Y(Y));
 
 initial begin
 sel = 0;
 I = 1;
 $monitor("%0t  I=%0b  sel=%0b Y=%0b", $time, I, sel, Y);
 repeat (8) begin
 #5;
 sel = sel + 1;
 end
 #5;
 $finish;
 end
endmodule
