

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_feature_map'
================================================================
* Date:           Tue Oct 18 21:15:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- feature_map  |       18|       18|        10|          1|          1|    10|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 13 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_out135, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%constant_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %constant_r" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 15 'read' 'constant_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add18_945_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_945_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 16 'read' 'add18_945_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add18_843_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_843_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 17 'read' 'add18_843_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add18_741_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_741_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 18 'read' 'add18_741_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add18_639_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_639_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 19 'read' 'add18_639_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add18_537_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_537_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 20 'read' 'add18_537_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add18_435_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_435_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 21 'read' 'add18_435_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add18_333_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_333_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 22 'read' 'add18_333_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add18_231_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_231_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 23 'read' 'add18_231_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add18_129_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_129_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 24 'read' 'add18_129_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add1827_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1827_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 25 'read' 'add1827_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %kernel"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_1 = load i4 %kernel" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 28 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln489 = icmp_eq  i4 %kernel_1, i4 10" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 30 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln489 = add i4 %kernel_1, i4 1" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 32 'add' 'add_ln489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln489 = br i1 %icmp_ln489, void %for.inc54.split, void %for.end56.exitStub" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 33 'br' 'br_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.10float.i4, i32 %add1827_reload_read, i32 %add18_129_reload_read, i32 %add18_231_reload_read, i32 %add18_333_reload_read, i32 %add18_435_reload_read, i32 %add18_537_reload_read, i32 %add18_639_reload_read, i32 %add18_741_reload_read, i32 %add18_843_reload_read, i32 %add18_945_reload_read, i4 %kernel_1" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 34 'mux' 'tmp_s' <Predicate = (!icmp_ln489)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln489 = store i4 %add_ln489, i4 %kernel" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 35 'store' 'store_ln489' <Predicate = (!icmp_ln489)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 36 [3/3] (7.29ns)   --->   "%p_x_assign_1 = fsub i32 %tmp_s, i32 %constant_read" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 36 'fsub' 'p_x_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 37 [2/3] (7.29ns)   --->   "%p_x_assign_1 = fsub i32 %tmp_s, i32 %constant_read" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 37 'fsub' 'p_x_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 38 [1/3] (7.29ns)   --->   "%p_x_assign_1 = fsub i32 %tmp_s, i32 %constant_read" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 38 'fsub' 'p_x_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.33>
ST_5 : Operation 39 [5/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 39 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 40 [4/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 40 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 41 [3/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 41 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.33>
ST_8 : Operation 42 [2/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 42 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 43 [1/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 43 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln489)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln489 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 44 'specloopname' 'specloopname_ln489' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_out" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.89ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_f_map_out135, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = true> <Delay = 1.89> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln489 = br void %for.inc54" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 47 'br' 'br_ln489' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('kernel') [13]  (0 ns)
	'load' operation ('kernel', forward_prop/src/forward_prop.cpp:489) on local variable 'kernel' [29]  (0 ns)
	'add' operation ('add_ln489', forward_prop/src/forward_prop.cpp:489) [33]  (0.809 ns)
	'store' operation ('store_ln489', forward_prop/src/forward_prop.cpp:489) of variable 'add_ln489', forward_prop/src/forward_prop.cpp:489 on local variable 'kernel' [42]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', forward_prop/src/forward_prop.cpp:491) [38]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', forward_prop/src/forward_prop.cpp:491) [38]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', forward_prop/src/forward_prop.cpp:491) [38]  (7.3 ns)

 <State 5>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('temp_out', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [39]  (6.33 ns)

 <State 6>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('temp_out', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [39]  (6.33 ns)

 <State 7>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('temp_out', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [39]  (6.33 ns)

 <State 8>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('temp_out', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [39]  (6.33 ns)

 <State 9>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('temp_out', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [39]  (6.33 ns)

 <State 10>: 1.9ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'softmax_f_map_out135' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [41]  (1.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
