Feature Word,Priority Index Old,Proximity Score,Potential Parameter,Priority Index New,Section
4.5,0.201732257031,0.90718545075696067,section,0,'4.5 Shift Encoding'
section,0.325559028362,0.90718545075696067,4.5,0,'4.3 Shifter Operand Encoding'
4.1,0.126247628058,0.99918304342689968,Released,0,'4.1 Condition Encoding'
Condition,0.499698291925,1.2892113582255738,License,0,'4.1 Condition Encoding'
License,0.461075744349,1.2892113582255738,Condition,0,'1.2 Amber 25 Features'
Released,0.228146544462,0.99918304342689968,4.1,0,'1.2 Amber 25 Features'
Lesser,0.421880122905,1.1627049781807841,License,0,'1.2 Amber 25 Features'
General Public,0.535399120567,1.2236608517412202,Condition,0,'1.2 Amber 25 Features'
Amber Project,0.615020615492,1.1216418969368012,General Public License,0,'Table of Contents'
GNU Lesser General,0.672131147541,1.0729851381620807,Amber Project,0,'1.2 Amber 25 Features'
General Public License,0.672131147541,1.1216418969368012,Amber Project,0,'1.2 Amber 25 Features'
Lesser General Public License,1.0,0.92379820983220473,Lesser,0,'1.2 Amber 25 Features'
implemented,0.272017382073,1.8012881152475857,provides,0,'Introduction'
therefore,-0.104828006559,1.1144998230534267,fully,0,'Introduction'
MAC,0.5205116723,1.405569812258481,toolset,0,'Introduction'
toolset,0.496626614979,1.405569812258481,MAC,0,'Introduction'
architecture,0.191284843661,1.1499530079375453,supported,0,'Introduction'
incorporating,0.154939611231,1.0859994118504726,architecture,0,'Introduction'
core,0.618106943151,1.0911715292850257,FPGA system,0,'Introduction'
peripherals,0.289909282423,1.5507393211528684,provides,0,'Introduction'
provides,0.275602794226,1.8012881152475857,implemented,0,'Introduction'
fully,-0.146879971695,1.1144998230534267,therefore,0,'Introduction'
license,0.316530556443,1.258711393678754,RISC processor,0,'Introduction'
older,0.154939611231,1.1222536847367675,supported,0,'Introduction'
patents,0.0559100259783,1.0022556190353582,older,0,'Introduction'
covered,0.154939611231,1.1098881373644927,architecture,0,'Introduction'
supported,0.201626605193,1.1499530079375453,architecture,0,'Introduction'
ARM,0.474407487217,1.3143296727973031,MAC,0,'Introduction'
Architecture,0.377076858712,1.1706043432243134,v2a instruction,0,'Amber 23 Pipeline Architecture'
set architecture,0.402365447312,1.1557588022715632,Architecture,0,'Introduction'
ARM instruction,0.402365447312,1.1168191017036724,Architecture,0,'Introduction'
FPGA system,0.563420226014,1.2875743576427079,MAC,0,'Introduction'
v2a instruction,0.36066264736,1.2162363887464214,license,0,'Introduction'
RISC processor,0.36066264736,1.258711393678754,license,0,'Introduction'
Amber processor core,0.713235294118,1.0014145672786128,core,0,'Introduction'
better,0.0475651433442,1.4319898540942668,completely,0,'Introduction'
complex,0.294959183677,2.4212859186564457,15,0,'Introduction'
performance,0.101329180396,1.0968099809307952,Overall,0,'Introduction'
detected,-0.0397103382971,1.162237727520895,larger,0,'Introduction'
miss,0.421880122905,1.2483735323732783,core Instruction,0,'Introduction'
instruction,0.756986609199,0.96152853641575364,conflict,0,'Introduction'
conflict,0.454369627849,1.1902543676015005,core Instruction,0,'Introduction'
pipeline,0.515384532484,1.1287384379109515,conflict,0,'Introduction'
single,0.177145718985,1.233972589106944,detail,0,'Introduction'
larger,-0.0928013254861,1.162237727520895,detected,0,'Introduction'
multiplication,0.191284843661,1.1447280673857432,corresponds,0,'Introduction'
unless,0.0295685664346,1.2085468261144736,better,0,'Introduction'
based,0.151548648466,1.1597886284737238,single,0,'Introduction'
15,0.294308445511,2.4212859186564457,complex,0,'Amber 23 Pipeline Architecture'
overload,0.325783113105,1.2012689020396026,Verilog implementation,0,'Amber 23 Pipeline Architecture'
closely,0.0559100259783,1.3534097006825068,completely,0,'Amber 23 Pipeline Architecture'
corresponds,0.21327078922,1.1447280673857432,multiplication,0,'Amber 23 Pipeline Architecture'
completely,0.0295685664346,1.4319898540942668,better,0,'Amber 23 Pipeline Architecture'
detail,0.17127670262,1.233972589106944,single,0,'Amber 23 Pipeline Architecture'
details,-0.0397103382971,1.0972333820313933,completely,0,'Amber 23 Pipeline Architecture'
Overall,0.0881493669137,1.1486366068377207,completely,0,'Instruction Set Encoding'
encoding,0.25504820751,1.3430605788681813,complex,0,'Instruction Set Encoding'
core Instruction,0.402365447312,1.2483735323732783,miss,0,'Instruction Set'
Verilog implementation,0.36066264736,1.2012689020396026,overload,0,'Amber 23 Pipeline Architecture'
wishbone interface,0.546486724831,1.0355046297988197,pipeline,0,'Amber 23 Pipeline Architecture'
4096,0.154939611231,1.3123282840017643,independent,0,'Cache'
12288,0.154939611231,1.3123282840017643,independent,0,'Cache'
independent,0.189895488053,1.3123282840017643,4096,0,'Instruction Set'
independent,0.189895488053,1.3123282840017643,12288,0,'Instruction Set'
tells,0.116303273495,1.0869482202616172,4096,0,'Instruction Set'
tells,0.116303273495,1.0869482202616172,12288,0,'Instruction Set'
stc,0.496626614979,1.2042710176533764,-User,0,'Instruction Set'
coprocessor,0.654960950849,1.1582734448163396,processor core,0,'Instruction Set'
processing,0.0565988230048,1.0235782415239021,tells,0,'Instruction Set'
firq,0.594647501903,1.0577857463828466,coprocessor,0,'Interrupts'
8.4,0.249112743906,1.2324204270916208,table,0,'8.4 Project Directory Structure'
Amber25,0.594647501903,1.119643952667368,Project Directory,0,'8.3 Amber 25 Verilog Files'
describes,0.298425104315,1.0646408860682492,8.4,0,'8.3 Amber 25 Verilog Files'
table,0.245739840051,1.2324204270916208,8.4,0,'8.3 Amber 25 Verilog Files'
-User,0.45224856221,1.2042710176533764,stc,0,'Registers'
-Supervisor,0.496626614979,1.1485607401115465,-User,0,'Registers'
Directory Structure,0.535399120567,1.1076795574006313,Amber25,0,'8.4 Project Directory Structure'
Project Directory,0.535399120567,1.119643952667368,Amber25,0,'8.4 Project Directory Structure'
processor core,0.701291470575,1.437142610167236,Verilog source file,0,'2.2.1 Load Example'
Processor mode,0.36066264736,1.0433573811258408,describes,0,'Registers'
Verilog source file,0.713235294118,1.437142610167236,processor core,0,'8.3 Amber 25 Verilog Files'
Little,0.249112743906,1.6064425248307912,34,0,'1.1 Amber 23 Features'
slow,0.21327078922,1.5792908076399628,Little,0,'1.2 Amber 25 Features'
34,0.214953696569,1.6064425248307912,Little,0,'1.2 Amber 25 Features'
Multiply,0.299229361051,1.0965871589077443,34,0,'1.2 Amber 25 Features'
Booth algorithm,0.616541632691,0.80000000000000004,Booth algorithm,0,'1.2 Amber 25 Features'
10.4,0.249112743906,2.3914122584339541,installed,0,'10.4 Simulation output files'
Simulation,0.378905098919,1.0240837660254243,simulator,0,'10.4 Simulation output files'
12.1,0.249112743906,2.3914122584339541,installed,0,'12.1 Configure HyperTerminal'
project,0.605857436595,0.98892249767479956,SE,0,'10.3 Running Simulations'
simulations,0.458397793668,1.2379407867722538,simulator,0,'10.3 Running Simulations'
simulators,0.154939611231,1.4220337749669967,compatible,0,'10.3 Running Simulations'
simulator,0.458608252012,1.2379407867722538,simulations,0,'10.3 Running Simulations'
SE,0.496626614979,1.1856040409539057,simulations,0,'10.3 Running Simulations'
installed,0.239338031103,2.3914122584339541,10.4,0,'10.3 Running Simulations'
installed,0.239338031103,2.3914122584339541,12.1,0,'10.3 Running Simulations'
etc.,0.284275917852,1.3833034083599864,10.4,0,'10.3 Running Simulations'
etc.,0.284275917852,1.3833034083599864,12.1,0,'10.3 Running Simulations'
v6.5,0.496626614979,1.2041644450492963,simulations,0,'10.3 Running Simulations'
able,-0.0164183280581,0.96625575042039391,Modelsim SE,0,'10.3 Running Simulations'
compatible,0.175916034274,1.4220337749669967,simulators,0,'10.3 Running Simulations'
Modelsim SE,0.1,1.075144165229257,simulators,0,'10.3 Running Simulations'
Modelsim SE v6.5,0.125,1.1513066658468059,simulators,0,'10.3 Running Simulations'
limited,0.0072971797281,1.0141030228151315,Write Back,0,'8.4 Project Directory Structure'
object,0.284275917852,1.2259797876256604,14,0,'8.4 Project Directory Structure'
comprise,0.189895488053,1.058124082424593,Write Back stage,0,'8.4 Project Directory Structure'
replacement,0.454369627849,1.1002189352685035,Write,0,'8.4 Project Directory Structure'
Write,0.392775368699,1.460604257677744,stand-alone replacement,0,'8.3 Amber 25 Verilog Files'
sending,0.0881493669137,1.4631292240445575,Write Back,0,'8.3 Amber 25 Verilog Files'
Back,0.325783113105,1.0909230028607941,object,0,'8.3 Amber 25 Verilog Files'
a25_execute,0.594647501903,1.0033071893987513,a25_core/,0,'8.3 Amber 25 Verilog Files'
a25_core/,0.496626614979,1.0623502451383113,replacement,0,'8.3 Amber 25 Verilog Files'
14,0.300459354174,1.2259797876256604,object,0,'2.2.1 Load Example'
stand-alone replacement,0.402365447312,1.460604257677744,Write,0,'8.4 Project Directory Structure'
Write Back,0.1,1.4631292240445575,sending,0,'8.3 Amber 25 Verilog Files'
Back stage,0.36066264736,1.162786336533542,stand-alone replacement,0,'8.3 Amber 25 Verilog Files'
Write Back stage,0.125,1.216777523325465,sending,0,'8.3 Amber 25 Verilog Files'
Coregen,0.640104819786,3.3405321886474848,Scaled register,0,'8.4 Project Directory Structure'
sw,0.496626614979,1.0484824599679283,Virtex-6 development,0,'8.4 Project Directory Structure'
go,0.289909282423,1.4772299593109641,multiply,0,'8.4 Project Directory Structure'
multiply,0.276074062302,1.4772299593109641,go,0,'8.3 Amber 25 Verilog Files'
a25_fetch.v,0.496626614979,1.0484824599679283,Virtex-6 development,0,'8.3 Amber 25 Verilog Files'
Virtex-6 development,0.402365447312,1.0484824599679283,sw,0,'8.4 Project Directory Structure'
Virtex-6 development,0.402365447312,1.0484824599679283,a25_fetch.v,0,'8.4 Project Directory Structure'
Xilinx Virtex-6,0.1,1.0668955545919958,Xilinx Virtex-6 DDR3,0,'8.4 Project Directory Structure'
Scaled register,0.660491718133,3.3405321886474848,Coregen,0,'4.3.1 Encode immediate value'
Xilinx Virtex-6 DDR3,0.125,1.0668955545919958,Xilinx Virtex-6,0,'8.4 Project Directory Structure'
ls,0.154939611231,1.1608429087642729,Note,0,'4.1 Condition Encoding'
Extent,0.325783113105,1.0912020045897104,amount,0,'4.5 Shift Encoding'
da,0.496626614979,1.1481314077932636,Rotate Right,0,'4.5 Shift Encoding'
CO,0.378905098919,1.2548605346120261,Decrement,0,'4.5 Shift Encoding'
ed,0.228146544462,1.0551781573365171,append,0,'4.5 Shift Encoding'
ea,0.389370772244,1.2156512215947914,CO,0,'4.5 Shift Encoding'
Decrement,0.389370772244,1.2548605346120261,CO,0,'4.5 Shift Encoding'
amount,0.370371633306,1.9010051955578966,find,0,'4.5 Shift Encoding'
else,0.0881493669137,1.3519782102738638,Decrement After,0,'4.5 Shift Encoding'
Rotate,0.421880122905,1.1561205060632034,"{ c_in,",0,'4.5 Shift Encoding'
bs_c_in,0.496626614979,1.1234428398277196,Rotate Right,0,'2.1 ALU'
carry_in,0.496626614979,1.0895643166666,carry,0,'2.1 ALU'
Note,0.154731025376,1.1608429087642729,ls,0,'2.1 ALU'
Note,0.154731025376,1.1608429087642729,2.,0,'2.1 ALU'
c_in,0.594647501903,1.0821750862051984,asr,0,'2.1 ALU'
cout_sel,0.496626614979,1.1645904531036262,Rotate Right,0,'2.1 ALU'
carry,0.535790833915,1.866531386514823,Rotate Right,0,'4.2 Opcode Encoding'
01,-0.0164183280581,0.99379278886572153,else,0,'4.8 Booth's Multiplication Algorithm'
2.,0.154939611231,1.1608429087642729,Note,0,'4.8 Booth's Multiplication Algorithm'
Ignore,0.421880122905,1.1419277327847304,"{ c_in,",0,'4.8 Booth's Multiplication Algorithm'
find,0.370354021184,1.9010051955578966,amount,0,'4.8 Booth's Multiplication Algorithm'
append,0.284275917852,1.076375322403067,Extent,0,'4.8 Booth's Multiplication Algorithm'
asr,0.640104819786,1.0821750862051984,c_in,0,'4.3 Shifter Operand Encoding'
Rotate Right,0.535399120567,1.866531386514823,carry,0,'4.5 Shift Encoding'
Decrement After,0.1,1.3519782102738638,else,0,'4.5 Shift Encoding'
"{ c_in,",0.402365447312,1.1949716066244607,Decrement,0,'2.1 ALU'
tool,0.316530556443,1.1243359235291923,ISE software,0,'Amber FPGA System'
optain,0.496626614979,1.03021073319263,copyright,0,'Amber FPGA System'
copyright,0.44153939469,1.3188187537762786,memory controller,0,'Amber FPGA System'
user,0.417061385282,1.7356423759983561,memory controller,0,'Amber FPGA System'
mcb_ddr3.v,0.594647501903,1.0052088233030332,optain,0,'Amber FPGA System'
Wishbone bridge,0.36066264736,1.3924959447530958,memory controller,0,'Amber FPGA System'
correct memory,0.402365447312,1.6801221966777256,user,0,'Amber FPGA System'
ISE software,0.36066264736,1.234231450901041,memory controller,0,'Amber FPGA System'
memory controller,0.402365447312,1.7356423759983561,user,0,'Amber FPGA System'
Coregen tool,0.36066264736,1.3481818864745203,memory controller,0,'Amber FPGA System'
Xilinx Spartan-6 DDR3,0.795454545455,0.95962947438015134,mcb_ddr3.v,0,'Amber FPGA System'
Xilinx Coregen tool,0.125,0.95766428944024395,tool,0,'Amber FPGA System'
Unsigned,0.389370772244,1.2565851234907512,Flag,0,'4.1 Condition Encoding'
ge,0.496626614979,1.0182611559720698,Offset,0,'4.1 Condition Encoding'
'P',0.660313419159,1.0079417384741256,rrx,0,'4.5 Shift Encoding'
stmfd,0.496626614979,1.0456528899301745,Offset,0,'4.5 Shift Encoding'
ldmea,0.496626614979,1.0365223119441396,Offset,0,'4.5 Shift Encoding'
lmddb,0.496626614979,1.0182611559720698,Offset,0,'4.5 Shift Encoding'
stmdb,0.496626614979,1.0273917339581047,Offset,0,'4.5 Shift Encoding'
stmea,0.496626614979,1.0456528899301745,Offset,0,'4.5 Shift Encoding'
Ascending,0.313582672246,1.1350848363878876,overflow,0,'4.5 Shift Encoding'
fa,0.421880122905,1.0771346373830057,"{ full_adder_cout,",0,'4.5 Shift Encoding'
Full,0.383147634987,1.3663405412057086,Flag,0,'4.5 Shift Encoding'
rrx,0.594647501903,1.0148254463087825,Full Ascending,0,'4.5 Shift Encoding'
ldmia,0.496626614979,1.0182611559720698,Offset,0,'4.5 Shift Encoding'
stmia,0.496626614979,1.0273917339581047,Offset,0,'4.5 Shift Encoding'
ldmfd,0.496626614979,1.0365223119441396,Offset,0,'4.5 Shift Encoding'
Offset,0.458608252012,1.0456528899301745,stmfd,0,'Instruction Set Encoding'
Offset,0.458608252012,1.0456528899301745,stmea,0,'Instruction Set Encoding'
Flag,0.384489141512,1.3663405412057086,Full,0,'4.2 Opcode Encoding'
3.,0.154939611231,1.0452372901045694,Carry Flag,0,'4.8 Booth's Multiplication Algorithm'
overflow,0.304370764337,1.1350848363878876,Ascending,0,'4.8 Booth's Multiplication Algorithm'
imm_8,0.496626614979,1.0182611559720698,Offset,0,'4.3 Shifter Operand Encoding'
Full Ascending,0.535399120567,1.0447256666042464,stmfd,0,'4.5 Shift Encoding'
Full Ascending,0.535399120567,1.0447256666042464,stmea,0,'4.5 Shift Encoding'
"{ full_adder_cout,",0.402365447312,1.1348617832382633,Unsigned,0,'2.1 ALU'
Carry Flag,0.1,1.0452372901045694,3.,0,'4.2 Opcode Encoding'
boot-loader,0.680522018531,0.0,boot-loader,0,'10.6.1 Boot Loader'
updated,0.350645664496,1.2668875707646889,base,0,'4.5 Shift Encoding'
base,0.316530556443,1.2668875707646889,updated,0,'4.5 Shift Encoding'
Indicates,0.116303273495,1.2250643388279743,W21 Indicates,0,'4.5 Shift Encoding'
transfer,0.447440091365,1.3460676941436263,base register,0,'4.5 Shift Encoding'
39,-0.0164183280581,0.9905683774466939,W21 Indicates,0,'Table of Contents'
W21 Indicates,0.1,1.2250643388279743,Indicates,0,'4.5 Shift Encoding'
base register,0.402365447312,1.3460676941436263,transfer,0,'4.5 Shift Encoding'
possible,-0.0793936752676,0.96950143041834591,Generates,0,'10.5 Hardware Tests'
dense,0.325783113105,1.5294791085628758,check,0,'10.5 Hardware Tests'
check,0.348318180815,1.5883101206254175,worst,0,'10.5 Hardware Tests'
stream,0.378905098919,1.9158771531246193,worst case,0,'10.5 Hardware Tests'
cope,0.325783113105,1.4118170844377922,check,0,'10.5 Hardware Tests'
worst,0.325783113105,1.5883101206254175,check,0,'10.5 Hardware Tests'
subsystem,0.284275917852,1.4513087232908504,dense,0,'10.5 Hardware Tests'
Generates,0.0295685664346,0.96950143041834591,possible,0,'10.5 Hardware Tests'
stm1,0.496626614979,1.0466676085252786,worst case,0,'10.5 Hardware Tests'
memory subsystem,0.402365447312,1.572423220702887,stream,0,'10.5 Hardware Tests'
worst case,0.402365447312,1.9158771531246193,stream,0,'10.5 Hardware Tests'
10,0.377542061043,0.0,10,0,'10 Verilog simulations'
10.3.1,0.249112743906,0.5,10.3.1,0,'10.3.1 With Modelsim'
Disassembly,0.249112743906,0.5,Disassembly,0,'10.4.1 Disassembly Output File'
applied,-0.0397103382971,1.0730172784489518,providing,0,'10.7.1 Using the pre-compiled memory image'
support,0.0924601550607,1.7063665915704447,defines,0,'10.7.1 Using the pre-compiled memory image'
modified,0.201732257031,1.0968749206886514,uncomment,0,'10.7.1 Using the pre-compiled memory image'
kernel,0.571138882762,1.1702242021160409,directory,0,'10.7.1 Using the pre-compiled memory image'
2.4.27,0.154939611231,1.051994156905766,support,0,'10.7.1 Using the pre-compiled memory image'
validate,0.325783113105,1.0686143984225918,Veritak project,0,'10.7.1 Using the pre-compiled memory image'
version,0.527303092348,1.0880039416653908,memory file,0,'10.7.1 Using the pre-compiled memory image'
reason,0.230020365557,1.0498541900466762,modified,0,'10.7.1 Using the pre-compiled memory image'
providing,0.0072971797281,1.0730172784489518,applied,0,'10.7.1 Using the pre-compiled memory image'
Runs,0.392667347226,1.2395104253942266,patch file,0,'11 FPGA Synthesis'
everything,0.325783113105,1.0249506903354879,Veritak project,0,'11 FPGA Synthesis'
inside,0.325783113105,1.0270299145301118,Veritak project,0,'11 FPGA Synthesis'
xst,0.496626614979,1.0629829629123011,version,0,'11 FPGA Synthesis'
$AMBER_BASE,0.594647501903,1.177332280855319,correct operation,0,'10.3.1 With Modelsim'
Alternatively,0.154939611231,1.080776636621458,support,0,'10.4.2 VCD Output File'
switch,0.589697448049,1.1013214180110118,correct operation,0,'10.4.2 VCD Output File'
AMBER_DUMP_VCD,0.496626614979,1.0349905349512785,version,0,'10.4.2 VCD Output File'
uncomment,0.208278214686,1.0968749206886514,modified,0,'10.4.2 VCD Output File'
AMBER_DUMP_START,0.496626614979,1.0288508279492168,memory file,0,'10.4.2 VCD Output File'
defines,0.0915011746444,1.7063665915704447,support,0,'10.4.2 VCD Output File'
10.7.2,0.249112743906,1.091526905007085,button,0,'10.7.2 Building the kernel from source'
jumps,0.362574807975,1.0800438165522226,patch file,0,'10.4.3 Program Trace Utility'
10.6.1,0.249112743906,1.091526905007085,button,0,'10.6.1 Boot Loader'
files',0.496626614979,1.0315985258491422,memory file,0,'10.3.2 With Veritak'
New,0.284275917852,1.0770659722668772,reads,0,'10.3.2 With Veritak'
start,0.384489141512,1.1529431823279626,patch file,0,'10.3.2 With Veritak'
directory,0.575240810287,1.1702242021160409,kernel,0,'10.3.2 With Veritak'
compile',0.496626614979,1.0288508279492168,memory file,0,'10.3.2 With Veritak'
reads,0.279312205305,1.0770659722668772,New,0,'10.3.2 With Veritak'
button,0.230020365557,1.091526905007085,10.7.2,0,'10.3.2 With Veritak'
button,0.230020365557,1.091526905007085,10.6.1,0,'10.3.2 With Veritak'
'Import,0.496626614979,1.0396559396114489,version,0,'10.3.2 With Veritak'
memory file,0.546486724831,1.1078075331293846,kernel,0,'10.7.1 Using the pre-compiled memory image'
main reason,0.402365447312,1.036847757752958,Runs,0,'10.7.1 Using the pre-compiled memory image'
patch file,0.402365447312,1.2395104253942266,Runs,0,'10.7.1 Using the pre-compiled memory image'
correct operation,0.604639769514,1.177332280855319,$AMBER_BASE,0,'10.7.1 Using the pre-compiled memory image'
Linux booting,0.36066264736,1.0725139135467596,patch file,0,'10.7.1 Using the pre-compiled memory image'
Verilog file,0.36066264736,1.0794200005512129,patch file,0,'11 FPGA Synthesis'
"output file,",0.402365447312,1.0414537274720777,Runs,0,'10.4.2 VCD Output File'
menu item,0.62043568964,1.1020033726718428,correct operation,0,'10.3.2 With Veritak'
New Verilog,0.1,1.3623057662368532,support,0,'10.3.2 With Veritak'
'Import source,0.402365447312,1.0736955155059158,Runs,0,'10.3.2 With Veritak'
Veritak project,0.36066264736,1.0845995658045529,patch file,0,'10.3.2 With Veritak'
Verilog Project,0.615020615492,1.0983767252594863,correct operation,0,'10.3.2 With Veritak'
New Verilog Project,0.125,1.1573568226601356,support,0,'10.3.2 With Veritak'
chmod,0.594647501903,1.1586532571857575,chmod +x,0,'11 FPGA Synthesis'
chmod +x,0.546486724831,1.1586532571857575,chmod,0,'11 FPGA Synthesis'
supplied,0.0881493669137,1.5504613347740086,Communications,0,'12.1 Configure HyperTerminal'
Menu,0.325783113105,1.0861385418601104,Run,0,'12.1 Configure HyperTerminal'
Run,0.402863371845,1.0861385418601104,Menu,0,'12.1 Configure HyperTerminal'
Start,0.208278214686,1.898775901008001,10.5,0,'12.1 Configure HyperTerminal'
Windows,0.0790494055179,1.3879878070558824,Communications,0,'12.1 Configure HyperTerminal'
XP,0.496626614979,1.0357272102602992,click,0,'12.1 Configure HyperTerminal'
Communications,0.116303273495,1.9940341631568863,Run HyperTerminal,0,'12.1 Configure HyperTerminal'
available,-0.125598054323,0.96297543352466242,Windows,0,'12.1 Configure HyperTerminal'
Accessories,0.154939611231,1.2910804202561881,Run HyperTerminal,0,'12.1 Configure HyperTerminal'
10.5,0.21327078922,1.898775901008001,Start,0,'10.5 Hardware Tests'
release',0.496626614979,1.0285817682082394,click,0,'10.2 Installing the Compiler'
click,0.425840884704,1.0608282840169667,Run,0,'10.2 Installing the Compiler'
Start Menu,0.1,1.5063947623629421,Communications,0,'12.1 Configure HyperTerminal'
Run HyperTerminal,0.1,1.9940341631568863,Communications,0,'12.1 Configure HyperTerminal'
ldr_str_pc,0.496626614979,1.0115751628956295,ldrb,0,'10.5 Hardware Tests'
ldrb,0.594647501903,1.0115751628956295,ldr_str_pc,0,'10.5 Hardware Tests'
addressing,-0.0164183280581,0.66666666666666674,addressing,0,'10.5 Hardware Tests'
2010.0950,0.154939611231,1.1156064080450108,Tue Feb,0,'10.7.1 Using the pre-compiled memory image'
Feb,0.496626614979,0.99170173162097686,gcc,0,'10.7.1 Using the pre-compiled memory image'
GMT,0.496626614979,0.98943856751760695,gcc,0,'10.7.1 Using the pre-compiled memory image'
4.5.1,0.154939611231,1.2312128160900218,Tue Feb,0,'10.7.1 Using the pre-compiled memory image'
Lite,0.284275917852,1.1299800931771182,Linux version,0,'10.7.1 Using the pre-compiled memory image'
gcc,0.598202237422,0.99245611965543357,Tue,0,'10.7.1 Using the pre-compiled memory image'
Tue,0.496626614979,0.99245611965543357,gcc,0,'10.7.1 Using the pre-compiled memory image'
Tue Feb,0.1,1.2312128160900218,4.5.1,0,'10.7.1 Using the pre-compiled memory image'
Linux version,0.36066264736,1.1299800931771182,Lite,0,'10.7.1 Using the pre-compiled memory image'
triggering,0.154939611231,1.3705683146041645,Sets,0,'10.5 Hardware Tests'
Sets,0.168773850117,1.4112638394640478,none,0,'10.5 Hardware Tests'
exception,0.456821839264,1.0569306372931087,processor mode,0,'10.5 Hardware Tests'
nop,0.594647501903,1.1342730166751607,swi,0,'10.5 Hardware Tests'
Depending,0.0559100259783,1.0629227700515249,whether,0,'10.5 Hardware Tests'
Change,0.230020365557,1.6886856320267025,none,0,'10.5 Hardware Tests'
none,0.208278214686,1.6886856320267025,Change,0,'10.5 Hardware Tests'
swi,0.640104819786,1.1342730166751607,nop,0,'10.5 Hardware Tests'
conflict_rd,0.496626614979,1.1718658098188637,address exception,0,'10.5 Hardware Tests'
add,0.501183440223,1.1955340974716135,address exception,0,'10.5 Hardware Tests'
whether,0.126247628058,1.7839649452040953,Amber system synthesis,0,'10.5 Hardware Tests'
results,-0.0700396277663,0.98821212024800442,Depending,0,'11.1 Synthesis Results'
address exception,0.546486724831,1.1955340974716135,add,0,'10.5 Hardware Tests'
processor mode,0.402365447312,1.1042683724201772,Change status,0,'10.5 Hardware Tests'
Change status,0.36066264736,1.1042683724201772,processor mode,0,'10.5 Hardware Tests'
system synthesis,0.402365447312,1.0446864453229332,Change status,0,'11.1 Synthesis Results'
Amber system synthesis,0.125,1.7839649452040953,whether,0,'11.1 Synthesis Results'
target,0.417641012899,1.152525034803503,equivalence,0,'Instruction Set'
destination,0.474084107084,1.370417342965137,List,0,'Instruction Set'
subsequent,0.316530556443,1.4881541720226199,oVerflow,0,'Instruction Set'
multiplies,0.192304589777,1.0905285722559406,arithmetic,0,'Instruction Set'
shifter_operand,0.908793255339,1.0149191550325678,REGOP,0,'Instruction Set'
equivalence,0.421880122905,1.152525034803503,target,0,'Instruction Set'
REGOP,0.847816520173,1.0903990778156321,pc,0,'Instruction Set'
cdp,0.496626614979,1.2516102437143368,destination,0,'Instruction Set'
pc,0.791625865481,1.0903990778156321,REGOP,0,'Instruction Set'
XORing,0.496626614979,1.1619599729846524,List,0,'Instruction Set'
arithmetic,0.170010267246,1.1234223783436659,26,0,'Instruction Set'
unsigned,0.244439073542,1.0875568327970795,8.1,0,'Instruction Set'
Address,0.417641012899,1.0965957947255842,destination,0,'Interrupts'
List,0.465509819372,1.370417342965137,destination,0,'8.1 Amber Port List'
8.1,0.228146544462,1.0875568327970795,unsigned,0,'8.1 Amber Port List'
26,0.185575099074,1.1234223783436659,arithmetic,0,'Instruction Set Encoding'
2.2.1,0.21327078922,1.0562541225645248,unsigned,0,'2.2.1 Load Example'
Negative,-0.060545751443,0.99431112646794229,Zero,0,'Registers'
oVerflow,0.325783113105,1.4881541720226199,subsequent,0,'Registers'
Privileged,0.288669664629,1.2929192982342901,subsequent,0,'Registers'
Zero,0.066044342914,0.99788862261113775,arithmetic,0,'Registers'
destination register,0.647824382899,0.99000414555725902,destination,0,'Instruction Set'
Address exception,0.402365447312,1.1020003375966765,target,0,'Interrupts'
"{ Negative,",0.402365447312,1.1020003375966765,target,0,'Registers'
v2.1,0.594647501903,1.1948487229154279,GNU Lesser,0,'2.1 ALU'
Public,0.249112743906,1.0489215265325789,General,0,'2.1 ALU'
General,0.316530556443,1.0489215265325789,Public,0,'2.1 ALU'
GNU Lesser,0.535399120567,1.1948487229154279,v2.1,0,'2.1 ALU'
Lesser General,0.535399120567,1.1623739357628566,v2.1,0,'2.1 ALU'
Lesser General Public,0.672131147541,1.0791356812391579,v2.1,0,'2.1 ALU'
GNU Lesser General Public,1.0,0.90470285320976185,GNU Lesser,0,'2.1 ALU'
UART,0.768298628241,0.96404431666751966,L20,0,'Amber FPGA System'
L20,0.640104819786,1.0095467335417507,UART I/F,0,'Instruction Set Encoding'
UART I/F,0.546486724831,1.0095467335417507,L20,0,'Amber FPGA System'
bridge,0.402863371845,3.3028364752830353,controller bridge,0,'Amber FPGA System'
controller bridge,0.402365447312,3.3028364752830353,bridge,0,'Amber FPGA System'
Type,0.479365717092,1.0953670770826196,mrc,0,'Instruction Set'
mrc,0.496626614979,1.0953670770826196,Type,0,'Instruction Set'
Instructions,0.207888731938,1.1970981831531411,30,0,'Interrupts'
Undefined,0.389370772244,1.0172035970258866,Field,0,'Interrupts'
30,0.19161049868,1.1970981831531411,Instructions,0,'Instruction Set Encoding'
Field,0.316530556443,1.0172035970258866,Undefined,0,'Registers'
SVC,0.594647501903,1.0021703430429305,mrc,0,'Registers'
Undefined Instructions,0.1,1.0047568440973076,30,0,'Interrupts'
23,0.372620821985,1.1379008526542567,11,0,'1.1 Amber 23 Features'
1.1,0.168773850117,0.96085170175995849,11,0,'1.1 Amber 23 Features'
11,0.299826224771,1.1379008526542567,23,0,'Table of Contents'
Operation,0.363670614493,1.3585626307558736,correct functionality,0,'2.2 Pipeline Operation'
stages,0.285012907839,1.0752742616242259,adder,0,'1.1 Amber 23 Features'
consists,-0.0793936752676,1.1704947215034198,supports,0,'2.1 ALU'
Unit,0.0441489409892,1.014664845661791,Logic Unit,0,'2.1 ALU'
mux,0.425111848314,1.3075634955303783,correct functionality,0,'2.1 ALU'
adder,0.230020365557,1.2240636700957472,important,0,'2.1 ALU'
Logic,0.131291174014,1.5771043278659547,functionality,0,'2.1 ALU'
structure,0.474084107084,1.1594052475705736,evironment,0,'2.1 ALU'
ALU,0.737819657774,1.0264930881977341,FPGA development board,0,'2.1 ALU'
purpose,0.131291174014,1.6400611636331497,functionality,0,'Amber Project'
especially,0.154939611231,2.0726043222750463,functionality,0,'Amber Project'
important,0.239338031103,1.2240636700957472,adder,0,'Amber Project'
evironment,0.496626614979,1.2842252981313029,Core pipeline,0,'Amber Project'
functionality,0.150170930512,2.0726043222750463,especially,0,'Amber Project'
supports,-0.132655427121,1.1704947215034198,consists,0,'Amber Project'
modificatiosn,0.496626614979,1.252644709450047,Core pipeline,0,'Amber Project'
Pipeline Operation,0.535399120567,1.1252318664918897,evironment,0,'2.2 Pipeline Operation'
Core pipeline,0.504763715677,1.2842252981313029,evironment,0,'1.1 Amber 23 Features'
Logic Unit,0.1,1.2387700206667498,functionality,0,'2.1 ALU'
processor system,0.524242250059,1.129587238215491,evironment,0,'Amber Project'
FPGA development,0.504763715677,1.1736932377469074,evironment,0,'Amber Project'
correct functionality,0.402365447312,1.3585626307558736,Operation,0,'Amber Project'
FPGA development board,0.713235294118,1.0264930881977341,ALU,0,'Amber Project'
Words,0.154939611231,1.2065020231213408,semaphores,0,'Cache'
semaphores,0.116303273495,1.393862592948955,Data Abort,0,'Instruction Set'
semaphores,0.116303273495,1.393862592948955,User Writable,0,'Instruction Set'
loaded,0.353724481277,1.5793776542023616,Amber register,0,'Instruction Set'
original,0.146327010405,1.2210726075398204,semaphores,0,'Instruction Set'
flags,0.299290302993,1.1930168555339609,loaded,0,'Instruction Set'
implement,0.458608252012,1.1003848908317089,abort,0,'Instruction Set'
abort,0.421880122905,1.1003848908317089,implement,0,'Interrupts'
r2,0.680522018531,0.94456609078808351,Words,0,'Registers'
Writable,0.154939611231,1.1906172521120069,semaphores,0,'Registers'
Amber register,0.36066264736,1.5793776542023616,loaded,0,'Instruction Set'
Data Abort,0.1,1.393862592948955,semaphores,0,'Interrupts'
access memory,0.238139966448,1.1560931469458067,flags,0,'Interrupts'
User Writable,0.1,1.393862592948955,semaphores,0,'Registers'
bus,0.464336465207,1.5899886922158837,Wishbone system,0,'1.1 Amber 23 Features'
Wishbone system,0.504763715677,1.5899886922158837,bus,0,'1.1 Amber 23 Features'
00000053,0.249112743906,0.0,00000053,0,'10.4.3 Program Trace Utility'
verify,0.481101475469,1.1871932055383592,test,0,'10.6 Programs'
basis,0.230020365557,1.8283718687113639,language,0,'10.6 Programs'
test,0.457331833062,1.1871932055383592,verify,0,'10.6 Programs'
longer,0.168773850117,1.2342104765177562,basis,0,'10.6 Programs'
language,0.208278214686,1.8283718687113639,basis,0,'10.6 Programs'
develop,0.284275917852,1.1728393227749283,language,0,'10.6 Programs'
short,0.0881493669137,1.1112067898922353,addition,0,'10.6 Programs'
addition,0.0522428862384,1.1112067898922353,short,0,'10.6 Programs'
run barrel_shift,0.402365447312,1.1689368321016722,test,0,'10.5 Hardware Tests'
"language tests,",0.402365447312,1.1169562683780807,test,0,'10.6 Programs'
synthess,0.496626614979,1.2210411567847994,compliment,0,'8.4 Project Directory Structure'
hw/fpga,0.496626614979,1.1560290518480938,compliment,0,'8.4 Project Directory Structure'
temporary,0.0559100259783,1.0673881896966728,started,0,'8.4 Project Directory Structure'
started,0.116303273495,1.4759300840990228,"Fast Interrupt request,",0,'8.4 Project Directory Structure'
synthsis,0.660313419159,2.1603343679210161,Tick,0,'8.4 Project Directory Structure'
erased,0.154939611231,1.1270781680746713,started,0,'8.4 Project Directory Structure'
vector,0.36425024211,1.3520350741495246,FIRQ mode,0,'8.1 Amber Port List'
o_wb_adr,0.496626614979,1.1560290518480938,compliment,0,'8.1 Amber Port List'
Causes,0.249112743906,1.0043454970845973,erased,0,'8.1 Amber Port List'
makes,-0.0397103382971,1.000748061774944,temporary,0,'8.1 Amber Port List'
Tick,0.660280382441,2.1603343679210161,synthsis,0,'2.2.2 Store Example'
Includes,0.421880122905,1.1182731106539421,test source,0,'8.2 Amber 23 Verilog Files'
adder/subtractor,0.594647501903,1.1099453819863725,FPGA synthsis,0,'8.2 Amber 23 Verilog Files'
compliment,0.486948045702,1.2210411567847994,synthess,0,'8.2 Amber 23 Verilog Files'
a23_functions.v,0.496626614979,1.1560290518480938,compliment,0,'8.2 Amber 23 Verilog Files'
store temporary,0.402365447312,1.1235223072891265,vector,0,'8.4 Project Directory Structure'
test source,0.402365447312,1.1182731106539421,Includes,0,'8.4 Project Directory Structure'
hardware test,0.402365447312,1.1181517721895993,vector,0,'8.4 Project Directory Structure'
"source files,",0.546486724831,1.0891240472668113,synthess,0,'8.4 Project Directory Structure'
FPGA synthsis,0.616541632691,1.1105026569872853,Tick,0,'8.4 Project Directory Structure'
"synthesis scripts,",0.402365447312,1.134263377488181,vector,0,'8.4 Project Directory Structure'
FIRQ mode,0.36066264736,1.3520350741495246,vector,0,'8.1 Amber Port List'
FIRQ address,0.36066264736,1.1296971325814038,vector,0,'8.1 Amber Port List'
logic unit,0.546486724831,1.0929990058436292,synthess,0,'8.2 Amber 23 Verilog Files'
FIRQ address vector,0.125,1.1359800240282922,started,0,'8.1 Amber Port List'
"Fast Interrupt request,",0.125,1.4759300840990228,started,0,'8.1 Amber Port List'
unified,0.116303273495,1.0996072891495825,best,0,'Introduction'
0.75,0.0295685664346,1.0996032708686723,exactly,0,'Introduction'
Mhz,0.496626614979,1.3429530447152269,"Wishbone interface,",0,'Introduction'
capable,0.192304589777,1.5558213184379674,three,0,'Introduction'
cores,0.274283829305,1.3336527224349284,MHz,0,'Introduction'
interface,0.429297878586,1.22788977588424,pipeline architecture,0,'Introduction'
MHz,0.257631423682,1.3336527224349284,cores,0,'Introduction'
seperate,0.496626614979,1.0857382611788067,"Wishbone interface,",0,'Introduction'
exactly,-0.0164183280581,1.0996032708686723,0.75,0,'Introduction'
1.0,-0.0793936752676,1.0937204003752958,exactly,0,'Introduction'
three,0.198745604882,1.5558213184379674,capable,0,'Amber 23 Pipeline Architecture'
think,0.284275917852,1.2352274130217085,MHz,0,'Amber 23 Pipeline Architecture'
circle,0.325783113105,1.076375322403067,think,0,'Amber 23 Pipeline Architecture'
fed,-0.0164183280581,1.055467175732318,1.0,0,'Amber 23 Pipeline Architecture'
best,0.0881493669137,1.0996072891495825,unified,0,'Amber 23 Pipeline Architecture'
stage,0.660761504392,0.98155420798129256,seperate,0,'Amber 23 Pipeline Architecture'
"Wishbone interface,",0.511817718564,1.3429530447152269,Mhz,0,'Introduction'
"instruction caches,",0.402365447312,1.0922410997626686,interface,0,'Introduction'
pipeline architecture,0.402365447312,1.22788977588424,interface,0,'Amber 23 Pipeline Architecture'
pipeline structure,0.402365447312,1.1844821995253372,interface,0,'Amber 23 Pipeline Architecture'
end point,0.402365447312,1.1736303054356114,interface,0,'Amber 23 Pipeline Architecture'
al,0.425111848314,1.0651811866363861,Rs,0,'4.1 Condition Encoding'
equal,0.249959811662,1.050002207459811,least,0,'4.1 Condition Encoding'
'L',0.660313419159,0.96433105506319483,EOR,0,'4.5 Shift Encoding'
EOR,0.496626614979,1.0291208548034754,al,0,'4.2 Opcode Encoding'
product,0.155080606188,1.1872128417645367,Rn EOR shifter_operand S,0,'4.8 Booth's Multiplication Algorithm'
Drop,0.325783113105,1.1443413798721456,significant,0,'4.8 Booth's Multiplication Algorithm'
least,0.292127854466,1.069805189525868,significant,0,'4.8 Booth's Multiplication Algorithm'
significant,0.312170179674,1.1443413798721456,Drop,0,'4.8 Booth's Multiplication Algorithm'
Rs,0.392667347226,1.0651811866363861,al,0,'4.3 Shifter Operand Encoding'
EOR shifter_operand,0.1,1.0602059991327963,Rn EOR shifter_operand,0,'4.2 Opcode Encoding'
Rn EOR,0.1,1.0602059991327963,EOR shifter_operand S,0,'4.2 Opcode Encoding'
Rn EOR shifter_operand,0.125,1.1043426832074972,product,0,'4.2 Opcode Encoding'
shifter_operand S bit,0.875,0.94220794196936852,EOR,0,'4.2 Opcode Encoding'
EOR shifter_operand S,0.125,1.0869522360062478,product,0,'4.2 Opcode Encoding'
Rn EOR shifter_operand S,0.166666666667,1.1872128417645367,product,0,'4.2 Opcode Encoding'
way,0.467754973701,1.2077001779837733,replacement policy,0,'1.1 Amber 23 Features'
Unified,0.325783113105,1.1143573307043195,Unified instruction,0,'1.1 Amber 23 Features'
Unified instruction,0.36066264736,1.1143573307043195,Unified,0,'1.1 Amber 23 Features'
replacement policy,0.546486724831,1.2077001779837733,way,0,'1.1 Amber 23 Features'
32768,0.154939611231,1.1040457672405097,"r0 register,",0,'Cache'
setting,-0.0164183280581,1.9790490277308792,input,0,'Instruction Set'
shifted,0.299229361051,0.97496679214014326,store example,0,'Instruction Set'
subtracting,0.0559100259783,1.610152530759652,input,0,'Instruction Set'
input,0.00943822231111,1.9790490277308792,setting,0,'2.2.1 Load Example'
means,-0.060545751443,1.2945026628778289,input,0,'2.2.1 Load Example'
store example,0.402365447312,0.97496679214014326,shifted,0,'2.2.2 Store Example'
Name Description,0.1,1.0948427085505896,subtracting,0,'8.3 Amber 25 Verilog Files'
"r0 register,",0.1,1.1040457672405097,32768,0,'2.2.1 Load Example'
Core Verilog Structure,0.672131147541,0.94253510269167973,store example,0,'8.2 Amber 23 Verilog Files'
Reset,0.0766734659349,1.1580374463369532,Processor Mode,0,'Interrupts'
Processor,0.363040156725,0.93711878217139977,USR,0,'Interrupts'
USR,0.496626614979,0.93711878217139977,Processor,0,'Registers'
Processor Mode,0.1,1.1580374463369532,Reset,0,'Interrupts'
276031,0.154939611231,0.60655495352834454,u main,0,'10.4.3 Program Trace Utility'
u main,0.402365447312,0.60655495352834454,276031,0,'10.4.3 Program Trace Utility'
swap,0.44153939469,1.1347561510907902,SRAM,0,'10.5 Hardware Tests'
Check,0.389370772244,1.2461762709904805,boot SRAM,0,'10.5 Hardware Tests'
change_mode,0.496626614979,1.1274114680817777,SRAM,0,'10.5 Hardware Tests'
Fills,0.154939611231,1.1394799387956596,reading,0,'10.5 Hardware Tests'
invalidated,0.154939611231,1.0507199777438763,reading,0,'10.5 Hardware Tests'
reading,0.189895488053,1.1394799387956596,Fills,0,'10.5 Hardware Tests'
inflate_bug,0.496626614979,1.1274114680817777,SRAM,0,'10.5 Hardware Tests'
SRAM,0.45224856221,1.1347561510907902,swap,0,'10.5 Hardware Tests'
109,0.0295685664346,1.0132832489113925,102,0,'11.1 Synthesis Results'
102,-0.0397103382971,1.0132832489113925,109,0,'11.1 Synthesis Results'
swap access,0.402365447312,1.2215586438914325,Check,0,'10.5 Hardware Tests'
boot SRAM,0.402365447312,1.2461762709904805,Check,0,'10.5 Hardware Tests'
perform,0.20667749704,2.2878609492188637,finish,0,'11 FPGA Synthesis'
finish,0.154939611231,2.2878609492188637,perform,0,'11 FPGA Synthesis'
stm_stream,0.496626614979,0.66666666666666674,stm_stream,0,'10.5 Hardware Tests'
carry',0.496626614979,0.66666666666666674,carry',0,'10.5 Hardware Tests'
subtractions,0.116303273495,0.66666666666666674,subtractions,0,'10.5 Hardware Tests'
ldm,0.768298628241,0.82638203953444911,ldm3,0,'10.5 Hardware Tests'
whilst,0.325783113105,1.7308995807604151,privileged,0,'10.5 Hardware Tests'
privileged,0.313582672246,1.7308995807604151,whilst,0,'10.5 Hardware Tests'
ldm3,0.496626614979,1.3022467689917945,user mode,0,'10.5 Hardware Tests'
user mode,0.546486724831,1.3022467689917945,ldm3,0,'10.5 Hardware Tests'
co-processor,0.45224856221,1.1058495273294768,flow2,0,'10.5 Hardware Tests'
co-processor,0.45224856221,1.1058495273294768,cache_flush,0,'10.5 Hardware Tests'
flow2,0.496626614979,1.1058495273294768,co-processor,0,'10.5 Hardware Tests'
writing,0.168773850117,1.1680504978746304,Specifically,0,'10.5 Hardware Tests'
Tests,0.551483984639,1.0260765020091571,flow2,0,'10.5 Hardware Tests'
Tests,0.551483984639,1.0260765020091571,cache_flush,0,'10.5 Hardware Tests'
cache_flush,0.496626614979,1.1058495273294768,co-processor,0,'10.5 Hardware Tests'
Specifically,0.116303273495,1.1680504978746304,writing,0,'10.5 Hardware Tests'
tests,0.398656707914,1.2146160523255993,co-processor function,0,'10.5 Hardware Tests'
Size,0.230020365557,1.1277511690096851,writing,0,'11.1 Synthesis Results'
co-processor function,0.402365447312,1.2146160523255993,tests,0,'10.5 Hardware Tests'
area co-processor,0.402365447312,1.1430773682170663,tests,0,'10.5 Hardware Tests'
included,0.278352329023,0.75,included,0,'Amber FPGA System'
controller,0.523299797341,0.95872516260022189,Virtex-6 controller,0,'Amber FPGA System'
Xilinx Spartan-6,0.713265306122,0.75,Xilinx Spartan-6,0,'Amber FPGA System'
Virtex-6 controller,0.402365447312,0.95872516260022189,controller,0,'Amber FPGA System'
enabled,0.239338031103,1.0558203531002048,jump,0,'10.5 Hardware Tests'
time,0.382564407256,2.492938288798773,machine,0,'10.5 Hardware Tests'
machine,0.378905098919,2.492938288798773,time,0,'10.5 Hardware Tests'
different,0.280315487829,1.1395627504455428,jump,0,'10.5 Hardware Tests'
range,0.0611903276021,2.1020199181717203,106,0,'10.5 Hardware Tests'
jump,0.299734626934,1.1703565737861257,times,0,'10.5 Hardware Tests'
cache_swap,0.496626614979,2.0541303700329894,state machine,0,'10.5 Hardware Tests'
interactions,0.154939611231,1.0433327554508625,enabled,0,'10.5 Hardware Tests'
interaction,0.325783113105,1.3124331472858188,machine,0,'10.5 Hardware Tests'
times,0.30329888485,1.1779158471158631,interaction,0,'10.5 Hardware Tests'
repeated,0.154939611231,1.0216663777254313,enabled,0,'10.5 Hardware Tests'
106,0.0559100259783,2.1020199181717203,range,0,'11.1 Synthesis Results'
main loop,0.402365447312,1.6543583091564376,machine,0,'10.5 Hardware Tests'
swp instruction,0.546486724831,1.2223031079244329,state machine,0,'10.5 Hardware Tests'
loop multiple,0.402365447312,1.6296655427731757,machine,0,'10.5 Hardware Tests'
state machine,0.508459544038,2.0541303700329894,cache_swap,0,'10.5 Hardware Tests'
swap instruction,0.546486724831,1.43637276740722,state machine,0,'10.5 Hardware Tests'
leaves,0.0559100259783,1.283356422469786,Word,0,'10.5 Hardware Tests'
Word,0.0522428862384,1.283356422469786,leaves,0,'10.5 Hardware Tests'
shift,0.551962041877,1.1592521489389902,register value,0,'10.5 Hardware Tests'
ddr32,0.496626614979,1.0343834295507042,register value,0,'10.5 Hardware Tests'
area,0.31910570935,1.340245157704929,broke,0,'10.5 Hardware Tests'
broke,0.325783113105,1.340245157704929,area,0,'10.5 Hardware Tests'
barrel,0.533406919561,1.0990436448049223,register value,0,'10.5 Hardware Tests'
swp,0.680522018531,0.99341787621823652,register value,0,'10.5 Hardware Tests'
32,0.215388704866,1.0735070874109112,checking,0,'10.5 Hardware Tests'
addresses,0.341878720688,1.1670089736334335,broke,0,'10.5 Hardware Tests'
unchanged,0.0881493669137,1.1112067898922353,Word,0,'10.5 Hardware Tests'
Finally,0.0295685664346,1.0914779207978877,leaves,0,'10.5 Hardware Tests'
checking,0.184333610689,1.0735070874109112,32,0,'10.5 Hardware Tests'
immediately,0.0295685664346,1.0763183104000746,Word,0,'10.5 Hardware Tests'
"mov instruction,",0.402365447312,1.028728936537467,addresses,0,'10.5 Hardware Tests'
register value,0.569482775729,1.1592521489389902,shift,0,'10.5 Hardware Tests'
shift operation,0.546486724831,1.134388787112663,register value,0,'10.5 Hardware Tests'
read value,0.402365447312,1.0861868096124008,addresses,0,'10.5 Hardware Tests'
run time,0.402365447312,1.0459662984599472,addresses,0,'11.1 Synthesis Results'
Passed,0.288669664629,0.0,Passed,0,'10.7.1 Using the pre-compiled memory image'
mi,0.325783113105,1.0232960304485783,immediate,0,'4.1 Condition Encoding'
ne,0.496626614979,1.0377808461239744,Condition flag,0,'4.1 Condition Encoding'
Equal,0.0559100259783,0.96217601165248823,Action,0,'4.1 Condition Encoding'
Conditi,0.496626614979,1.0377808461239744,Condition flag,0,'4.5 Shift Encoding'
Action,0.256630607614,1.0200240100224187,mi,0,'4.2 Opcode Encoding'
eor,0.594647501903,1.0396633142964393,Condition flag,0,'4.2 Opcode Encoding'
immediate,0.406472400162,1.0232960304485783,mi,0,'4.3 Shifter Operand Encoding'
Condition flag,0.546486724831,1.0396633142964393,eor,0,'4.1 Condition Encoding'
ln,0.630455625053,1.334513831154494,boot-loader.o,0,'10.7.1 Using the pre-compiled memory image'
-Map,0.496626614979,1.0320839808611291,../mini-libc/libc_asm.o ../mini-libc/memcpy.o,0,'10.2.1 GNU Tools Usage'
boot-loader.o,0.594647501903,1.334513831154494,ln,0,'10.2.1 GNU Tools Usage'
boot-loader.map,0.496626614979,1.0299450488037205,../mini-libc/libc_asm.o ../mini-libc/memcpy.o,0,'10.2.1 GNU Tools Usage'
xmodem.o elfsplitter.o,0.402365447312,1.0256671846889032,-Map,0,'10.2.1 GNU Tools Usage'
boot-loader.o start.o,0.402365447312,1.0192503885166775,-Map,0,'10.2.1 GNU Tools Usage'
crc16.o xmodem.o,0.402365447312,1.0235282526314946,-Map,0,'10.2.1 GNU Tools Usage'
start.o crc16.o,0.402365447312,1.021389320574086,-Map,0,'10.2.1 GNU Tools Usage'
../mini-libc/printf.o ../mini-libc/libc_asm.o,0.402365447312,1.0299450488037205,-Map,0,'10.2.1 GNU Tools Usage'
../mini-libc/libc_asm.o ../mini-libc/memcpy.o,0.402365447312,1.0320839808611291,-Map,0,'10.2.1 GNU Tools Usage'
elfsplitter.o ../mini-libc/printf.o,0.402365447312,1.0278061167463119,-Map,0,'10.2.1 GNU Tools Usage'
-Map boot-loader.map,0.402365447312,1.0042778641148171,boot-loader.map,0,'10.2.1 GNU Tools Usage'
test_uart,0.496626614979,1.1263020466232461,function,0,'10.5 Hardware Tests'
catch,0.284275917852,1.0974850698828387,r3 bicne,0,'10.5 Hardware Tests'
uart_rx,0.496626614979,1.0884114326362722,function,0,'10.5 Hardware Tests'
r3,0.660313419159,1.2333152028220569,Ethernet MAC module,0,'10.5 Hardware Tests'
sent,0.189895488053,1.0668234885567967,text,0,'10.5 Hardware Tests'
internal,-0.146879971695,0.95643368950484664,function,0,'10.5 Hardware Tests'
bl,0.421880122905,1.6899264788146617,"bicne r2,",0,'10.5 Hardware Tests'
uart,0.496626614979,1.2020832745971937,function,0,'10.5 Hardware Tests'
ethmac_reg,0.496626614979,1.0884114326362722,function,0,'10.5 Hardware Tests'
text,0.150170930512,1.0668234885567967,sent,0,'10.5 Hardware Tests'
function,0.461526169194,1.3789061398697382,bicne,0,'10.5 Hardware Tests'
bicne,0.496626614979,1.3789061398697382,function,0,'10.5 Hardware Tests'
RAM16,0.496626614979,1.0884114326362722,function,0,'11.1 Synthesis Results'
"tst r2,",0.402365447312,1.4928046277247584,bl,0,'10.5 Hardware Tests'
"bicne r2,",0.402365447312,1.6899264788146617,bl,0,'10.5 Hardware Tests'
r3 bicne,0.36066264736,1.3059780214473058,interrupt function,0,'10.5 Hardware Tests'
interrupt function,0.402365447312,1.3059780214473058,r3 bicne,0,'10.5 Hardware Tests'
Ethernet MAC module,0.71875,1.2333152028220569,r3,0,'10.5 Hardware Tests'
sequential,0.233542897568,0.92618243751931451,Load coprocessor,0,'Instruction Set'
sequential,0.233542897568,0.92618243751931451,Store multiple,0,'Instruction Set'
end_address,0.594647501903,1.9783617526455044,amber source,0,'Instruction Set'
process,0.499877578034,1.8679929801313,r9,0,'Instruction Set'
process,0.499877578034,1.8679929801313,r8_firq,0,'Instruction Set'
r9,0.496626614979,1.8679929801313,process,0,'Registers'
r8_firq,0.496626614979,1.8679929801313,process,0,'Registers'
Load coprocessor,0.36066264736,0.98332202132285329,r9,0,'Instruction Set'
Load coprocessor,0.36066264736,0.98332202132285329,r8_firq,0,'Instruction Set'
Store multiple,0.36066264736,0.98332202132285329,r9,0,'Instruction Set'
Store multiple,0.36066264736,0.98332202132285329,r8_firq,0,'Instruction Set'
amber source,0.546486724831,1.9783617526455044,end_address,0,'8.3 Amber 25 Verilog Files'
data,0.309120973799,1.559248647604961,Table,0,'4.5 Shift Encoding'
4.7,0.249112743906,1.277236479686866,data,0,'4.7 Branch offset'
Table,0.344815455641,1.559248647604961,data,0,'4.3 Shifter Operand Encoding'
Shifter,0.384489141512,1.373861112357242,n z,0,'4.3 Shifter Operand Encoding'
z v,0.402365447312,1.2803958342679316,Shifter,0,'2.1 ALU'
v c,0.402365447312,1.186930556178621,Shifter,0,'2.1 ALU'
n z,0.402365447312,1.373861112357242,Shifter,0,'2.1 ALU'
Shifter Operand,0.615020615492,0.95465872161363174,Shifter,0,'4.3 Shifter Operand Encoding'
Boot-Loader,0.640104819786,0.5,Boot-Loader,0,'Table of Contents'
46,0.126247628058,0.5,46,0,'Table of Contents'
45,-0.0793936752676,0.0,45,0,'Table of Contents'
sends,0.116303273495,1.329150392931844,Memory,0,'8.4 Project Directory Structure'
correct,0.536546462885,1.7776816879716435,a25_multiply.v,0,'8.4 Project Directory Structure'
assembly,0.375487968522,1.2282445888744313,simple application,0,'8.4 Project Directory Structure'
packets,0.154939611231,2.1894415788085779,Memory,0,'8.4 Project Directory Structure'
application,0.451187219974,1.3426090540560189,makefile,0,'8.4 Project Directory Structure'
makefile,0.458397793668,1.3426090540560189,application,0,'8.4 Project Directory Structure'
a25_multiply.v,0.496626614979,1.7776816879716435,correct,0,'8.3 Amber 25 Verilog Files'
Memory,0.150170930512,2.1894415788085779,packets,0,'8.3 Amber 25 Verilog Files'
simple application,0.402365447312,1.2282445888744313,assembly,0,'8.4 Project Directory Structure'
Memory stage,0.36066264736,1.1519339140979725,simple application,0,'8.3 Amber 25 Verilog Files'
Move,0.489559962156,0.70471284251406352,Move NOT,0,'4.2 Opcode Encoding'
Move NOT,0.1,0.70471284251406352,Move,0,'4.2 Opcode Encoding'
printf,0.640104819786,0.81194944398614288,) printf,0,'10.4.3 Program Trace Utility'
276104,0.154939611231,0.80327747676417227,u printf,0,'10.4.3 Program Trace Utility'
u printf,0.402365447312,0.80327747676417227,276104,0,'10.4.3 Program Trace Utility'
) printf,0.402365447312,0.81194944398614288,printf,0,'10.4.3 Program Trace Utility'
Core,0.506109895584,0.65318483763858148,Core Specification,0,'4.8 Booth's Multiplication Algorithm'
Core Specification,1.0,0.65318483763858148,Core,0,'4.8 Booth's Multiplication Algorithm'
hw/vlog/xv6_ddr3,0.496626614979,1.4590151971515741,development,0,'8.4 Project Directory Structure'
development,0.517113560109,1.4590151971515741,hw/vlog/xv6_ddr3,0,'8.4 Project Directory Structure'
development,0.517113560109,1.4590151971515741,a25_execute.v,0,'8.4 Project Directory Structure'
reasons,0.253479531985,1.0954215885724945,21,0,'8.4 Project Directory Structure'
indicate,0.150170930512,1.1665492157273025,simultaneously,0,'8.1 Amber Port List'
Currently,0.116303273495,1.040796874979067,simultaneously,0,'8.1 Amber Port List'
every,-0.0624719840216,0.98469606794313724,allows,0,'8.3 Amber 25 Verilog Files'
decompiler,0.421880122905,1.4232932381298977,Spartan-6 development,0,'8.3 Amber 25 Verilog Files'
module,0.494394968978,1.405600802290891,hw/vlog/xv6_ddr3,0,'8.3 Amber 25 Verilog Files'
module,0.494394968978,1.405600802290891,a25_execute.v,0,'8.3 Amber 25 Verilog Files'
a25_execute.v,0.496626614979,1.4590151971515741,development,0,'8.3 Amber 25 Verilog Files'
lists,0.199716599957,1.4462061455130426,simultaneously,0,'8.3 Amber 25 Verilog Files'
simultaneously,0.201732257031,1.4462061455130426,lists,0,'8.2 Amber 23 Verilog Files'
multiple,0.457402622661,1.122847093153039,Spartan-6 development,0,'8.2 Amber 23 Verilog Files'
allows,0.0475651433442,1.0199932631850137,Currently,0,'8.2 Amber 23 Verilog Files'
21,0.310073655552,1.0954215885724945,reasons,0,'4.3.1 Encode immediate value'
Amber system,0.616541632691,2.2438029671780599,Xilinx Coregen,0,'8.4 Project Directory Structure'
Xilinx Coregen,0.615020615492,2.2438029671780599,Amber system,0,'8.4 Project Directory Structure'
DDR3 controller,0.660491718133,1.3422645143434817,Xilinx Coregen,0,'8.4 Project Directory Structure'
Spartan-6 development,0.402365447312,1.4232932381298977,decompiler,0,'8.4 Project Directory Structure'
Scaled register offset,0.713235294118,1.0243710902299124,DDR3 controller,0,'4.3.1 Encode immediate value'
unconditional,0.154939611231,1.19640769124345,Rn shifter_operand S,0,'4.1 Condition Encoding'
Always,0.154939611231,1.2618769216579333,Rn shifter_operand S,0,'4.1 Condition Encoding'
negated,0.116303273495,1.3977415702827547,Rn shifter_operand S,0,'4.2 Opcode Encoding'
orr,0.594647501903,1.0456649962262219,ror,0,'4.2 Opcode Encoding'
ror,0.660313419159,1.0669684796785681,S bit,0,'4.3 Shifter Operand Encoding'
Rn shifter_operand,0.1,1.2953969447117162,negated,0,'4.2 Opcode Encoding'
S bit,0.738449285627,1.0669684796785681,ror,0,'4.2 Opcode Encoding'
Rn shifter_operand S,0.125,1.3977415702827547,negated,0,'4.2 Opcode Encoding'
gt,0.284275917852,1.2094363952785385,directly,0,'4.1 Condition Encoding'
less,0.13500825394,1.1941447310655673,2nd,0,'4.1 Condition Encoding'
ldmda,0.496626614979,1.0294954763577127,nothing,0,'4.5 Shift Encoding'
stmda,0.496626614979,1.0252818368780394,nothing,0,'4.5 Shift Encoding'
'S',0.594647501903,1.0008681372171722,ldmda,0,'4.5 Shift Encoding'
'S',0.594647501903,1.0008681372171722,ldmfa,0,'4.5 Shift Encoding'
ldmfa,0.496626614979,1.0210681973983662,nothing,0,'4.5 Shift Encoding'
obtained,-0.0397103382971,1.5486613026892881,right,0,'4.8 Booth's Multiplication Algorithm'
2nd,0.116303273495,1.210060049572776,Let P,0,'4.8 Booth's Multiplication Algorithm'
right,-0.0342920946275,1.5486613026892881,obtained,0,'4.8 Booth's Multiplication Algorithm'
Let,0.421880122905,1.0126409184390197,ldmda,0,'4.8 Booth's Multiplication Algorithm'
Let,0.421880122905,1.0126409184390197,ldmfa,0,'4.8 Booth's Multiplication Algorithm'
place,0.208278214686,1.1273805677525148,Arithmetically,0,'4.8 Booth's Multiplication Algorithm'
directly,0.271616450042,1.2094363952785385,gt,0,'4.8 Booth's Multiplication Algorithm'
nothing,0.421880122905,1.0294954763577127,ldmda,0,'4.8 Booth's Multiplication Algorithm'
Arithmetically,0.154939611231,1.1273805677525148,place,0,'4.8 Booth's Multiplication Algorithm'
Let P,0.1,1.210060049572776,2nd,0,'4.8 Booth's Multiplication Algorithm'
Signed,0.465509819372,1.1425951936060526,b_zero_extend_8,0,'4.1 Condition Encoding'
lt,0.45224856221,1.0992339318713846,b_zero_extend_8,0,'4.1 Condition Encoding'
stmfa,0.496626614979,1.0792195520033625,Signed,0,'4.5 Shift Encoding'
'U',0.660313419159,1.033638037006045,Reverse subtract,0,'4.5 Shift Encoding'
lmdib,0.496626614979,1.0514345165948833,Rn -shifter_operand,0,'4.5 Shift Encoding'
stmib,0.496626614979,1.0475317312020176,Signed,0,'4.5 Shift Encoding'
b_zero_extend_8,0.496626614979,1.1425951936060526,Signed,0,'2.1 ALU'
tst,0.660313419159,1.0224253580040299,Reverse subtract,0,'4.2 Opcode Encoding'
00,0.0072971797281,1.0051417270680167,Register Shifts,0,'4.8 Booth's Multiplication Algorithm'
Use,0.363040156725,1.0046494584212589,lt,0,'4.8 Booth's Multiplication Algorithm'
4.,0.154939611231,1.0162571511313296,Register Shifts,0,'4.8 Booth's Multiplication Algorithm'
Shifts,0.154939611231,1.0243857266969945,Register Shifts,0,'4.3 Shifter Operand Encoding'
Empty Descending,0.535399120567,1.1157276623384873,b_zero_extend_8,0,'4.5 Shift Encoding'
Reverse subtract,0.616541632691,1.033638037006045,'U',0,'4.2 Opcode Encoding'
Rn -shifter_operand,0.535399120567,1.0900104040410457,b_zero_extend_8,0,'4.2 Opcode Encoding'
Register Shifts,0.1,1.0243857266969945,Shifts,0,'4.3 Shifter Operand Encoding'
doc,0.325783113105,1.3152951823268046,used,0,'8.4 Project Directory Structure'
i_system_rdy,0.496626614979,0.97092519189739279,doc,0,'8.1 Amber Port List'
Clock,0.0480995206683,1.10190283436438,parameters,0,'8.1 Amber Port List'
a23_wishbone.v,0.496626614979,0.97092519189739279,doc,0,'8.2 Amber 23 Verilog Files'
various,0.192304589777,1.2785051959883242,Local,0,'8.2 Amber 23 Verilog Files'
used,0.31135489007,1.3152951823268046,doc,0,'8.2 Amber 23 Verilog Files'
parameters,0.00898043796457,1.10190283436438,Clock,0,'8.2 Amber 23 Verilog Files'
Local,0.228146544462,1.2785051959883242,various,0,'8.2 Amber 23 Verilog Files'
Mnemonic,0.425840884704,0.95381559138583716,Mnemonic extension,0,'4.2 Opcode Encoding'
extension,0.425840884704,0.90763118277167421,Mnemonic extension,0,'4.2 Opcode Encoding'
Mnemonic extension,0.563420226014,0.95381559138583716,Mnemonic,0,'4.2 Opcode Encoding'
switches,0.388895607795,2.4925215632081321,line mode,0,'10.3.1 With Modelsim'
depending,0.108083617282,0.85714285714285721,depending,0,'10.3.1 With Modelsim'
vsim,0.496626614979,2.2768521555572718,command line,0,'10.3.1 With Modelsim'
command,0.428689315815,1.7432018117582346,switches,0,'10.3.1 With Modelsim'
line mode,0.402365447312,2.4925215632081321,switches,0,'10.3.1 With Modelsim'
"user interface,",0.402365447312,1.7462607816040661,switches,0,'10.3.1 With Modelsim'
command line,0.488992576162,2.2768521555572718,vsim,0,'10.3.1 With Modelsim'
vlog,0.496626614979,1.0146495512324361,source code,0,'10.3.1 With Modelsim'
code,0.383073222118,1.4009866133174602,source code,0,'10.3.1 With Modelsim'
source code,0.39885030741,1.4009866133174602,code,0,'10.3.1 With Modelsim'
Verilog source code,0.713235294118,0.75126910082260057,source code,0,'10.3.1 With Modelsim'
reset,0.369724467047,1.0793423052819904,FPGA initialization,0,'Introduction'
extensively,0.116303273495,1.0883870156183899,Data Processing REGOP,0,'Introduction'
2001,0.116303273495,1.111444497953622,SP605 Spartan-6 FPGA,0,'Introduction'
SP605,0.594647501903,1.0247090771813043,Single Data,0,'Introduction'
Figure,0.459535261538,1.1075625838988299,FPGA board,0,'Amber 23 Pipeline Architecture'
save,0.208278214686,1.1146028009302158,known,0,'Interrupts'
versions,0.0276292348863,1.0620415919401931,resources,0,'Interrupts'
known,0.189895488053,1.1146028009302158,save,0,'Interrupts'
resources,0.0295685664346,1.0620415919401931,versions,0,'Interrupts'
freely,0.154939611231,1.0876850962613653,Data Processing REGOP Multiply,0,'Interrupts'
Single,0.101329180396,1.1767638329382131,SP605 Spartan-6,0,'Instruction Set Encoding'
Single,0.101329180396,1.1767638329382131,Interrupt SWI,0,'Instruction Set Encoding'
Data,0.366240697398,1.0817511474482102,FPGA initialization,0,'Instruction Set Encoding'
BRANCH,0.464387242208,1.0999844191960471,Figure,0,'Instruction Set Encoding'
Transfer,0.441214848599,1.0466841048106144,FPGA board,0,'Instruction Set Encoding'
Processing,0.116303273495,1.1306590665663157,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Coprocessor,0.624977557606,1.0225272518295765,SP605,0,'Instruction Set Encoding'
SWAP,0.454369627849,1.0740142194497311,FPGA board,0,'Instruction Set Encoding'
FPGA board,0.478411704796,1.1075625838988299,Figure,0,'Introduction'
Xilinx SP605,0.535399120567,1.013908993560408,Figure,0,'Introduction'
SP605 Spartan-6,0.1,1.1767638329382131,Single,0,'Introduction'
FPGA initialization,0.36066264736,1.0817511474482102,Data,0,'Introduction'
"reset logic,",0.402365447312,1.0289004727903752,FPGA initialization,0,'Introduction'
Pipeline Structure,0.1,1.0676226801853872,SP605 Spartan-6 FPGA,0,'Amber 23 Pipeline Architecture'
User mode,0.703927686022,1.0081820199406355,Coprocessor,0,'Interrupts'
change mode,0.402365447312,1.0193790031818852,reset,0,'Interrupts'
"link register,",0.402365447312,1.0422814614877496,reset,0,'Interrupts'
"exception occurs,",0.327426392581,1.0415989496105467,FPGA initialization,0,'Interrupts'
Single Data,0.535399120567,1.0318549178289922,FPGA board,0,'Instruction Set Encoding'
Coprocessor Data,0.535399120567,1.0159274589144962,FPGA board,0,'Instruction Set Encoding'
REGOP Multiply,0.1,1.0719854337457346,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Interrupt SWI,0.1,1.1767638329382131,Single,0,'Instruction Set Encoding'
Block Data,0.1,1.0479902891638231,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Transfer MTRANS,0.1,1.0611874806324584,Single,0,'Instruction Set Encoding'
Transfer TRANS,0.1,1.0523530427241707,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Data Transfer,0.463630729993,1.0854740545369419,Figure,0,'Instruction Set Encoding'
Branch BRANCH,0.402365447312,1.0206431948502681,FPGA initialization,0,'Instruction Set Encoding'
Data Processing,0.1,1.0815833075099446,Single,0,'Instruction Set Encoding'
COREGOP Operation,0.1,1.1291735702240788,Single,0,'Instruction Set Encoding'
Transfer Software,0.1,1.1631666150198892,Single,0,'Instruction Set Encoding'
Data COREGOP,0.1,1.1223749612649168,Single,0,'Instruction Set Encoding'
Register Transfer,0.1,1.1563680060607271,Single,0,'Instruction Set Encoding'
SWAP Single,0.1,1.0588971730646919,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Data Swap,0.1,1.0632599266250395,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Data CODTRANS,0.1,1.0951805254282687,Single,0,'Instruction Set Encoding'
Coprocessor CORTRANS,0.1,1.142770788142403,Single,0,'Instruction Set Encoding'
Swap SWAP,0.1,1.0610785498448658,SP605 Spartan-6 FPGA,0,'Instruction Set Encoding'
Transfer Coprocessor,0.1,1.1087777433465926,Single,0,'Instruction Set Encoding'
SP605 Spartan-6 FPGA,0.125,1.1306590665663157,Processing,0,'Introduction'
Xilinx SP605 Spartan-6,0.125,1.1191303253986995,Processing,0,'Introduction'
REGOP Multiply MULT,0.125,1.0807011881733126,extensively,0,'Instruction Set Encoding'
Transfer Software Interrupt,0.125,1.1229732391212381,Processing,0,'Instruction Set Encoding'
COREGOP Operation Coprocessor,0.125,1.1037586705085447,Processing,0,'Instruction Set Encoding'
Coprocessor Data CODTRANS,0.125,1.0807011881733126,Processing,0,'Instruction Set Encoding'
Coprocessor Data COREGOP,0.125,1.0960728430634674,Processing,0,'Instruction Set Encoding'
Single Data Swap,0.125,1.0691724470056965,extensively,0,'Instruction Set Encoding'
Data Transfer TRANS,0.125,1.0545344195043445,SP605 Spartan-6,0,'Instruction Set Encoding'
Data Transfer TRANS,0.125,1.0545344195043445,Interrupt SWI,0,'Instruction Set Encoding'
Transfer TRANS Block,0.125,1.0523530427241707,SP605 Spartan-6,0,'Instruction Set Encoding'
Transfer TRANS Block,0.125,1.0523530427241707,Interrupt SWI,0,'Instruction Set Encoding'
Data Processing REGOP,0.125,1.0883870156183899,extensively,0,'Instruction Set Encoding'
Single Data Transfer,0.125,1.0567157962845182,SP605 Spartan-6,0,'Instruction Set Encoding'
Single Data Transfer,0.125,1.0567157962845182,Interrupt SWI,0,'Instruction Set Encoding'
SWAP Single Data,0.125,1.0588971730646919,SP605 Spartan-6,0,'Instruction Set Encoding'
SWAP Single Data,0.125,1.0588971730646919,Interrupt SWI,0,'Instruction Set Encoding'
Data Transfer MTRANS,0.125,1.0614866195606192,Processing,0,'Instruction Set Encoding'
Register Transfer Software,0.125,1.1191303253986995,Processing,0,'Instruction Set Encoding'
Block Data Transfer,0.125,1.0576437058380803,Processing,0,'Instruction Set Encoding'
Coprocessor CORTRANS Register,0.125,1.111444497953622,Processing,0,'Instruction Set Encoding'
Data Swap SWAP,0.125,1.0653295332831578,extensively,0,'Instruction Set Encoding'
Swap SWAP Single,0.125,1.0614866195606192,extensively,0,'Instruction Set Encoding'
Transfer MTRANS Branch,0.125,1.0653295332831578,Processing,0,'Instruction Set Encoding'
Data CODTRANS Transfer,0.125,1.0845441018958513,Processing,0,'Instruction Set Encoding'
Data COREGOP Operation,0.125,1.0999157567860061,Processing,0,'Instruction Set Encoding'
Transfer Coprocessor Data,0.125,1.0922299293409286,Processing,0,'Instruction Set Encoding'
Xilinx SP605 Spartan-6 FPGA,0.166666666667,1.0574250747677707,known,0,'Introduction'
Single Data Transfer TRANS,0.166666666667,1.0573325629401236,freely,0,'Instruction Set Encoding'
Transfer Software Interrupt SWI,0.166666666667,1.0597220777584815,known,0,'Instruction Set Encoding'
Data COREGOP Operation Coprocessor,0.166666666667,1.0459400598142166,known,0,'Instruction Set Encoding'
Single Data Swap SWAP,0.166666666667,1.0708225777495644,freely,0,'Instruction Set Encoding'
Data Processing REGOP Multiply,0.166666666667,1.0876850962613653,freely,0,'Instruction Set Encoding'
Register Transfer Software Interrupt,0.166666666667,1.0574250747677707,known,0,'Instruction Set Encoding'
Data Transfer MTRANS Branch,0.166666666667,1.0496677557513912,save,0,'Instruction Set Encoding'
COREGOP Operation Coprocessor CORTRANS,0.166666666667,1.0482370628049273,known,0,'Instruction Set Encoding'
Swap SWAP Single Data,0.166666666667,1.064077570344844,freely,0,'Instruction Set Encoding'
Transfer TRANS Block Data,0.166666666667,1.0538067353973404,save,0,'Instruction Set Encoding'
Data Transfer TRANS Block,0.166666666667,1.0551863952793235,save,0,'Instruction Set Encoding'
Coprocessor Data COREGOP Operation,0.166666666667,1.0436430568235058,known,0,'Instruction Set Encoding'
Data CODTRANS Transfer Coprocessor,0.166666666667,1.0413897964594927,save,0,'Instruction Set Encoding'
REGOP Multiply MULT Single,0.166666666667,1.0809400888566449,freely,0,'Instruction Set Encoding'
SWAP Single Data Transfer,0.166666666667,1.0607050666424838,freely,0,'Instruction Set Encoding'
Transfer Coprocessor Data COREGOP,0.166666666667,1.041346053832795,known,0,'Instruction Set Encoding'
Coprocessor CORTRANS Register Transfer,0.166666666667,1.0528310687863491,known,0,'Instruction Set Encoding'
Coprocessor Data CODTRANS Transfer,0.166666666667,1.0427694563414758,save,0,'Instruction Set Encoding'
Transfer MTRANS Branch BRANCH,0.166666666667,1.0482880958694081,save,0,'Instruction Set Encoding'
Block Data Transfer MTRANS,0.166666666667,1.0510474156333742,save,0,'Instruction Set Encoding'
Data Swap SWAP Single,0.166666666667,1.0674500740472042,freely,0,'Instruction Set Encoding'
Invalid,0.0565988230048,1.0036331575260951,inclusive,0,'4.1 Condition Encoding'
inclusive,0.154939611231,1.0036331575260951,Invalid,0,'4.2 Opcode Encoding'
Invalid condition,0.36066264736,0.87925881161759323,Invalid,0,'4.1 Condition Encoding'
shifter_operand S,0.67796830772,0.75,shifter_operand S,0,'4.2 Opcode Encoding'
stm2,0.496626614979,1.7052424609808541,stm instruction,0,'10.5 Hardware Tests'
normal,0.126247628058,0.66666666666666674,normal,0,'10.5 Hardware Tests'
stm instruction,0.546486724831,1.7052424609808541,stm2,0,'10.5 Hardware Tests'
modules,0.227381562471,12.63991833823369,developed,0,'Amber FPGA System'
developed,0.228146544462,12.63991833823369,modules,0,'Amber FPGA System'
registers,0.365092893397,1.6857773573972858,carry clear,0,'10.5 Hardware Tests'
bic_bug,0.496626614979,1.0205337477511227,carry clear,0,'10.5 Hardware Tests'
uart_rxint,0.496626614979,1.0205337477511227,carry clear,0,'10.5 Hardware Tests'
carry clear,0.402365447312,1.6857773573972858,registers,0,'10.5 Hardware Tests'
Amber UART,0.1,0.80000000000000004,Amber UART,0,'10.5 Hardware Tests'
2011,0.432903366591,1.7925547033979221,elfsplitter.o elfsplitter.c,0,'10.7.1 Using the pre-compiled memory image'
elfsplitter.o,0.594647501903,1.0268699161348869,-mno-thumb-interwork -ffreestanding,0,'10.2.1 GNU Tools Usage'
crc16.o,0.594647501903,1.0806097484046606,-mno-thumb-interwork -ffreestanding,0,'10.2.1 GNU Tools Usage'
xmodem.o,0.594647501903,1.0313482354907013,-mno-thumb-interwork -ffreestanding,0,'10.2.1 GNU Tools Usage'
-o crc16.o,0.402365447312,1.1981386758494805,2011,0,'10.2.1 GNU Tools Usage'
elfsplitter.o elfsplitter.c,0.402365447312,1.7925547033979221,2011,0,'10.2.1 GNU Tools Usage'
xmodem.o xmodem.c,0.402365447312,1.3566496165290649,2011,0,'10.2.1 GNU Tools Usage'
crc16.o crc16.c,0.402365447312,1.1585109406795844,2011,0,'10.2.1 GNU Tools Usage'
-o elfsplitter.o,0.402365447312,1.752926968228026,2011,0,'10.2.1 GNU Tools Usage'
-march=armv2a -mno-thumb-interwork,0.761357662084,1.0155337487645051,-mno-thumb-interwork -ffreestanding,0,'10.2.1 GNU Tools Usage'
-mno-thumb-interwork -ffreestanding,0.682101938918,1.0806097484046606,crc16.o,0,'10.2.1 GNU Tools Usage'
-o xmodem.o,0.402365447312,1.3170218813591688,2011,0,'10.2.1 GNU Tools Usage'
Core Specification May,1.0,0.95324362662911299,crc16.o,0,'10.7.1 Using the pre-compiled memory image'
example,0.487454704182,1.9181138736464503,Booth,0,'8.4 Project Directory Structure'
stand-alone,0.594647501903,1.5076904229944239,logic area,0,'8.4 Project Directory Structure'
source,0.480379684867,1.6326498035913053,example,0,'8.4 Project Directory Structure'
unit,0.216784178588,0.94629317211085751,simple stand-alone,0,'8.3 Amber 25 Verilog Files'
complete,0.359154036769,1.2368610119549115,simple stand-alone,0,'8.3 Amber 25 Verilog Files'
Booth,0.486948045702,1.9181138736464503,example,0,'8.3 Amber 25 Verilog Files'
simple stand-alone,0.402365447312,1.2368610119549115,complete,0,'8.4 Project Directory Structure'
stand-alone application,0.402365447312,1.218640934112226,complete,0,'8.4 Project Directory Structure'
application example,0.402365447312,1.2004208562695404,complete,0,'8.4 Project Directory Structure'
logic area,0.546486724831,1.5076904229944239,stand-alone,0,'8.3 Amber 25 Verilog Files'
changes,0.0276292348863,2.177239207065166,107,0,'10.5 Hardware Tests'
Starts,0.154939611231,1.2543507125917168,found,0,'10.5 Hardware Tests'
found,0.175916034274,1.4702306579180968,135,0,'10.5 Hardware Tests'
107,0.0295685664346,2.177239207065166,changes,0,'11.1 Synthesis Results'
135,0.184333610689,1.4702306579180968,found,0,'11.1 Synthesis Results'
load store,0.402365447312,0.95081936919104304,Starts,0,'10.5 Hardware Tests'
"supervisor mode,",0.402365447312,0.95562860008508554,found,0,'10.5 Hardware Tests'
store sequence,0.402365447312,0.92622905378656462,Starts,0,'10.5 Hardware Tests'
random,0.474407487217,1.0662740718349184,flow_bug,0,'10.5 Hardware Tests'
random,0.474407487217,1.0662740718349184,cache3,0,'10.5 Hardware Tests'
Fires,0.154939611231,1.759445340404187,handled,0,'10.5 Hardware Tests'
floating,-0.124435305608,0.99306128199795851,undefined,0,'10.5 Hardware Tests'
handled,0.168773850117,1.7718952640173702,Executes,0,'10.5 Hardware Tests'
flow_bug,0.496626614979,1.0801148193757093,simple,0,'10.5 Hardware Tests'
interactin,0.496626614979,1.0801148193757093,simple,0,'10.5 Hardware Tests'
checks,0.288669664629,1.1352490145595806,FPU,0,'10.5 Hardware Tests'
FPU,0.307818388907,1.2514429785336132,cached,0,'10.5 Hardware Tests'
undefined,0.0072971797281,1.0345650708407113,point,0,'10.5 Hardware Tests'
point,0.0473378819436,1.0524713305755025,Undefined Instruction,0,'10.5 Hardware Tests'
simple,0.492476889515,1.0801148193757093,flow_bug,0,'10.5 Hardware Tests'
simple,0.492476889515,1.0801148193757093,interactin,0,'10.5 Hardware Tests'
simple,0.492476889515,1.0801148193757093,cache3,0,'10.5 Hardware Tests'
unsupported,0.0881493669137,1.1208163193159715,Undefined Instruction,0,'10.5 Hardware Tests'
cache3,0.496626614979,1.0801148193757093,simple,0,'10.5 Hardware Tests'
cached,0.313582672246,1.2514429785336132,FPU,0,'10.5 Hardware Tests'
interrupts,0.322659183611,1.1963341097800277,cached,0,'10.5 Hardware Tests'
ransom,0.325783113105,1.1588912132087859,cached,0,'10.5 Hardware Tests'
Executes,0.154939611231,1.7718952640173702,handled,0,'10.5 Hardware Tests'
triggered,0.253479531985,1.0574610165992129,handled,0,'10.5 Hardware Tests'
point unit,0.0952279819333,1.2489401879719642,Undefined Instruction,0,'10.5 Hardware Tests'
Undefined Instruction,0.1,1.2489401879719642,point unit,0,'10.5 Hardware Tests'
simple interactin,0.402365447312,1.0251894349170971,ransom,0,'10.5 Hardware Tests'
ransom timer,0.402365447312,1.0247676518993605,random,0,'10.5 Hardware Tests'
Undefined Instruction Interrupt,0.125,1.3171869631990831,handled,0,'10.5 Hardware Tests'
Bug,0.402863371845,1.0093224598175585,movs_bug,0,'10.5 Hardware Tests'
early,0.154939611231,0.66666666666666674,early,0,'10.5 Hardware Tests'
movs_bug,0.496626614979,1.0093224598175585,Bug,0,'10.5 Hardware Tests'
-A,0.496626614979,1.0125460074288151,RISC,0,'Introduction'
description,0.150170930512,1.1258668337363575,Dabs,0,'Introduction'
Press,0.230020365557,1.0718906191399136,bytes,0,'Introduction'
Inc.,0.256630607614,1.2364778025019336,bytes,0,'Introduction'
Dabs,0.154939611231,1.1258668337363575,description,0,'Introduction'
Family,0.0295685664346,1.048141402723896,optimized,0,'Introduction'
Operating,0.0295685664346,1.0190291839828935,"Technology Inc.,",0,'Introduction'
RISC,0.565470755267,1.041750143002143,Amber FPGA,0,'Introduction'
VLSI,0.386987862936,1.1016389851683253,address tag,0,'Introduction'
Guide,0.230020365557,1.0821607075884727,bytes,0,'Introduction'
"""Acorn",0.496626614979,1.0244947391614794,tag,0,'Introduction'
Copyright,0.0825324888173,1.0958777381516407,Status,0,'Introduction'
see,0.259594610098,1.2726007850383865,bytes,0,'Introduction'
Manual,0.208278214686,1.1043162106697468,lines,0,'Introduction'
Technology,0.230020365557,1.0724344394580836,see,0,'Introduction'
Machine,0.284275917852,1.0651034106436086,see,0,'Introduction'
Dabhand,0.496626614979,1.0115809299342908,RISC,0,'Introduction'
optimized,0.068979091148,1.0726207831937873,"Technology Inc.,",0,'Cache'
ways,0.327898602745,1.0206942386615507,see,0,'Cache'
bytes,0.256619961946,1.2726007850383865,see,0,'Cache'
tag,0.454369627849,1.0244947391614794,"""Acorn",0,'Cache'
lines,0.192304589777,1.1043162106697468,Manual,0,'Cache'
Bits,-0.0397103382971,1.0208736768607598,Family,0,'Registers'
Part,0.189895488053,1.100705783541668,Manual,0,'Registers'
Status,0.0909691252232,1.1678291360168347,"Technology Inc.,",0,'Registers'
"Dabhand Guide,",0.1,1.0808066210451426,Status,0,'Introduction'
Copyright Dabs,0.1,1.0932384088982414,Status,0,'Introduction'
VLSI Technology,0.1,1.1616132420902852,Status,0,'Introduction'
"Data Manual,",0.1,1.1491814542371863,Status,0,'Introduction'
"Technology Inc.,",0.1,1.1678291360168347,Status,0,'Introduction'
RISC Machine,0.1,1.1305337724575379,Status,0,'Introduction'
System -A,0.402365447312,1.0919590818189611,VLSI,0,'Introduction'
address tag,0.402365447312,1.1016389851683253,VLSI,0,'Cache'
FPGA Block,0.1,1.0716738084914241,"VLSI Technology Inc.,",0,'Cache'
Amber FPGA,0.615020615492,1.041750143002143,RISC,0,'Amber FPGA System'
Status Bits,0.1,1.0931759510388512,"VLSI Technology Inc.,",0,'Registers'
"VLSI Technology Inc.,",0.125,1.0931759510388512,Status Bits,0,'Introduction'
Copyright Dabs Press,0.125,1.0573390467931394,"Technology Inc.,",0,'Introduction'
RISC Machine Family,0.125,1.0752574989159953,Status Bits,0,'Introduction'
FPGA Block RAMs,0.125,1.0752574989159953,"Technology Inc.,",0,'Cache'
Status Bits Part,0.125,1.0967596414634226,"Technology Inc.,",0,'Registers'
RISC Machine Family Data,0.166666666667,1.0978285373040051,description,0,'Introduction'
2048,0.0881493669137,1.0469181208452401,identical,0,'Cache'
Total,0.192304589777,1.207050327522633,conditionally,0,'Cache'
cmn,0.640104819786,1.0138341895968348,target_address,0,'Instruction Set'
another,0.175916034274,1.1139699927073363,conditionally,0,'Instruction Set'
bits,0.310331269797,1.2369360392530346,compares,0,'Instruction Set'
target_address,0.594647501903,1.0138341895968348,cmn,0,'Instruction Set'
logically,0.21327078922,1.2089699434120114,conditionally,0,'Instruction Set'
Test,0.487454704182,1.461128967878857,MVN,0,'Instruction Set'
flag,0.483770338807,1.2969616022836186,MVN,0,'Instruction Set'
complement,0.417641012899,1.0814300043113088,MVN operation,0,'Instruction Set'
COREGOP,0.594647501903,1.012820465227132,load instruction,0,'Instruction Set'
logical,0.270429514254,1.1585964618132936,conditionally,0,'Instruction Set'
conditionally,0.228146544462,1.3845046958781007,2.2.2,0,'Instruction Set'
MVN,0.496626614979,1.461128967878857,Test,0,'Instruction Set'
performs,0.280315487829,1.1742167793221627,bits,0,'Instruction Set'
rsc,0.594647501903,1.012820465227132,load instruction,0,'Instruction Set'
ones,-0.0164183280581,1.0511160480997583,identical,0,'Instruction Set'
ANDing,0.325783113105,1.3784854540104741,port list,0,'Instruction Set'
compares,0.289909282423,1.2369360392530346,bits,0,'Instruction Set'
list,0.441214848599,1.0984153960368233,MVN,0,'8.1 Amber Port List'
identical,0.0295685664346,1.0511160480997583,ones,0,'8.1 Amber Port List'
2.2.2,0.21327078922,1.3845046958781007,conditionally,0,'2.2.2 Store Example'
Example,0.369724467047,1.4423934597541281,MVN operation,0,'2.2.2 Store Example'
explains,0.249112743906,1.2809867856208532,conditionally,0,'2.2.1 Load Example'
necessary,0.146327010405,1.0545380035886129,Total,0,'2.2.1 Load Example'
IRQs,0.496626614979,1.0989872007612063,flag,0,'Registers'
mask,0.256630607614,1.2479082091032392,conditionally,0,'Registers'
high,0.248999553762,1.2819604220855108,conditionally,0,'Registers'
MVN operation,0.36066264736,1.4423934597541281,Example,0,'Instruction Set'
port list,0.327426392581,1.3784854540104741,ANDing,0,'8.1 Amber Port List'
Store Example,0.535399120567,1.1787219566529274,MVN,0,'2.2.2 Store Example'
load instruction,0.546486724831,1.1312788996631027,MVN,0,'2.2.1 Load Example'
"IRQ mask,",0.1,1.0540065818141418,necessary,0,'Registers'
Width,0.0766734659349,0.89613319296803351,i_clk,0,'8.1 Amber Port List'
i_clk,0.496626614979,1.0503744614986323,"mov r0,",0,'8.1 Amber Port List'
i_clk,0.496626614979,1.0503744614986323,"add r1,",0,'8.1 Amber Port List'
mov,0.718681673331,1.2486366707064165,r1,0,'2.2.2 Store Example'
r1,0.700730617904,1.2486366707064165,mov,0,'2.2.1 Load Example'
"mov r0,",0.546486724831,1.0503744614986323,i_clk,0,'2.2.2 Store Example'
"add r1,",0.546486724831,1.0503744614986323,i_clk,0,'2.2.1 Load Example'
S20,0.496626614979,0.5,S20,0,'Instruction Set Encoding'
Update Condition,0.1,0.5,Update Condition,0,'Instruction Set Encoding'
31,0.209574949001,1.7307515382988858,initial,0,'Table of Contents'
initial,0.184333610689,1.7307515382988858,31,0,'4.8 Booth's Multiplication Algorithm'
values,0.276075091952,1.1180563710371176,Determine,0,'4.8 Booth's Multiplication Algorithm'
Determine,0.325783113105,1.2381801012716631,+ y,0,'4.8 Booth's Multiplication Algorithm'
length,0.11421235682,1.0599473492714642,initial,0,'4.8 Booth's Multiplication Algorithm'
+ y,0.402365447312,1.2381801012716631,Determine,0,'4.8 Booth's Multiplication Algorithm'
mcr,0.496626614979,1.0122077047158033,Store,0,'Instruction Set'
TRANS,0.377621077601,1.0673915115631398,( sp,0,'Instruction Set'
TRANS,0.377621077601,1.0673915115631398,( ip,0,'Instruction Set'
Store,0.556918840524,1.0366231141474103,ip,0,'Instruction Set'
Store,0.556918840524,1.0366231141474103,sp,0,'Instruction Set'
16,0.28537757843,1.0019480128247371,TRANS,0,'Instruction Set Encoding'
ip,0.496626614979,1.0366231141474103,Store,0,'Registers'
sp,0.496626614979,1.0366231141474103,Store,0,'Registers'
r11_firq,0.496626614979,1.0122077047158033,Store,0,'Registers'
r12,0.496626614979,1.0122077047158033,Store,0,'Registers'
r13,0.496626614979,1.0122077047158033,Store,0,'Registers'
Value Encoding,0.1,1.2006866637759874,Store register byte,0,'4.3.1 Encode immediate value'
Encode Immediate,0.1,1.1337911091839916,Store register byte,0,'4.3.1 Encode immediate value'
Immediate Value,0.1,1.1672388864799896,Store register byte,0,'4.3.1 Encode immediate value'
( sp,0.402365447312,1.0673915115631398,TRANS,0,'Registers'
( ip,0.402365447312,1.0673915115631398,TRANS,0,'Registers'
Store register byte,0.125,1.2006866637759874,Value Encoding,0,'Instruction Set'
Encode Immediate Value,0.125,1.1003433318879938,Value Encoding,0,'4.3.1 Encode immediate value'
Immediate Value Encoding,0.125,1.0668955545919958,Value Encoding,0,'4.3.1 Encode immediate value'
Immediate Value Encoding,0.125,1.0668955545919958,Encode Immediate,0,'4.3.1 Encode immediate value'
Encode Immediate Value Encoding,0.166666666667,1.0844913870462514,Store register byte,0,'4.3.1 Encode immediate value'
system.v,0.496626614979,0.0,system.v,0,'Amber FPGA System'
negative,0.154731025376,1.1132786423906764,cs,0,'4.1 Condition Encoding'
Minus,0.325783113105,1.0582516655197634,Index,0,'4.1 Condition Encoding'
pl,0.325783113105,1.0582516655197634,Index,0,'4.1 Condition Encoding'
cs,0.116303273495,1.1132786423906764,negative,0,'4.1 Condition Encoding'
stm,0.756635009622,0.95168112439906161,'I',0,'4.5 Shift Encoding'
Index,0.256630607614,1.1636985179276176,signed,0,'4.5 Shift Encoding'
left,0.214687563058,1.1432879664921953,signed,0,'4.7 Branch offset'
signed,0.25504820751,1.1636985179276176,Index,0,'4.7 Branch offset'
shifts,0.116303273495,1.0755190949271176,negative,0,'4.3 Shifter Operand Encoding'
'I',0.640104819786,1.0026036546022956,flag state,0,'4.3 Shifter Operand Encoding'
flag state,0.546486724831,1.0026036546022956,'I',0,'4.1 Condition Encoding'
work,0.240807527376,1.2800379367490318,functions,0,'8.4 Project Directory Structure'
relating,0.154939611231,1.3142523059895201,DDR3 main memory,0,'8.4 Project Directory Structure'
wave,0.284275917852,1.1241098989049838,Connected,0,'8.4 Project Directory Structure'
Connected,0.325783113105,1.332313497541711,initialization,0,'8.1 Amber Port List'
initialization,0.363040156725,1.332313497541711,Connected,0,'8.1 Amber Port List'
signal,0.0276292348863,1.0060749941398301,DDR3 main memory,0,'8.1 Amber Port List'
o_wb_sel,0.496626614979,1.0680055230231538,"work directory,",0,'8.1 Amber Port List'
freeze,0.325783113105,1.1929562243790581,initialization,0,'8.1 Amber Port List'
a23_core.v,0.496626614979,1.0680055230231538,"work directory,",0,'8.2 Amber 23 Verilog Files'
functions,0.238296894459,1.2800379367490318,work,0,'8.2 Amber 23 Verilog Files'
Fetch,0.509508849197,1.0972130595683538,"work directory,",0,'2.2.1 Load Example'
"work directory,",0.546486724831,1.0972130595683538,Fetch,0,'8.4 Project Directory Structure'
Verilog simulator,0.439984921817,1.2759817289260376,memory initialization,0,'8.4 Project Directory Structure'
wave dump,0.402365447312,1.2026640297768216,initialization,0,'8.4 Project Directory Structure'
simulator work,0.402365447312,1.2634632387098681,initialization,0,'8.4 Project Directory Structure'
DDR3 main,0.36066264736,1.3247755527405849,initialization,0,'8.1 Amber Port List'
memory initialization,0.402365447312,1.2759817289260376,Verilog simulator,0,'8.1 Amber Port List'
stall signal,0.402365447312,1.2837296416875501,initialization,0,'8.1 Amber Port List'
Verilog simulator work,0.125,1.0523753843315866,relating,0,'8.4 Project Directory Structure'
DDR3 main memory,0.125,1.3142523059895201,relating,0,'8.1 Amber Port List'
16384,0.154939611231,1.1629896450289312,would,0,'Cache'
subtract,0.417641012899,1.4855899067213563,reread,0,'Instruction Set'
subtracts,0.299734626934,1.1635450522059605,stalls,0,'Instruction Set'
order,0.066044342914,1.1433694433730996,take,0,'Instruction Set'
adding,0.184333610689,1.1419849272241827,within,0,'Instruction Set'
preceding,0.0072971797281,1.0276346205300315,generating,0,'Instruction Set'
together,-0.0793936752676,1.0097048599764167,assumes,0,'Instruction Set'
one,0.18776960025,1.0896294794459616,adding,0,'Instruction Set'
borrow,0.325783113105,1.1460556135022939,stalls,0,'Instruction Set'
ldc,0.496626614979,1.1083474931763448,simple example,0,'Instruction Set'
account,0.378905098919,1.118518598174252,reread,0,'Instruction Set'
allow,0.150170930512,1.1252829326197413,take,0,'Instruction Set'
subtraction,0.348318180815,1.1078568554479933,complicate,0,'Instruction Set'
reversed,0.0881493669137,1.2429959500880752,take,0,'Instruction Set'
twos,0.0881493669137,1.2620544559773359,take,0,'Instruction Set'
taking,0.0881493669137,1.2572898295050208,take,0,'Instruction Set'
Compare,0.428689315815,1.416751557760628,reread,0,'Instruction Set'
usr,0.496626614979,1.1064466599627247,simple example,0,'Interrupts'
directories,0.154939611231,1.144879684470161,would,0,'8.4 Project Directory Structure'
22,0.280315487829,1.2465658706133098,decoded,0,'Instruction Set Encoding'
calculates,0.228146544462,1.0679912898875445,decoded,0,'2.2.2 Store Example'
reread,0.421880122905,1.4855899067213563,subtract,0,'2.2.2 Store Example'
active,0.274283829305,1.3170321822390425,decoded,0,'2.2.2 Store Example'
decoded,0.270787330269,1.3170321822390425,active,0,'2.2.2 Store Example'
decode,0.505035817228,1.0987470083667035,ldc,0,'2.2.2 Store Example'
store,0.566148604185,1.1465607937327069,stall cycle,0,'2.2.2 Store Example'
tick,0.650511736829,1.0567922984971347,store instruction,0,'2.2.2 Store Example'
within,0.184395122181,1.1419849272241827,adding,0,'8.2 Amber 23 Verilog Files'
would,0.146327010405,1.1629896450289312,16384,0,'2.2.1 Load Example'
stalls,0.313582672246,1.1635450522059605,subtracts,0,'2.2.1 Load Example'
Otherwise,-0.0793936752676,1.0170773324299009,generating,0,'2.2.1 Load Example'
fetched,0.288669664629,1.1796827229950995,22,0,'2.2.1 Load Example'
accesses,0.338191832444,1.1726234358513672,complicate,0,'2.2.1 Load Example'
take,0.108083617282,1.2620544559773359,twos,0,'2.2.1 Load Example'
assumes,0.0072971797281,1.0892810817124092,generating,0,'2.2.1 Load Example'
clock,0.386163110425,1.1566457893542494,reread,0,'2.2.1 Load Example'
increments,0.249112743906,1.1219682170712588,decoded,0,'2.2.1 Load Example'
generating,-0.0164183280581,1.0892810817124092,assumes,0,'2.2.1 Load Example'
present,0.11421235682,1.162877594087512,twos,0,'2.2.1 Load Example'
complicate,0.325783113105,1.1726234358513672,accesses,0,'2.2.1 Load Example'
r6,0.594647501903,1.0971346472565862,stall cycle,0,'Registers'
"register value,",0.402365447312,1.1834440083612161,reread,0,'Instruction Set'
p flag,0.761357662084,0.99878313652006445,tick,0,'Instruction Set'
allow subtraction,0.402365447312,1.2075813778824289,reread,0,'Instruction Set'
store instruction,0.62043568964,1.0700689496193512,r6,0,'2.2.2 Store Example'
store address,0.402365447312,1.1979264300739438,reread,0,'2.2.2 Store Example'
"store instruction,",0.402365447312,1.2317187474036415,reread,0,'2.2.2 Store Example'
stall cycle,0.546486724831,1.1465607937327069,store,0,'2.2.2 Store Example'
simple example,0.524242250059,1.1083474931763448,ldc,0,'2.2.1 Load Example'
agrees,0.154939611231,3.3194207691360655,4.2,0,'4.1 Condition Encoding'
execution,0.407757969166,1.3804624258535856,condition execution,0,'4.1 Condition Encoding'
4.2,0.168773850117,3.3194207691360655,agrees,0,'4.2 Opcode Encoding'
execution code,0.402365447312,1.2536416172357239,execution,0,'4.1 Condition Encoding'
condition execution,0.402365447312,1.3804624258535856,execution,0,'4.1 Condition Encoding'
operations,0.170010267246,1.0386429934120576,small,0,'1.1 Amber 23 Features'
implementation,0.249119530513,1.1721872692590816,small,0,'1.1 Amber 23 Features'
small,0.228643256956,1.1721872692590816,implementation,0,'1.1 Amber 23 Features'
algorithm,0.48415257308,1.3954968506705854,Seperate,0,'1.1 Amber 23 Features'
Seperate,0.496626614979,1.3954968506705854,algorithm,0,'1.2 Amber 25 Features'
policy,0.421880122905,1.1478413883174274,read replacement,0,'1.2 Amber 25 Features'
caches,0.278283630645,1.1672348185399306,implementation,0,'1.2 Amber 25 Features'
operates,-0.060545751443,0.91666666666666663,operates,0,'1.2 Amber 25 Features'
cache,0.596050833942,1.0007836912414922,Seperate,0,'1.2 Amber 25 Features'
Cond,0.768298628241,0.96382959156967696,Seperate,0,'Instruction Set Encoding'
Seperate instruction,0.36066264736,1.1424380444668492,read replacement,0,'1.2 Amber 25 Features'
read replacement,0.402365447312,1.1478413883174274,policy,0,'1.2 Amber 25 Features'
a2x_core.v,0.496626614979,0.0,a2x_core.v,0,'Amber FPGA System'
921600,0.154939611231,1.0348530986985327,sets,0,'12.1 Configure HyperTerminal'
sets,0.233542897568,1.0697061973970652,suite,0,'12.1 Configure HyperTerminal'
suite,0.154939611231,1.0697061973970652,sets,0,'10.5 Hardware Tests'
cycle,0.41913848722,1.0876888255323585,a25_shifter.v,0,'8.1 Amber Port List'
cycle,0.41913848722,1.0876888255323585,a23_decompile.v,0,'8.1 Amber Port List'
Read,0.17127670262,1.3102016091756226,asserted,0,'8.1 Amber Port List'
i_wb_ack,0.594647501903,1.0661055238273989,decode pipeline,0,'8.1 Amber Port List'
asserted,0.192324007355,2.5465853923408819,Active,0,'8.1 Amber Port List'
o_wb_stb,0.594647501903,1.0532758289305921,a23_core,0,'8.1 Amber Port List'
Active,0.192304589777,2.5465853923408819,asserted,0,'8.1 Amber Port List'
a25_shifter.v,0.496626614979,1.0876888255323585,cycle,0,'8.3 Amber 25 Verilog Files'
a23_core,0.660313419159,1.0968621742423628,barrel shifter,0,'8.2 Amber 23 Verilog Files'
a23_decompile.v,0.496626614979,1.0876888255323585,cycle,0,'8.2 Amber 23 Verilog Files'
read cycle,0.238139966448,1.2258661302041789,Active,0,'8.1 Amber Port List'
barrel shifter,0.701291470575,1.0968621742423628,a23_core,0,'8.3 Amber 25 Verilog Files'
decode pipeline,0.546486724831,1.0661055238273989,i_wb_ack,0,'8.2 Amber 23 Verilog Files'
'mov,0.496626614979,1.1007489229972649,example usage,0,'10.2.1 GNU Tools Usage'
converts,0.0072971797281,0.90862931564155036,Linux simulation,0,'10.2.1 GNU Tools Usage'
lr',0.496626614979,1.1400021957858684,usage,0,'10.2.1 GNU Tools Usage'
bx,0.421880122905,1.3942437021798066,kernel image,0,'10.2.1 GNU Tools Usage'
usage,0.458608252012,1.1691671308460279,bx,0,'10.2.1 GNU Tools Usage'
kernel image,0.402365447312,1.3942437021798066,bx,0,'10.7.2 Building the kernel from source'
Linux simulation,0.36066264736,1.2321212576496803,kernel image,0,'10.7.2 Building the kernel from source'
example usage,0.546486724831,1.1343318973296865,lr',0,'10.2.1 GNU Tools Usage'
"'mov pc,",0.402365447312,1.354819331961826,bx,0,'10.2.1 GNU Tools Usage'
ddr31,0.496626614979,1.6448138446241827,condition,0,'10.5 Hardware Tests'
swp_lock_bug,0.496626614979,1.6448138446241827,condition,0,'10.5 Hardware Tests'
condition,0.46635723739,1.6448138446241827,ddr31,0,'10.5 Hardware Tests'
condition,0.46635723739,1.6448138446241827,swp_lock_bug,0,'10.5 Hardware Tests'
regop,0.496626614979,1.4875421752036504,condition,0,'10.5 Hardware Tests'
's',0.496626614979,1.4246335074354375,condition,0,'10.5 Hardware Tests'
additions,0.154939611231,1.1103515713156922,Core Type,0,'10.5 Hardware Tests'
Configuration,0.208278214686,1.0827146543847499,additions,0,'11.1 Synthesis Results'
add instruction,0.327426392581,1.0151868835548306,interrupt swi,0,'10.5 Hardware Tests'
interrupt swi,0.402365447312,1.2232508531569459,condition,0,'10.5 Hardware Tests'
Core Type,0.1,1.1103515713156922,additions,0,'11.1 Synthesis Results'
Cache Configuration,0.1,1.0867048060337581,additions,0,'11.1 Synthesis Results'
10.1,0.249112743906,1.0340433593782543,Installing,0,'10.1 Installing the Amber project'
Installing,0.313582672246,1.0775069266600212,memory module,0,'10.1 Installing the Amber project'
convenience,0.421880122905,1.5829174739372855,memory module,0,'Amber FPGA System'
provide,0.0915011746444,0.85714285714285721,provide,0,'Amber FPGA System'
FPGA,0.757224095636,0.85714285714285721,FPGA,0,'Amber FPGA System'
eth_top.v,0.496626614979,1.1083507294773121,convenience,0,'Amber FPGA System'
memory module,0.402365447312,1.5829174739372855,convenience,0,'Amber FPGA System'
Name,0.462851920429,0.0,Name,0,'10.5 Hardware Tests'
Boot,0.464387242208,1.1037278347688819,.mem file,0,'10.7.1 Using the pre-compiled memory image'
v20110117211518,0.496626614979,1.1117303218512702,build,0,'10.7.1 Using the pre-compiled memory image'
Loader,0.464387242208,1.0990129331884781,.mem file,0,'10.7.1 Using the pre-compiled memory image'
patch,0.421880122905,1.2257941203393439,.mem file,0,'10.7.2 Building the kernel from source'
elf,0.249112743906,1.2263804028974119,steps,0,'10.7.2 Building the kernel from source'
steps,0.270787330269,1.2768288484791659,restrict,0,'10.7.2 Building the kernel from source'
build,0.464387242208,1.1117303218512702,v20110117211518,0,'10.7.2 Building the kernel from source'
convert,0.0909691252232,1.4509348503078585,Amber Boot,0,'10.7.2 Building the kernel from source'
apply,0.0072971797281,1.0211145817041032,convert,0,'10.7.2 Building the kernel from source'
makefiles,0.154939611231,1.338476735218697,Amber Boot Loader v20110117211518,0,'10.2.1 GNU Tools Usage'
restrict,0.284275917852,1.2768288484791659,steps,0,'10.2.1 GNU Tools Usage'
It's,0.154939611231,1.0881910680780309,convert,0,'10.2.1 GNU Tools Usage'
remember,0.284275917852,1.1444265234849231,elf,0,'10.2.1 GNU Tools Usage'
instructions,0.397666219378,1.6036243132735677,waveform viewer,0,'10.2.1 GNU Tools Usage'
Amber Boot,0.1,1.4509348503078585,convert,0,'10.7.1 Using the pre-compiled memory image'
Loader v20110117211518,0.1,1.4034680239596629,convert,0,'10.7.1 Using the pre-compiled memory image'
waveform viewer,0.402365447312,1.6036243132735677,instructions,0,'10.4.2 VCD Output File'
.mem file,0.402365447312,1.2257941203393439,patch,0,'10.7.2 Building the kernel from source'
"source code,",0.402365447312,1.5130806662825325,instructions,0,'10.7.2 Building the kernel from source'
"patch files,",0.402365447312,1.392355803627819,instructions,0,'10.7.2 Building the kernel from source'
Amber Boot Loader,0.125,1.2021457012274546,convert,0,'10.7.1 Using the pre-compiled memory image'
Amber Boot Loader v20110117211518,0.166666666667,1.338476735218697,makefiles,0,'10.7.1 Using the pre-compiled memory image'
vmlinux,0.700730617904,0.94015870830698134,.mem,0,'8.4 Project Directory Structure'
.mem,0.594647501903,0.94015870830698134,vmlinux,0,'8.4 Project Directory Structure'
vmlinux simulation,0.402365447312,0.84175062508091258,vmlinux,0,'8.4 Project Directory Structure'
skipping,0.154939611231,2.0648656808556831,words,0,'10.5 Hardware Tests'
write,0.374964298347,1.7155670152632125,execute instruction,0,'10.5 Hardware Tests'
conditional,0.270787330269,1.3930663920758455,Relative,0,'10.5 Hardware Tests'
flow1,0.496626614979,1.0443342280990147,execute instruction,0,'10.5 Hardware Tests'
cacheable_area,0.496626614979,1.0443342280990147,execute instruction,0,'10.5 Hardware Tests'
words,0.146327010405,2.1616716518425632,illegally,0,'10.5 Hardware Tests'
illegally,0.154939611231,2.1616716518425632,words,0,'10.5 Hardware Tests'
Performance,0.0825324888173,1.2307105451292641,words,0,'11.1 Synthesis Results'
Relative,0.21327078922,1.3930663920758455,conditional,0,'11.1 Synthesis Results'
execute instruction,0.402365447312,1.7155670152632125,write,0,'10.5 Hardware Tests'
Linux Performance,0.1,1.4253018317863666,words,0,'11.1 Synthesis Results'
Rm,0.742213392528,0.0,Rm,0,'4.3.1 Encode immediate value'
compile,0.392667347226,1.4242738287354855,software,0,'10.3.1 With Modelsim'
calls,0.313582672246,1.2740828089140344,useful,0,'10.3.1 With Modelsim'
tools,0.201732257031,1.4055006010541498,10.3.2,0,'10.3.1 With Modelsim'
VCD,0.700730617904,0.90787170309235021,disassembly,0,'10.4.2 VCD Output File'
disassembly,0.154939611231,1.3985353973040109,tools,0,'10.4.1 Disassembly Output File'
useful,0.291593885944,1.2740828089140344,calls,0,'10.4.1 Disassembly Output File'
software,0.376196147277,1.4242738287354855,compile,0,'10.4.1 Disassembly Output File'
10.3.2,0.249112743906,1.4055006010541498,tools,0,'10.3.2 With Veritak'
starts,0.227381562471,1.24795011640585,via,0,'12.1 Configure HyperTerminal'
asks,0.154939611231,1.2532101515085912,onto,0,'12.1 Configure HyperTerminal'
anything,0.325783113105,1.1154682579609736,messages,0,'12.1 Configure HyperTerminal'
like,0.239338031103,1.2450596297856542,via,0,'12.1 Configure HyperTerminal'
dialogue,0.640104819786,1.0528021682332991,HyperTerminal,0,'12.1 Configure HyperTerminal'
specific,0.207888731938,1.2393906680780462,10.6,0,'10.5 Hardware Tests'
added,0.154731025376,1.2265730108279302,onto,0,'10.5 Hardware Tests'
set,0.55132899734,1.4221224642253734,loader,0,'10.5 Hardware Tests'
Several,0.0881493669137,1.6285325183461854,"HyperTerminal screen,",0,'10.5 Hardware Tests'
10.6,0.228146544462,1.2662854353384461,via,0,'10.6 Programs'
Programs,0.278283630645,1.3084101403406674,via,0,'10.6 Programs'
loader,0.549280147439,1.4221224642253734,set,0,'12.2 Configure the FPGA'
messages,0.278283630645,1.1356423162188818,10.6,0,'12.2 Configure the FPGA'
onto,0.184333610689,1.7170163378825438,Download,0,'12.2 Configure the FPGA'
iMPACT,0.325783113105,1.0962235483008111,messages,0,'12.2 Configure the FPGA'
screen,0.493833151091,1.6981285919247116,Amber package,0,'12.2 Configure the FPGA'
Xilinx,0.778166442673,1.1385127485149773,HyperTerminal,0,'12.2 Configure the FPGA'
via,0.256619961946,1.3084101403406674,Programs,0,'12.2 Configure the FPGA'
done,0.407757969166,1.6039086124660091,UART interface,0,'12.2 Configure the FPGA'
HyperTerminal,0.720939217276,1.1385127485149773,Xilinx,0,'12.2 Configure the FPGA'
Download,0.189895488053,1.7170163378825438,onto,0,'10.2 Installing the Compiler'
connection dialogue,0.402365447312,1.0603908612466009,done,0,'12.1 Configure HyperTerminal'
Amber package,0.504763715677,1.6981285919247116,screen,0,'10.5 Hardware Tests'
Xilinx iMPACT,0.1,1.1323226354413021,Several,0,'12.2 Configure the FPGA'
"HyperTerminal screen,",0.1,1.6285325183461854,Several,0,'12.2 Configure the FPGA'
UART interface,0.402365447312,1.6039086124660091,done,0,'12.2 Configure the FPGA'
GNU Download,0.1,1.055134431433876,Several,0,'10.2 Installing the Compiler'
Sourcery GNU Download,0.125,1.4013733275519749,"HyperTerminal screen,",0,'10.2 Installing the Compiler'
script,0.562987559804,0.0,script,0,'11 FPGA Synthesis'
website,0.154939611231,1.0864079642023068,still,0,'10.1 Installing the Amber project'
still,0.184333610689,1.2015986865091963,10.2,0,'10.1 Installing the Amber project'
Verilog,0.760973158072,1.0432439516833636,Linux,0,'10.1 Installing the Amber project'
tar.gz,0.496626614979,1.0327848809879148,files,0,'10.1 Installing the Amber project'
server,0.325783113105,1.147470371847219,Compiler,0,'10.1 Installing the Amber project'
includes,-0.060545751443,0.95008767344733736,"done so,",0,'10.1 Installing the Amber project'
Linux,0.825213028927,1.1049619722498845,Amber project,0,'10.1 Installing the Amber project'
connect,0.230020365557,2.0363631257092711,10.2,0,'10.1 Installing the Amber project'
Subversion,0.325783113105,1.1400968532548579,Compiler,0,'10.1 Installing the Amber project'
files,0.518722041033,1.0327848809879148,tar.gz,0,'10.1 Installing the Amber project'
simulate,0.256630607614,1.361326214767971,10.2,0,'10.1 Installing the Amber project'
10.2,0.228146544462,2.0363631257092711,connect,0,'10.2 Installing the Compiler'
Compiler,0.389370772244,1.6314421350905826,Subversion server,0,'10.2 Installing the Compiler'
"done so,",0.402365447312,1.084006765448519,server,0,'10.1 Installing the Amber project'
tar.gz file,0.402365447312,1.1994027795022892,Compiler,0,'10.1 Installing the Amber project'
Verilog source,1.0,0.98325037056969977,Amber project,0,'10.1 Installing the Amber project'
Amber project,0.875344292436,1.1049619722498845,Linux,0,'10.1 Installing the Amber project'
Subversion server,0.402365447312,1.6314421350905826,Compiler,0,'10.1 Installing the Amber project'
Linux PC,0.1,1.0292628720363934,website,0,'10.1 Installing the Amber project'
loader application,0.402365447312,1.3544938302262919,Compiler,0,'10.1 Installing the Amber project'
must,0.13500825394,1.1697492080163141,options,0,'11 FPGA Synthesis'
v11.5,0.496626614979,1.163682134977722,Xilinx ISE,0,'11 FPGA Synthesis'
flexible,-0.0793936752676,0.96446700216098202,ISE v11.5,0,'11 FPGA Synthesis'
synthesis,0.534713866294,1.1792665228004982,Xilinx ISE,0,'11 FPGA Synthesis'
quite,0.278283630645,1.0982899854625274,tested,0,'11 FPGA Synthesis'
ISE,0.6490803475,0.98134439709758925,synthesis,0,'11 FPGA Synthesis'
options,0.168773850117,1.1697492080163141,must,0,'11 FPGA Synthesis'
tested,0.239338031103,1.0982899854625274,quite,0,'11 FPGA Synthesis'
ISE v11.5,0.1,1.100282500872747,must,0,'11 FPGA Synthesis'
Xilinx ISE,0.511817718564,1.1792665228004982,synthesis,0,'11 FPGA Synthesis'
VCO,0.496626614979,1.1590465760595965,default,0,'11 FPGA Synthesis'
divided,-0.0793936752676,0.90909090909090906,divided,0,'11 FPGA Synthesis'
speed,0.249119530513,0.98331149392361294,frequency,0,'11 FPGA Synthesis'
default,0.442818936377,1.1590465760595965,VCO,0,'11 FPGA Synthesis'
frequency,0.36425024211,1.7225983100963926,VCO clock,0,'11 FPGA Synthesis'
"change it,",0.402365447312,1.2589782626669985,VCO clock,0,'11 FPGA Synthesis'
"FPGA makefile,",0.1,1.3420795405272514,VCO clock frequency,0,'11 FPGA Synthesis'
system clock,0.569103144249,1.5249767629728903,clock frequency,0,'11 FPGA Synthesis'
VCO clock,0.36066264736,1.7225983100963926,frequency,0,'11 FPGA Synthesis'
clock frequency,0.551119748929,1.5249767629728903,system clock,0,'11 FPGA Synthesis'
VCO clock frequency,0.125,1.3420795405272514,"FPGA makefile,",0,'11 FPGA Synthesis'
W21,0.640104819786,1.3423961925216599,P24,0,'Instruction Set Encoding'
P24,0.594647501903,1.3423961925216599,W21,0,'Instruction Set Encoding'
lowest,0.184333610689,1.1875927078897917,additional,0,'Instruction Set'
Exclusive,0.154939611231,2.4484509256997677,additional,0,'Instruction Set'
locations,0.274283829305,1.2122317303731016,stored,0,'Instruction Set'
addressing_mode,0.700730617904,1.0315484265187829,instruction c,0,'Instruction Set'
currently,0.227381562471,1.3927362147554971,requires,0,'Instruction Set'
consecutive,0.184333610689,1.2387543554960985,additional,0,'Instruction Set'
requires,0.223686107433,1.3927362147554971,currently,0,'Instruction Set'
mode,0.52533791944,1.3917695117380995,reread instruction,0,'Instruction Set'
subset,0.458608252012,1.0582011823142574,fetch,0,'Instruction Set'
XOR,0.642476850411,1.1179348175268811,r8,0,'Instruction Set'
system,0.561684508686,1.3167302205336266,reread instruction,0,'Instruction Set'
stored,0.275602794226,1.2419330263682877,needing,0,'Instruction Set'
start_address,0.594647501903,1.1381818691617887,reread instruction,0,'Instruction Set'
highest,0.21327078922,1.2743384473716901,currently,0,'Instruction Set'
Also,0.342636619512,1.0360048368872918,Store coprocessor,0,'8.3 Amber 25 Verilog Files'
enable,0.20640970467,1.2158303730793427,highest,0,'8.3 Amber 25 Verilog Files'
configure,0.389370772244,1.1072057954313383,load address,0,'8.3 Amber 25 Verilog Files'
saved,0.201732257031,1.1739559434132265,highest,0,'2.2.1 Load Example'
needing,0.249112743906,1.2673051057387092,currently,0,'2.2.1 Load Example'
load,0.518636259182,1.2686294544487096,reread instruction,0,'2.2.1 Load Example'
fetch,0.517113560109,1.2231174312869011,reread instruction,0,'2.2.1 Load Example'
additional,0.154731025376,2.4484509256997677,Exclusive,0,'2.2.1 Load Example'
r8,0.640104819786,1.1179348175268811,XOR,0,'Registers'
Store coprocessor,0.36066264736,1.0582004912875298,load address,0,'Instruction Set'
a25_config_definesv Defines,0.1,1.141438305069014,additional,0,'8.3 Amber 25 Verilog Files'
reread instruction,0.546486724831,1.3917695117380995,mode,0,'2.2.1 Load Example'
load address,0.402365447312,1.1072057954313383,configure,0,'2.2.1 Load Example'
"load instruction,",0.402365447312,1.0285882121150236,configure,0,'2.2.1 Load Example'
instruction c,0.761357662084,1.0315484265187829,addressing_mode,0,'2.2.1 Load Example'
pre_fetch_instruction register,0.546486724831,1.152354810120372,mode,0,'2.2.1 Load Example'
execute stage,0.62043568964,1.1329049754070273,start_address,0,'2.2.1 Load Example'
256,0.327898602745,1.2640928581128512,operation,0,'Cache'
3072,0.154939611231,1.0347088779519051,fast,0,'Cache'
Block,0.129545741764,1.0300641978363616,3072,0,'Cache'
8192,0.249112743906,1.198423731411723,either,0,'Cache'
cmp,0.640104819786,1.1521760855651821,instructon,0,'Instruction Set'
coproc,0.680522018531,1.0317926295007882,opcode_2,0,'Instruction Set'
opcode_2,0.640104819786,1.1314248011699299,instructon,0,'Instruction Set'
opcode_1,0.640104819786,1.1452589907667647,instructon,0,'Instruction Set'
comes,0.308903942584,1.1350021772483931,operation,0,'Instruction Set'
either,0.259531179937,1.198423731411723,8192,0,'Instruction Set'
r14,0.680522018531,1.1033260458775616,cmp,0,'Instruction Set'
operation,0.370729566402,1.703734238243618,stores,0,'Instruction Set'
bitwise,0.486948045702,1.0921989851829645,Amber23,0,'Instruction Set'
resulting,0.0072971797281,1.0019943668627458,"FIRQ Mask,",0,'Instruction Set'
stores,0.362574807975,1.703734238243618,operation,0,'Instruction Set'
irq,0.630455625053,1.1937251816786967,instructon,0,'Interrupts'
fast,0.168773850117,1.0347088779519051,3072,0,'Interrupts'
fragment,0.402863371845,1.4186975409605518,link cause,0,'2.2.2 Store Example'
causes,0.298425104315,1.0953125084144166,operation,0,'2.2.2 Store Example'
stall,0.562987559804,1.1816326849921777,instructon,0,'2.2.2 Store Example'
instructon,0.594647501903,1.1937251816786967,irq,0,'2.2.2 Store Example'
Amber23,0.496626614979,1.0921989851829645,bitwise,0,'8.2 Amber 23 Verilog Files'
located,0.305464830715,1.1198037439868176,operation,0,'8.2 Amber 23 Verilog Files'
r5,0.496626614979,1.0717103218089723,bitwise,0,'Registers'
FIRQs,0.594647501903,1.0608972098288767,link register,0,'Registers'
Mask,0.284275917852,1.116402279715965,either,0,'Registers'
disables,0.249112743906,1.1785813582705507,either,0,'Registers'
Block RAMs,0.535399120567,1.1929620774112615,link register,0,'Cache'
link cause,0.402365447312,1.4186975409605518,fragment,0,'Instruction Set'
link register,0.546486724831,1.1929620774112615,Block RAMs,0,'Instruction Set'
target address,0.546486724831,1.1153841870441872,instructon,0,'Instruction Set'
source file,0.546486724831,1.1217944196577532,instructon,0,'8.2 Amber 23 Verilog Files'
"FIRQ Mask,",0.1,1.0267426819352345,Block,0,'Registers'
cpsr_carry,0.496626614979,0.88032362930668184,cpsr_carry barrel_shift_carry,0,'2.1 ALU'
b_in,0.496626614979,0.86434430320345479,Interrupts,0,'2.1 ALU'
a_in,0.496626614979,0.86434430320345479,Interrupts,0,'2.1 ALU'
Interrupts,0.278283630645,0.86434430320345479,b_in,0,'Table of Contents'
Interrupts,0.278283630645,0.86434430320345479,a_in,0,'Table of Contents'
cpsr_carry barrel_shift_carry,0.1,0.88032362930668184,cpsr_carry,0,'2.1 ALU'
Ethernet,0.756635009622,0.79566899145851011,Ethernet I/F,0,'Amber FPGA System'
Ethernet I/F,0.1,1.3010299956639813,MII Ethernet I/F,0,'Amber FPGA System'
MII Ethernet,0.1,1.1505149978319906,MII Ethernet I/F,0,'Amber FPGA System'
MII Ethernet I/F,0.125,1.3010299956639813,Ethernet I/F,0,'Amber FPGA System'
Lines,0.154939611231,1.0451866193781167,28,0,'Cache'
per,0.267369195179,0.99151989941069296,Lines,0,'Cache'
mvn,0.640104819786,1.1009237647760826,memory,0,'Instruction Set'
Add,0.447440091365,1.1153558980478755,fetch memory,0,'Instruction Set'
Abort,0.421880122905,1.177409665980913,fetch memory,0,'Interrupts'
Supervisor,0.549280147439,1.0232143739353747,Prefetch,0,'Interrupts'
Prefetch,0.496626614979,1.0256794892710503,Add,0,'Interrupts'
memory,0.697355804977,1.1009237647760826,mvn,0,'Interrupts'
28,0.126247628058,1.0451866193781167,Lines,0,'Instruction Set Encoding'
Fast,0.413014268101,1.3242328272420503,fetch memory,0,'Registers'
fetch memory,0.402365447312,1.3242328272420503,Fast,0,'Interrupts'
Fast Interrupt,0.615020615492,1.0500499725704464,mvn,0,'Registers'
2.1,0.192304589777,1.0254852264568111,17,0,'2.1 ALU'
17,0.28123075142,1.0254852264568111,2.1,0,'Table of Contents'
register,0.688681297959,3.1766963869681102,CRd,0,'Instruction Set'
writes,0.342636619512,0.8075218266897608,Register List,0,'Instruction Set'
CRd,0.680522018531,3.1766963869681102,register,0,'Instruction Set Encoding'
Register List,0.1,0.80904532583098021,CRd,0,'Instruction Set Encoding'
Distinguishes,0.154939611231,1.2601144181012744,L20 Distinguishes,0,'4.5 Shift Encoding'
L20 Distinguishes,0.1,1.2601144181012744,Distinguishes,0,'4.5 Shift Encoding'
operand,0.420211095804,0.69604137827202983,Bit clear,0,'4.2 Opcode Encoding'
Bit clear,0.546486724831,0.69604137827202983,operand,0,'4.2 Opcode Encoding'
test_module.v,0.496626614979,0.0,test_module.v,0,'Amber FPGA System'
Core Port,0.1,1.3010299956639813,Core Port List,0,'8.1 Amber Port List'
Core Port List,0.125,1.3010299956639813,Core Port,0,'8.1 Amber Port List'
r0,0.791625865481,0.89686838871692209,Core Source Files,0,'2.2.1 Load Example'
Core Source,0.535399120567,0.95470991599513799,Core Source Files,0,'8.2 Amber 23 Verilog Files'
Core Source Files,0.672131147541,0.95470991599513799,Core Source,0,'8.2 Amber 23 Verilog Files'
Directory,0.441214848599,1.0410615669778271,"str r1,",0,'8.4 Project Directory Structure'
Directory,0.441214848599,1.0410615669778271,"add r4,",0,'8.4 Project Directory Structure'
i_firq,0.496626614979,1.080599138397812,amber core,0,'8.1 Amber Port List'
Stage,0.370354021184,1.0494694977348393,"str r1,",0,'2.2.2 Store Example'
Stage,0.370354021184,1.0494694977348393,"add r4,",0,'2.2.2 Store Example'
printed,0.249112743906,1.4757873719035357,Defines,0,'8.2 Amber 23 Verilog Files'
configurable,0.068979091148,0.91797007541041764,Defines,0,'8.2 Amber 23 Verilog Files'
Defines,0.201732257031,1.4757873719035357,printed,0,'8.2 Amber 23 Verilog Files'
r4,0.700730617904,0.95868646369835608,i_firq,0,'2.2.1 Load Example'
"str r1,",0.402365447312,1.0494694977348393,Stage,0,'2.2.2 Store Example'
amber core,0.546486724831,1.080599138397812,i_firq,0,'8.2 Amber 23 Verilog Files'
"add r4,",0.402365447312,1.0494694977348393,Stage,0,'2.2.1 Load Example'
print,0.474407487217,0.5,print,0,'10.4.3 Program Trace Utility'
276311,0.154939611231,0.5,276311,0,'10.4.3 Program Trace Utility'
already,0.270429514254,0.85556428867858447,library work,0,'10.3.1 With Modelsim'
vlib,0.496626614979,1.0308006216266838,library work,0,'10.3.1 With Modelsim'
modelsim,0.594647501903,1.008681372171722,vlib,0,'10.3.1 With Modelsim'
modelsim library,0.402365447312,1.0256671846889032,vlib,0,'10.3.1 With Modelsim'
library work,0.402365447312,1.0308006216266838,vlib,0,'10.3.1 With Modelsim'
second,0.303239312593,1.0007411888127715,( lp,0,'Instruction Set'
rotated,0.154939611231,0.94444444444444442,rotated,0,'Instruction Set'
appears,-0.0928013254861,0.94444444444444442,appears,0,'Instruction Set'
immed_24,0.594647501903,1.0616984889055723,module structure,0,'Instruction Set'
Subtract,0.441214848599,1.0382845920055437,Verilog module,0,'Instruction Set'
swpb,0.594647501903,1.0705125587492255,module structure,0,'Instruction Set'
value,0.676281938088,1.0486260750700034,CP,0,'Instruction Set'
CP,0.720939217276,1.2164726778838115,Verilog module structure,0,'Instruction Set Encoding'
r12_firq,0.496626614979,1.2118531157367582,Verilog module,0,'Registers'
r13_svc,0.496626614979,1.2118531157367582,Verilog module,0,'Registers'
lp,0.496626614979,1.1513236540976843,Verilog module,0,'Registers'
Load register,0.504763715677,1.1210589232781476,lp,0,'Instruction Set'
memory address,0.893786630595,0.97148881027676559,Verilog module structure,0,'Instruction Set'
CP Opcode,0.535399120567,1.2122582851523878,module structure,0,'Instruction Set Encoding'
module structure,0.546486724831,1.2122582851523878,CP Opcode,0,'8.3 Amber 25 Verilog Files'
Verilog module,0.504763715677,1.2118531157367582,r12_firq,0,'8.3 Amber 25 Verilog Files'
Verilog module,0.504763715677,1.2118531157367582,r13_svc,0,'8.3 Amber 25 Verilog Files'
( lp,0.402365447312,1.0342179724815226,Subtract,0,'Registers'
Verilog module structure,0.713235294118,1.2164726778838115,CP,0,'8.3 Amber 25 Verilog Files'
Plus,0.325783113105,1.0035256378738182,Left,0,'4.1 Condition Encoding'
positive,0.0475651433442,1.0350474893642447,Shift Left,0,'4.1 Condition Encoding'
positive,0.0475651433442,1.0350474893642447,XOR shifter_operand,0,'4.1 Condition Encoding'
zero,0.117321093193,1.2090063630771153,Rn XOR shifter_operand,0,'4.1 Condition Encoding'
higher,0.184333610689,1.166169161927513,vs,0,'4.1 Condition Encoding'
lo,0.325783113105,1.0035256378738182,cc,0,'4.1 Condition Encoding'
cc,0.230020365557,1.1063155277509242,higher,0,'4.1 Condition Encoding'
vs,0.154939611231,1.166169161927513,higher,0,'4.1 Condition Encoding'
Left,0.230020365557,1.2178594556713744,Function,0,'4.5 Shift Encoding'
Syntax,0.532133095104,1.0281057736634527,swap_sel,0,'4.5 Shift Encoding'
swap_sel,0.496626614979,1.0281057736634527,Syntax,0,'2.1 ALU'
Function,0.22313252789,1.2178594556713744,Left,0,'2.1 ALU'
rsb,0.594647501903,1.0127512428436998,Syntax,0,'4.2 Opcode Encoding'
Shift Left,0.1,1.1903561754136007,zero,0,'4.5 Shift Encoding'
XOR shifter_operand,0.1,1.0951780877068005,zero,0,'4.2 Opcode Encoding'
Rn XOR,0.1,1.1427671315602006,zero,0,'4.2 Opcode Encoding'
Rn XOR shifter_operand,0.125,1.2090063630771153,zero,0,'4.2 Opcode Encoding'
Ways,0.154939611231,1.0036501664694024,adds,0,'Cache'
adds,0.253479531985,1.2922858556939174,Position,0,'Instruction Set'
two,0.271168514665,1.6303452438274486,Position,0,'Instruction Set'
teq,0.640104819786,1.0620978660037117,svc,0,'Instruction Set'
svc,0.700730617904,1.0620978660037117,teq,0,'Interrupts'
Position,0.284275917852,1.6303452438274486,two,0,'Registers'
Carry flag,0.36066264736,1.1504055363906656,Position,0,'Instruction Set'
CRm,0.680522018531,0.0,CRm,0,'Instruction Set Encoding'
Description,0.442853157187,0.0,Description,0,'10.5 Hardware Tests'
copro_write_data,0.496626614979,1.0192503885166775,-Amber System,0,'Amber 23 Pipeline Architecture'
write_data,0.594647501903,1.0165339236224959,-Amber,0,'Amber 23 Pipeline Architecture'
-Amber,0.680522018531,1.0165339236224959,write_data,0,'Amber FPGA System'
-Amber System,0.402365447312,1.0192503885166775,copro_write_data,0,'Amber FPGA System'
SDRAM,0.496626614979,1.0064167961722259,SDRAM I/F,0,'Amber FPGA System'
SDRAM I/F,0.402365447312,1.0064167961722259,SDRAM,0,'Amber FPGA System'
DDR3 SDRAM,0.1,1.1505149978319906,DDR3 SDRAM I/F,0,'Amber FPGA System'
DDR3 SDRAM I/F,0.125,1.1505149978319906,DDR3 SDRAM,0,'Amber FPGA System'
bitgen,0.496626614979,1.278067027472451,libc library,0,'11 FPGA Synthesis'
disk,0.486948045702,1.3331918994504293,library,0,'10.7.2 Building the kernel from source'
initrd,0.496626614979,1.217617673674092,libc library,0,'10.7.2 Building the kernel from source'
Copy,0.284275917852,1.3504138450630125,library file,0,'10.7.2 Building the kernel from source'
cp,0.496626614979,1.223662609053928,libc library,0,'10.7.2 Building the kernel from source'
alone,0.154939611231,1.2994380840754909,real,0,'10.6.2 Hello World'
contained,0.0295685664346,1.0841334840173436,without,0,'10.6.2 Hello World'
without,-0.0372230429678,1.0841334840173436,contained,0,'10.6.2 Hello World'
real,0.116558833387,1.8159341208823276,Amber project area,0,'10.6.2 Hello World'
libc,0.594647501903,1.2855758629343634,run vmlinux,0,'10.6.2 Hello World'
stand,0.325783113105,2.4631166265033464,library file,0,'10.6.2 Hello World'
file,0.674272348514,1.9956348612668695,dump file,0,'10.6.2 Hello World'
library,0.443513539157,2.0703964182674204,select,0,'10.6.2 Hello World'
item,0.464387242208,1.6123604491826991,library,0,'10.3.2 With Veritak'
select,0.451187219974,2.0703964182674204,library,0,'10.3.2 With Veritak'
run vmlinux,0.546486724831,1.2855758629343634,libc,0,'10.7.1 Using the pre-compiled memory image'
dump file,0.682101938918,1.9956348612668695,file,0,'10.4.2 VCD Output File'
project area,0.402365447312,1.3162332455613923,library,0,'10.7.2 Building the kernel from source'
area cp,0.402365447312,1.3085202395720901,library,0,'10.7.2 Building the kernel from source'
libc library,0.546486724831,1.278067027472451,bitgen,0,'10.6.2 Hello World'
printf function,0.402365447312,1.3547982755079038,library,0,'10.6.2 Hello World'
C program,0.36066264736,1.3731425780066042,library file,0,'10.6.2 Hello World'
library file,0.327426392581,2.4631166265033464,stand,0,'10.6.2 Hello World'
VCD dump file,0.713235294118,1.3766003604038162,file,0,'10.4.2 VCD Output File'
Amber project area,0.125,1.8159341208823276,real,0,'10.7.2 Building the kernel from source'
saves,0.253479531985,0.75,saves,0,'10.5 Hardware Tests'
-r14,0.496626614979,1.0577511655500322,"user mode,",0,'10.5 Hardware Tests'
"user mode,",0.402365447312,1.0577511655500322,-r14,0,'10.5 Hardware Tests'
"r8 -r14,",0.1,0.75,"r8 -r14,",0,'10.5 Hardware Tests'
strb,0.640104819786,0.75796819661956216,sub,0,'10.5 Hardware Tests'
modes,0.198773540955,1.0340109060341427,indexing,0,'10.5 Hardware Tests'
sub,0.465509819372,0.75796819661956216,strb,0,'10.5 Hardware Tests'
indexing,0.284275917852,1.0340109060341427,modes,0,'10.5 Hardware Tests'
com,0.325783113105,1.0644615847872587,GNU package,0,'12.1 Configure HyperTerminal'
board,0.556065765658,1.0538134702978978,Sourcery GNU,0,'12.1 Configure HyperTerminal'
depend,0.208278214686,1.0327638341132741,protocol,0,'12.1 Configure HyperTerminal'
COM14,0.496626614979,1.0455879187217614,pass,0,'12.1 Configure HyperTerminal'
documentation,0.117321093193,1.1359390979363351,Sourcery GNU package,0,'12.1 Configure HyperTerminal'
next,0.25932032902,1.0424759800508308,Send,0,'12.1 Configure HyperTerminal'
fail,0.325783113105,1.0657012306485523,GNU package,0,'10.5 Hardware Tests'
pass,0.474084107084,1.0906264651850521,menu,0,'10.5 Hardware Tests'
completes,0.116303273495,1.1379699755994379,Sourcery GNU package,0,'10.5 Hardware Tests'
programs,0.201732257031,1.0391797770357492,protocol,0,'10.6 Programs'
browse,0.325783113105,1.0433876051452704,GNU package,0,'12.2 Configure the FPGA'
protocol,0.17127670262,1.0391797770357492,programs,0,'12.2 Configure the FPGA'
menu,0.464387242208,1.128344760663734,Select,0,'12.2 Configure the FPGA'
downloads,0.154939611231,1.0468397746054841,Sourcery GNU package,0,'12.2 Configure the FPGA'
Transfer-,0.496626614979,1.0467241469626405,loop,0,'12.2 Configure the FPGA'
'j',0.496626614979,1.0434893473647793,Sourcery GNU,0,'12.2 Configure the FPGA'
loop,0.486948045702,1.0699950005031384,pass,0,'12.2 Configure the FPGA'
Select,0.461075744349,1.128344760663734,menu,0,'12.2 Configure the FPGA'
waiting,0.116303273495,1.1295823836372367,documentation,0,'12.2 Configure the FPGA'
Xmodem,0.496626614979,1.0438345372324629,pass,0,'12.2 Configure the FPGA'
Next,0.228146544462,1.0209220190835158,depend,0,'12.2 Configure the FPGA'
Send,0.284275917852,1.0424759800508308,next,0,'12.2 Configure the FPGA'
puts,0.116303273495,1.1465930990744029,Sourcery GNU package,0,'12.2 Configure the FPGA'
'l',0.496626614979,1.0434893473647793,Sourcery GNU,0,'12.2 Configure the FPGA'
IA32,0.496626614979,1.0687119808274126,loop,0,'10.2 Installing the Compiler'
Installer,0.325783113105,1.0607426472033785,GNU package,0,'10.2 Installing the Compiler'
GNU/Linux,0.594647501903,1.1396925209503066,GNU,0,'10.2 Installing the Compiler'
GNU,0.582637970356,1.1396925209503066,GNU/Linux,0,'10.2 Installing the Compiler'
PATH,0.325783113105,1.0359497299775098,GNU package,0,'10.2 Installing the Compiler'
com port,0.402365447312,1.0535268532052477,GNU package,0,'12.1 Configure HyperTerminal'
correct port,0.402365447312,1.0483800403970509,GNU package,0,'12.1 Configure HyperTerminal'
boot loader,1.0,0.98106254393675518,correct port,0,'12.2 Configure the FPGA'
Xmodem protocol,0.36066264736,1.0285118548097492,fail,0,'12.2 Configure the FPGA'
Sourcery GNU,0.535399120567,1.0546404620736971,IA32,0,'10.2 Installing the Compiler'
IA32 GNU/Linux,0.1,1.0799483457318975,Sourcery GNU package,0,'10.2 Installing the Compiler'
GNU/Linux version,0.402365447312,1.0576443034518053,GNU package,0,'10.2 Installing the Compiler'
Code Sourcery,0.615020615492,1.0973686039515691,GNU/Linux,0,'10.2 Installing the Compiler'
GNU package,0.36066264736,1.0657012306485523,fail,0,'10.2 Installing the Compiler'
Sourcery GNU package,0.125,1.1465930990744029,puts,0,'10.2 Installing the Compiler'
IA32 GNU/Linux Installer,0.125,1.0804824857663389,waiting,0,'10.2 Installing the Compiler'
Code Sourcery GNU,0.125,1.140844350091093,puts,0,'10.2 Installing the Compiler'
Virtex-6,0.683881010416,0.93578537013214957,"Virtex-6 FPGA,",0,'11 FPGA Synthesis'
device,0.240807527376,0.98178948884988959,FPGA target device,0,'11 FPGA Synthesis'
"command line,",0.546486724831,0.86203132979837915,Virtex-6,0,'11 FPGA Synthesis'
"Virtex-6 FPGA,",0.402365447312,1.244179504800313,FPGA target,0,'11 FPGA Synthesis'
target device,0.402365447312,1.081393168266771,FPGA target,0,'11 FPGA Synthesis'
FPGA target,0.36066264736,1.244179504800313,"Virtex-6 FPGA,",0,'11 FPGA Synthesis'
FPGA target device,0.125,0.98178948884988959,device,0,'11 FPGA Synthesis'
sources,0.253479531985,1.832530256092737,wrapping,0,'8.4 Project Directory Structure'
Instantiated,0.603052392172,1.6645995885144891,wishbone,0,'8.3 Amber 25 Verilog Files'
wrapping,0.278283630645,2.285889165297748,issues,0,'8.3 Amber 25 Verilog Files'
a25_mem.v,0.496626614979,1.0136898805681747,Cache,0,'8.3 Amber 25 Verilog Files'
wishbone,0.616050113317,1.6645995885144891,Instantiated,0,'8.3 Amber 25 Verilog Files'
a25_fetch,0.496626614979,1.0159715273295371,Cache,0,'8.3 Amber 25 Verilog Files'
misses,0.338495679863,1.291132639485906,wrapping,0,'8.3 Amber 25 Verilog Files'
Cache,0.571138882762,1.254525836685102,wishbone,0,'8.3 Amber 25 Verilog Files'
issues,0.270787330269,2.285889165297748,wrapping,0,'8.3 Amber 25 Verilog Files'
offset_12,0.733307772382,1.0259536214793605,instruction cache,0,'4.3.1 Encode immediate value'
20,0.321101046755,1.5196782859798121,wrapping,0,'4.3.1 Encode immediate value'
boot-loader application,0.402365447312,1.0243380831391682,misses,0,'8.4 Project Directory Structure'
instruction cache,0.682101938918,1.1574643493751537,"wishbone bus,",0,'8.3 Amber 25 Verilog Files'
"wishbone bus,",0.62043568964,1.5699008784965598,Instantiated,0,'8.3 Amber 25 Verilog Files'
10.7.1,0.249112743906,1.2161700498785533,character,0,'10.7.1 Using the pre-compiled memory image'
Using,0.279312205305,1.1089585499820025,front,0,'10.7.1 Using the pre-compiled memory image'
ram,0.325783113105,1.0217917099964005,Using,0,'11 FPGA Synthesis'
ensure,0.17127670262,1.0717779532811544,actual,0,'11 FPGA Synthesis'
blocks,0.0295685664346,1.0442370853683693,marked,0,'11 FPGA Synthesis'
Compiles,0.154939611231,1.1521236686936689,actual,0,'11 FPGA Synthesis'
latest,0.0881493669137,1.026604961940957,actual,0,'11 FPGA Synthesis'
ease,0.256630607614,1.1711164211074234,character,0,'10.3.1 With Modelsim'
link,0.467035368178,1.1314217799645194,bug,0,'10.3.1 With Modelsim'
sim,0.496626614979,1.0321889736761993,bug,0,'10.3.1 With Modelsim'
want,0.378905098919,1.0862042112129944,"execution code,",0,'10.4.2 VCD Output File'
Usually,0.116303273495,1.13106222256524,marked,0,'10.4.2 VCD Output File'
occurring,0.154939611231,1.0655687717934481,ensure,0,'10.4.2 VCD Output File'
get,0.428689315815,1.0759065852443657,"execution code,",0,'10.4.2 VCD Output File'
period,0.189895488053,1.094425304864111,character,0,'10.4.2 VCD Output File'
around,0.0881493669137,1.052377709862182,Verilog simulation,0,'10.4.2 VCD Output File'
large,-0.0793936752676,0.99700460477323039,blocks,0,'10.4.2 VCD Output File'
waves,0.154939611231,1.0950772929335431,actual,0,'10.4.2 VCD Output File'
dump,0.549280147439,1.055495119867893,output file,0,'10.4.2 VCD Output File'
waveform,0.454369627849,1.0505565677020141,bug,0,'10.4.2 VCD Output File'
use,0.395865835255,1.1872528747356876,"execution code,",0,'10.4.2 VCD Output File'
long,0.214687563058,1.2326795595465179,character,0,'10.4.2 VCD Output File'
view,0.256630607614,1.1232038231973447,character,0,'10.4.2 VCD Output File'
gtkwave,0.496626614979,1.0377740525600108,link,0,'10.4.2 VCD Output File'
bug,0.464387242208,1.1314217799645194,link,0,'10.4.2 VCD Output File'
character,0.230020365557,1.3069382609050597,first,0,'10.4.1 Disassembly Output File'
marked,0.0881493669137,1.1902137884468718,Verilog simulation,0,'10.4.1 Disassembly Output File'
sys_clk,0.496626614979,1.0283305394200082,link,0,'10.4.1 Disassembly Output File'
listing,0.325783113105,1.0396212909025464,Using,0,'10.4.1 Disassembly Output File'
first,0.221156151229,1.3069382609050597,character,0,'10.4.1 Disassembly Output File'
front,0.325783113105,1.1089585499820025,Using,0,'10.4.1 Disassembly Output File'
test.,0.325783113105,1.0673561945343288,Using,0,'10.4.1 Disassembly Output File'
actual,0.146327010405,1.1521236686936689,Compiles,0,'10.4.1 Disassembly Output File'
traces,0.116303273495,1.1245091114369781,marked,0,'10.4.3 Program Trace Utility'
utility,0.402863371845,1.4112207991576848,"execution code,",0,'10.4.3 Program Trace Utility'
memory image,0.546486724831,1.0416213399009198,dump,0,'10.7.1 Using the pre-compiled memory image'
loader program,0.402365447312,1.0616831198736527,utility,0,'11 FPGA Synthesis'
"sim directory,",0.402365447312,1.1233662397473054,utility,0,'10.3.1 With Modelsim'
execute bit,0.402365447312,1.1850493596209581,utility,0,'10.3.1 With Modelsim'
VCD dump,0.563420226014,1.0298401550248102,output file,0,'10.4.2 VCD Output File'
"waveform viewer,",0.402365447312,1.1576346396771124,utility,0,'10.4.2 VCD Output File'
entire simulation,0.402365447312,1.1713419996490353,utility,0,'10.4.2 VCD Output File'
"dump file,",0.402365447312,1.0548294398876914,utility,0,'10.4.2 VCD Output File'
output file,0.546486724831,1.055495119867893,dump,0,'10.4.1 Disassembly Output File'
"execution code,",0.402365447312,1.4112207991576848,utility,0,'10.4.1 Disassembly Output File'
"store instructions,",0.402365447312,1.198756719592881,utility,0,'10.4.1 Disassembly Output File'
memory access,0.647824382899,1.0116152282414657,VCD dump,0,'10.4.1 Disassembly Output File'
Verilog simulation,0.1,1.1902137884468718,marked,0,'10.4.3 Program Trace Utility'
ldr,0.700730617904,0.8253155208134284,User Mode,0,'10.5 Hardware Tests'
User,0.566079825406,1.5644481341435583,User Mode,0,'10.5 Hardware Tests'
Mode,0.398986802259,1.0958525870208333,status,0,'10.5 Hardware Tests'
status,0.463299218421,1.0958525870208333,Mode,0,'10.5 Hardware Tests'
User Mode,0.535399120567,1.5644481341435583,User,0,'10.5 Hardware Tests'
following,0.203338759678,0.94137415850045891,export,0,'10.5 Hardware Tests'
export,0.325783113105,1.0386238002062156,export XILINX=/opt/Xilinx/11.1/ISE,0,'10.2 Installing the Compiler'
export XILINX=/opt/Xilinx/11.1/ISE,0.402365447312,1.0386238002062156,export,0,'10.2 Installing the Compiler'
cd,0.784013219255,0.0,cd,0,'11 FPGA Synthesis'
fields,-0.060545751443,1.1958935348515847,followed,0,'10.5 Hardware Tests'
mul,0.630455625053,0.66666666666666674,mul,0,'10.5 Hardware Tests'
followed,0.0295685664346,1.1958935348515847,fields,0,'10.5 Hardware Tests'
clocks_resets.v,0.496626614979,0.0,clocks_resets.v,0,'Amber FPGA System'
calculate,0.208278214686,1.6568888118334413,lower,0,'4.7 Branch offset'
current,0.28635446681,1.8806064051862723,Booth's,0,'4.7 Branch offset'
combined,0.108083617282,1.0652036772614437,individual,0,'4.7 Branch offset'
lower,0.199716599957,1.6568888118334413,calculate,0,'4.7 Branch offset'
contain,0.402169518287,3.6037511756636347,"branch target,",0,'4.7 Branch offset'
branch,0.467035368178,1.1807537377767463,contain,0,'4.7 Branch offset'
concatenation,0.325783113105,1.1490083928200974,Booth's,0,'2.1 ALU'
individual,0.0559100259783,1.0652036772614437,combined,0,'2.1 ALU'
signals,0.228643256956,1.3974382937020806,4.8,0,'2.1 ALU'
Booth's,0.288669664629,1.8806064051862723,current,0,'4.8 Booth's Multiplication Algorithm'
4.8,0.249112743906,1.3974382937020806,signals,0,'4.8 Booth's Multiplication Algorithm'
"branch target,",0.402365447312,3.6037511756636347,contain,0,'4.7 Branch offset'
pc value,0.546486724831,1.0461070843229638,branch,0,'4.7 Branch offset'
procedure,0.284275917852,1.3470089283015332,possibly,0,'Instruction Set'
possibly,0.289909282423,1.3932767854084043,exit,0,'Instruction Set'
loads,0.366743854624,1.1912221049842828,rest,0,'Instruction Set'
exit,0.284275917852,1.3932767854084043,possibly,0,'Instruction Set'
returning,0.154939611231,1.1029251558516397,connecting,0,'Instruction Set'
stack,0.230020365557,1.1940700823652501,29,0,'Instruction Set'
block,0.11421235682,1.1838442220527068,sequences,0,'Instruction Set'
sequences,0.0881493669137,1.3430586844774499,"Execute stage,",0,'Instruction Set'
29,0.207888731938,1.1940700823652501,stack,0,'Instruction Set Encoding'
rest,0.389370772244,1.2461762709904805,load example,0,'8.3 Amber 25 Verilog Files'
a25_wishbone.v,0.496626614979,1.0057038188197562,"block loads,",0,'8.3 Amber 25 Verilog Files'
connecting,0.192304589777,1.1046522165039432,29,0,'8.3 Amber 25 Verilog Files'
r9_firq,0.496626614979,1.0057038188197562,"block loads,",0,'Registers'
Load multiple,0.36066264736,1.1806650577330988,rest,0,'Instruction Set'
"block loads,",0.402365447312,1.1477057625942884,rest,0,'Instruction Set'
Wishbone interface,0.589472161847,1.0029850853150197,a25_wishbone.v,0,'8.3 Amber 25 Verilog Files'
Wishbone interface,0.589472161847,1.0029850853150197,r9_firq,0,'8.3 Amber 25 Verilog Files'
"Execute stage,",0.1,1.3430586844774499,sequences,0,'8.3 Amber 25 Verilog Files'
load example,0.402365447312,1.2461762709904805,rest,0,'2.2.1 Load Example'
Configurable,0.116303273495,0.0,Configurable,0,'Amber FPGA System'
specified,0.184936052574,1.9039203219874956,passes,0,'Instruction Set'
passes,0.201732257031,1.9039203219874956,specified,0,'Instruction Set'
24,0.261640092348,1.1823711238759362,specified,0,'Instruction Set Encoding'
r13_firq,0.496626614979,1.0064167961722259,( pc,0,'Registers'
r14_irq,0.496626614979,1.0064167961722259,( pc,0,'Registers'
( pc,0.402365447312,1.0064167961722259,r13_firq,0,'Registers'
( pc,0.402365447312,1.0064167961722259,r14_irq,0,'Registers'
indicates,0.108083617282,1.1783355410768963,unpredictable,0,'4.5 Shift Encoding'
Ldm,0.496626614979,1.0256671846889032,"stm instructions,",0,'4.5 Shift Encoding'
banked,0.249112743906,1.140390686531944,instead,0,'4.5 Shift Encoding'
transferred,0.0295685664346,1.1531936637592091,indicates,0,'4.5 Shift Encoding'
instead,0.199716599957,1.6833508527296357,unpredictable,0,'4.5 Shift Encoding'
unpredictable,0.154939611231,1.6833508527296357,instead,0,'4.5 Shift Encoding'
36,-0.060545751443,1.1280842343260362,transferred,0,'Table of Contents'
"stm instructions,",0.402365447312,1.0256671846889032,Ldm,0,'4.5 Shift Encoding'
log,0.284275917852,0.99944498035285145,Bit,0,'8.4 Project Directory Structure'
hw/vlog/amber23,0.496626614979,1.1360322468972086,byte,0,'8.4 Project Directory Structure'
Bit,0.384489141512,1.373861112357242,store log,0,'8.1 Amber Port List'
byte,0.553207357436,1.1360322468972086,hw/vlog/amber23,0,'8.1 Amber Port List'
byte,0.553207357436,1.1360322468972086,o_wb_dat,0,'8.1 Amber Port List'
byte,0.553207357436,1.1360322468972086,a25_core.v,0,'8.1 Amber Port List'
buses,0.116303273495,0.90000000000000002,buses,0,'8.1 Amber Port List'
o_wb_dat,0.496626614979,1.1360322468972086,byte,0,'8.1 Amber Port List'
a25_core.v,0.496626614979,1.1360322468972086,byte,0,'8.3 Amber 25 Verilog Files'
a23_fetch,0.594647501903,1.1147736217719586,byte,0,'8.2 Amber 23 Verilog Files'
Category,0.421880122905,1.3903012651580087,store log,0,'4.3.1 Encode immediate value'
store log,0.402365447312,1.3903012651580087,Category,0,'8.4 Project Directory Structure'
Ethmac,0.680522018531,0.98515776346358597,debug module,0,'8.4 Project Directory Structure'
come,0.230020365557,1.0375687843428951,ignored,0,'8.4 Project Directory Structure'
reproduced,0.116303273495,1.4065802718445939,Ethernet MAC Verilog,0,'8.4 Project Directory Structure'
ignored,0.282288153137,1.1593435259115927,creates,0,'2.2.2 Store Example'
logic,0.443513539157,1.1003597618751666,index,0,'8.3 Amber 25 Verilog Files'
parameter,0.276067103732,1.1206136349656577,ignored,0,'8.3 Amber 25 Verilog Files'
shifter,0.532133095104,1.7263746598740446,debug,0,'8.3 Amber 25 Verilog Files'
One,0.146327010405,1.1915962598678445,reproduced,0,'8.3 Amber 25 Verilog Files'
controls,-0.0164183280581,0.99339786421268572,MAC Verilog,0,'8.3 Amber 25 Verilog Files'
a23_execute.v,0.496626614979,1.2398359352614634,shifter,0,'8.2 Amber 23 Verilog Files'
executed,0.373498741879,1.282329579647346,Ethmac project,0,'8.2 Amber 23 Verilog Files'
creates,0.288669664629,1.1593435259115927,ignored,0,'8.2 Amber 23 Verilog Files'
debug,0.533406919561,1.7263746598740446,shifter,0,'8.2 Amber 23 Verilog Files'
index,0.425840884704,1.1499458676443981,executed,0,'4.3.1 Encode immediate value'
MAC Verilog,0.1,1.288832568162567,reproduced,0,'8.4 Project Directory Structure'
Ethmac project,0.36066264736,1.282329579647346,executed,0,'8.4 Project Directory Structure'
shift logic,0.402365447312,1.2518146304190019,executed,0,'8.3 Amber 25 Verilog Files'
debug module,0.546486724831,1.3231646668026948,shifter,0,'8.2 Amber 23 Verilog Files'
MAC Verilog source,0.125,1.3889028687209157,reproduced,0,'8.4 Project Directory Structure'
Ethernet MAC Verilog,0.125,1.4065802718445939,reproduced,0,'8.4 Project Directory Structure'
Ignored,0.325783113105,0.85714285714285721,Ignored,0,'Instruction Set Encoding'
B22,0.565470755267,0.85714285714285721,B22,0,'4.3.1 Encode immediate value'
Rn offset_12,0.1,1.1720171403794177,offset_12 B22 =,0,'4.3.1 Encode immediate value'
offset_12 B22,0.1,1.1720171403794177,Rn offset_12 B22,0,'4.3.1 Encode immediate value'
Rn offset_12 B22,0.125,1.1720171403794177,offset_12 B22,0,'4.3.1 Encode immediate value'
offset_12 B22 =,0.125,1.1720171403794177,Rn offset_12,0,'4.3.1 Encode immediate value'
Rn offset_12 B22 =,0.166666666667,1.1086317833451804,offset_12 B22 =,0,'4.3.1 Encode immediate value'
eq,0.45224856221,0.90029100056413891,Meaning,0,'4.1 Condition Encoding'
Meaning,0.201732257031,0.96686470843519234,Format,0,'4.1 Condition Encoding'
Format,0.066044342914,0.96686470843519234,Meaning,0,'4.3 Shifter Operand Encoding'
Shift Encoding,0.615020615492,0.75,Shift Encoding,0,'4.5 Shift Encoding'
hw/fpga/work,0.496626614979,1.150301363704608,execute,0,'8.4 Project Directory Structure'
hw,0.496626614979,1.150301363704608,execute,0,'8.4 Project Directory Structure'
end,0.383329886279,1.4020551172644105,request,0,'8.1 Amber Port List'
completed,0.253479531985,1.4996985204507607,40,0,'8.1 Amber Port List'
50,-0.0928013254861,1.2041180164089311,occur,0,'8.1 Amber Port List'
occur,-0.060545751443,1.2041180164089311,50,0,'8.1 Amber Port List'
execute,0.553207357436,1.4690359381635893,address vector,0,'8.1 Amber Port List'
Interface,0.0766734659349,1.4932679172881937,location,0,'8.1 Amber Port List'
executing,0.168773850117,1.09824850242153,location,0,'8.1 Amber Port List'
location,0.10052019636,2.8270661528346848,Wishbone Interface,0,'8.1 Amber Port List'
could,-0.060545751443,1.0793792286034731,50,0,'8.1 Amber Port List'
request,0.384489141512,1.4020551172644105,end,0,'8.1 Amber Port List'
cycles,0.294308445511,1.143642649849635,completed,0,'8.1 Amber Port List'
40,0.25504820751,1.4996985204507607,completed,0,'8.1 Amber Port List'
a23_alu.v,0.496626614979,1.150301363704608,execute,0,'8.2 Amber 23 Verilog Files'
synthesis process,0.402365447312,1.1694647503400464,IRQ vector,0,'8.4 Project Directory Structure'
project documentation,0.402365447312,1.1811519745014287,IRQ vector,0,'8.4 Project Directory Structure'
IRQ address,0.36066264736,1.1389635061966894,request,0,'8.1 Amber Port List'
address vector,0.546486724831,1.4690359381635893,execute,0,'8.1 Amber Port List'
IRQ vector,0.36066264736,1.3018862375997047,request,0,'8.1 Amber Port List'
"Interrupt request,",0.535399120567,1.4553919002617017,execute,0,'8.1 Amber Port List'
Wishbone Interface,0.1,2.8270661528346848,location,0,'8.1 Amber Port List'
IRQ mode,0.36066264736,1.0814613657015075,request,0,'8.1 Amber Port List'
Execute stage,0.36066264736,1.1140448591435914,end,0,'8.2 Amber 23 Verilog Files'
FPGA synthesis process,0.125,1.4654462687848442,location,0,'8.4 Project Directory Structure'
IRQ address vector,0.125,1.3714167195353806,location,0,'8.1 Amber Port List'
processor,0.509256918608,0.0,processor,0,'Amber FPGA System'
trace,0.370354021184,1.31480589467625,-o start.o,0,'10.7.1 Using the pre-compiled memory image'
start.o,0.594647501903,0.98134816882295517,-o,0,'10.2.1 GNU Tools Usage'
-c,0.744971391002,1.1931876140550897,-o,0,'10.2.1 GNU Tools Usage'
-o,0.700730617904,1.1931876140550897,-c,0,'10.2.1 GNU Tools Usage'
"Linux execution,",0.1,0.90909090909090906,"Linux execution,",0,'10.7.1 Using the pre-compiled memory image'
program trace,0.402365447312,1.0899445413360713,trace,0,'10.7.1 Using the pre-compiled memory image'
trace utility,0.402365447312,1.0449722706680358,trace,0,'10.7.1 Using the pre-compiled memory image'
-o boot-loader.o,0.402365447312,1.0449722706680358,trace,0,'10.2.1 GNU Tools Usage'
-c -o,0.761357662084,1.1185456026766385,-o,0,'10.2.1 GNU Tools Usage'
-o start.o,0.402365447312,1.31480589467625,trace,0,'10.2.1 GNU Tools Usage'
boot-loader.o boot-loader.c,0.402365447312,1.0899445413360713,trace,0,'10.2.1 GNU Tools Usage'
lsl,0.700730617904,1.5053637763870915,A23,0,'10.5 Hardware Tests'
ddr33,0.496626614979,1.3954873220568587,shift amount,0,'10.5 Hardware Tests'
uart_reg,0.496626614979,1.3954873220568587,shift amount,0,'10.5 Hardware Tests'
bcc,0.496626614979,1.3954873220568587,shift amount,0,'10.5 Hardware Tests'
A23,0.641110356321,1.5053637763870915,lsl,0,'11.1 Synthesis Results'
mov instruction,0.402365447312,1.0256671846889032,ddr33,0,'10.5 Hardware Tests'
mov instruction,0.402365447312,1.0256671846889032,uart_reg,0,'10.5 Hardware Tests'
mov instruction,0.402365447312,1.0256671846889032,bcc,0,'10.5 Hardware Tests'
shift amount,0.551119748929,1.5687987773338756,DDR3 memory,0,'10.5 Hardware Tests'
DDR3 memory,0.563420226014,1.5687987773338756,shift amount,0,'10.5 Hardware Tests'
etc,0.284275917852,0.0,etc,0,'10.4.3 Program Trace Utility'
12,0.249959811662,0.0,12,0,'Instruction Set Encoding'
executes,0.289909282423,2.3880357132061323,row,0,'10.5 Hardware Tests'
twice,0.284275917852,2.0757276777347524,executes,0,'10.5 Hardware Tests'
row,0.284275917852,2.3880357132061323,executes,0,'10.5 Hardware Tests'
IRQ,0.740426778,0.92808312241581692,whole bunch,0,'10.5 Hardware Tests'
whole,0.363040156725,1.0979114238587304,row,0,'10.5 Hardware Tests'
bunch,0.464387242208,1.3740069131688348,timer,0,'10.5 Hardware Tests'
timer,0.44153939469,1.3740069131688348,bunch,0,'10.5 Hardware Tests'
134,0.0295685664346,1.028113826454867,81,0,'11.1 Synthesis Results'
81,-0.0164183280581,1.028113826454867,134,0,'11.1 Synthesis Results'
137,0.201732257031,1.0948879787455357,row,0,'11.1 Synthesis Results'
whole bunch,0.546486724831,1.0118971638502809,bunch,0,'10.5 Hardware Tests'
random timer,0.546486724831,1.0452092226310674,bunch,0,'10.5 Hardware Tests'
sw/vmlinux,0.496626614979,1.7263535396688852,C source,0,'8.4 Project Directory Structure'
utilities,0.249112743906,1.211516149962748,Shell,0,'8.4 Project Directory Structure'
Shell,0.325783113105,1.211516149962748,utilities,0,'8.4 Project Directory Structure'
shift_imm,0.791625865481,0.92169651457045254,sw/vmlinux,0,'4.3.1 Encode immediate value'
C source,0.504763715677,1.7263535396688852,sw/vmlinux,0,'8.4 Project Directory Structure'
Offset Encoding,0.1,0.89879973766322896,C source,0,'4.3.1 Encode immediate value'
ldm1,0.496626614979,0.67792030095803102,138,0,'10.5 Hardware Tests'
138,0.0559100259783,0.67792030095803102,ldm1,0,'11.1 Synthesis Results'
embedded,0.253479531985,1.0751339830976061,passed,0,'10.7.1 Using the pre-compiled memory image'
format,0.0143615901369,1.0566742917317238,produces,0,'10.7.1 Using the pre-compiled memory image'
ext2,0.594647501903,1.0389086582410978,Project',0,'10.7.1 Using the pre-compiled memory image'
ngbbuild,0.496626614979,1.0601202604611117,name,0,'11 FPGA Synthesis'
netlist,0.269892984194,1.0637994335414751,Propagation,0,'11 FPGA Synthesis'
type,0.437108291861,1.0309603148995798,World,0,'10.3.1 With Modelsim'
brings,0.278283630645,1.0926066196451711,Propagation,0,'10.3.1 With Modelsim'
GUI,0.386987862936,1.0615993849505001,vmlinux.mem memory,0,'10.3.1 With Modelsim'
omit,0.325783113105,1.0418365706506658,gives,0,'10.3.1 With Modelsim'
simply,0.126247628058,1.0440083285415258,Define Propagation,0,'10.3.1 With Modelsim'
Create,0.284275917852,1.0925761483673539,called.,0,'10.7.2 Building the kernel from source'
r7,0.594647501903,1.0488849069167481,Project,0,'10.4.1 Disassembly Output File'
78,-0.0397103382971,1.0131491130218799,format,0,'10.4.1 Disassembly Output File'
354,0.228146544462,1.3206589073893578,passed,0,'10.4.1 Disassembly Output File'
name,0.47763521964,1.0601202604611117,ngbbuild,0,'10.4.3 Program Trace Utility'
gives,0.294308445511,1.1102964135335736,called.,0,'10.4.3 Program Trace Utility'
event,0.284275917852,1.0833459576806541,sure,0,'10.4.3 Program Trace Utility'
passed,0.227381562471,1.3206589073893578,354,0,'10.4.3 Program Trace Utility'
holds,0.0295685664346,1.0469424321314831,produces,0,'10.4.3 Program Trace Utility'
produces,0.0072971797281,1.0566742917317238,format,0,'10.4.3 Program Trace Utility'
called.,0.325783113105,1.1102964135335736,gives,0,'10.4.3 Program Trace Utility'
calling,0.0881493669137,1.0806967587350365,"Project Settings,",0,'10.4.3 Program Trace Utility'
colum,0.496626614979,1.0409910866780308,name,0,'10.4.3 Program Trace Utility'
World,0.421880122905,1.0483844543584309,"line mode,",0,'10.6.2 Hello World'
Settings,0.154939611231,1.0246472469335182,simply,0,'10.3.2 With Veritak'
Propagation,0.284275917852,1.1018672816096884,sure,0,'10.3.2 With Veritak'
Define,0.325783113105,1.0381191102347731,r0 register,0,'10.3.2 With Veritak'
sure,0.278283630645,1.1018672816096884,Propagation,0,'10.3.2 With Veritak'
compiling,0.154939611231,1.0236467652819341,Define Propagation,0,'10.3.2 With Veritak'
Project',0.640104819786,1.0457315655675112,Project,0,'10.3.2 With Veritak'
design,0.0480995206683,1.0316112957736066,calling,0,'10.3.2 With Veritak'
throughout,0.154939611231,1.0205393724445986,simply,0,'10.3.2 With Veritak'
Project,0.603052392172,1.0488849069167481,r7,0,'10.3.2 With Veritak'
propagate,0.325783113105,1.0571786653521598,r0 register,0,'10.3.2 With Veritak'
vmlinux.mem memory,0.402365447312,1.0615993849505001,GUI,0,'10.7.1 Using the pre-compiled memory image'
format ramdisk,0.402365447312,1.0474793481556164,r0 register,0,'10.7.1 Using the pre-compiled memory image'
ramdisk image,0.402365447312,1.0460405800296886,r0 register,0,'10.7.1 Using the pre-compiled memory image'
Modelsim GUI,0.1,1.0666625398245955,calling,0,'10.3.1 With Modelsim'
"line mode,",0.402365447312,1.0483844543584309,World,0,'10.3.1 With Modelsim'
"mvn r7,",0.402365447312,1.0585194157029751,GUI,0,'10.4.1 Disassembly Output File'
r0 register,0.36066264736,1.0575507250371108,vmlinux.mem memory,0,'10.4.3 Program Trace Utility'
Hello World,0.535399120567,1.020262082294954,colum,0,'10.6.2 Hello World'
Define Propagation,0.1,1.0456112114589338,calling,0,'10.3.2 With Veritak'
"Project Settings,",0.1,1.0806967587350365,calling,0,'10.3.2 With Veritak'
synthesize,0.464387242208,1.9335505129199368,"core instead,",0,'11 FPGA Synthesis'
"core instead,",0.402365447312,1.9335505129199368,synthesize,0,'11 FPGA Synthesis'
lrd,0.496626614979,0.5,lrd,0,'10.5 Hardware Tests'
str,0.720939217276,0.5,str,0,'10.5 Hardware Tests'
11.1,0.249112743906,0.54319931799909305,Synthesis Results,0,'11.1 Synthesis Results'
Synthesis Results,0.535399120567,0.54319931799909305,11.1,0,'11.1 Synthesis Results'
sbc,0.640104819786,0.0,sbc,0,'10.5 Hardware Tests'
_outbyte,0.496626614979,0.5,_outbyte,0,'10.4.3 Program Trace Utility'
276411,0.154939611231,0.5,276411,0,'10.4.3 Program Trace Utility'
1.2,0.192304589777,0.55371925024948276,Instruction,0,'1.2 Amber 25 Features'
Instruction,0.471739556313,0.55371925024948276,1.2,0,'Table of Contents'
timer_module.v,0.496626614979,0.0,timer_module.v,0,'Amber FPGA System'
Primary,0.325783113105,1.0572820383313331,interrupt controller,0,'Amber FPGA System'
interrupt controller,0.238139966448,1.0572820383313331,Primary,0,'Amber FPGA System'
interrupt,0.535790833915,1.563504054876006,SWI exception,0,'Instruction Set'
service,0.17127670262,2.1188593810649228,4.4,0,'Instruction Set'
handler,0.230020365557,1.5339492038839477,4.4,0,'Instruction Set'
Rd,0.768127919677,1.0062463737726448,SWI,0,'Instruction Set'
Rn,1.0,0.96823926448149888,Rd,0,'Instruction Set'
SWI,0.680522018531,1.0513174508789895,MULT,0,'Instruction Set'
MULT,0.640104819786,1.0513174508789895,SWI,0,'Instruction Set'
determine,0.17127670262,1.942197373528356,4.4,0,'Instruction Set'
requested,0.0072971797281,1.046499096962934,"Amber core,",0,'Instruction Set'
operating,0.126247628058,3.8972617540151351,Load register byte,0,'Instruction Set'
Software,0.392775368699,1.2932080111695661,system service,0,'Instruction Set'
CRn,0.680522018531,1.0171058169596632,MULT,0,'Instruction Set Encoding'
4.4,0.192304589777,2.1188593810649228,service,0,'4.3.1 Encode immediate value'
r13_irq,0.496626614979,2.2316429585689788,SWI exception,0,'Registers'
r14_svc,0.496626614979,2.2316429585689788,SWI exception,0,'Registers'
SWI exception,0.504763715677,2.2316429585689788,r13_irq,0,'Instruction Set'
SWI exception,0.504763715677,2.2316429585689788,r14_svc,0,'Instruction Set'
"Amber core,",0.1,1.6314238442914561,operating,0,'Instruction Set'
system service,0.327426392581,1.2932080111695661,Software,0,'Instruction Set'
exception handler,0.238139966448,1.4050859943879295,4.4,0,'Instruction Set'
Verilog Structure,0.535399120567,1.5249454271220722,SWI exception,0,'8.3 Amber 25 Verilog Files'
Core Verilog,0.535399120567,1.5361144787629673,SWI exception,0,'8.3 Amber 25 Verilog Files'
Load register byte,0.125,3.8972617540151351,operating,0,'Instruction Set'
SWI exception handler,0.125,1.8277890725757528,operating,0,'Instruction Set'
Carry,0.509508849197,1.0847627437137821,ia,0,'4.1 Condition Encoding'
vc,0.496626614979,1.0965894130488198,Equivalent,0,'4.1 Condition Encoding'
Overflow,0.0403740018042,1.0108352682544213,zeros,0,'4.1 Condition Encoding'
ia,0.496626614979,1.0965894130488198,Reverse,0,'4.5 Shift Encoding'
Right,0.270429514254,1.1022217873368521,leftmost,0,'4.5 Shift Encoding'
Stack,0.465509819372,1.0636962998484059,Equivalent,0,'4.5 Shift Encoding'
Equivalent,0.486948045702,1.0965894130488198,vc,0,'4.5 Shift Encoding'
Equivalent,0.486948045702,1.0965894130488198,not_sel,0,'4.5 Shift Encoding'
db,0.325783113105,1.0736485456688871,Logical,0,'4.5 Shift Encoding'
Logical,0.342636619512,1.0736485456688871,db,0,'4.5 Shift Encoding'
not_sel,0.496626614979,1.0965894130488198,Equivalent,0,'2.1 ALU'
inputs,0.154731025376,1.4467858576785355,Swaps,0,'2.1 ALU'
Swaps,0.154939611231,1.4467858576785355,inputs,0,'2.1 ALU'
Reverse,0.486948045702,1.0965894130488198,ia,0,'4.2 Opcode Encoding'
zeros,0.13500825394,1.3168761758614651,Swaps,0,'4.8 Booth's Multiplication Algorithm'
leftmost,0.284275917852,1.1022217873368521,Right,0,'4.8 Booth's Multiplication Algorithm'
Stack Load,0.535399120567,1.0391882031199111,ia,0,'4.5 Shift Encoding'
Decrement Before,0.1,1.2062086056907138,zeros,0,'4.5 Shift Encoding'
Increment After,0.1,1.2062086056907138,zeros,0,'4.5 Shift Encoding'
Shift Right,0.535399120567,1.0419188141046329,Carry,0,'4.5 Shift Encoding'
Load Equivalent,0.535399120567,1.0419188141046329,Carry,0,'4.5 Shift Encoding'
Stack Load Equivalent,0.672131147541,0.99352998799930548,Stack Load,0,'4.5 Shift Encoding'
created,0.392667347226,1.3163485173003624,generate,0,'8.4 Project Directory Structure'
scripts,0.276446711348,1.4502133081986393,full,0,'8.4 Project Directory Structure'
Holds,0.288669664629,1.7181667131246445,full,0,'8.4 Project Directory Structure'
generated,0.253321054228,1.301218592666864,scripts,0,'8.4 Project Directory Structure'
final,0.0915011746444,1.0077453786701094,well,0,'8.4 Project Directory Structure'
address,0.630588880222,1.0606489815173141,synthsis process,0,'8.1 Amber Port List'
generates,0.207888731938,1.0781927451092228,well,0,'8.1 Amber Port List'
full,0.298425104315,1.7181667131246445,Holds,0,'8.1 Amber Port List'
generate,0.36425024211,1.9507872501268326,Byte address,0,'8.1 Amber Port List'
i_wb_dat,0.496626614979,1.0874924857607826,compliment adder/subtractor,0,'8.1 Amber Port List'
a25_functions.v,0.496626614979,1.0874924857607826,compliment adder/subtractor,0,'8.3 Amber 25 Verilog Files'
well,0.175916034274,1.0781927451092228,generates,0,'8.3 Amber 25 Verilog Files'
a23_cache.v,0.496626614979,1.0874924857607826,compliment adder/subtractor,0,'8.2 Amber 23 Verilog Files'
encode_imm,0.496626614979,1.0874924857607826,compliment adder/subtractor,0,'4.3 Shifter Operand Encoding'
synthsis process,0.682101938918,1.0606489815173141,address,0,'8.4 Project Directory Structure'
Byte address,0.36066264736,1.9507872501268326,generate,0,'8.1 Amber Port List'
compliment adder/subtractor,0.546486724831,1.0874924857607826,i_wb_dat,0,'8.3 Amber 25 Verilog Files'
compliment adder/subtractor,0.546486724831,1.0874924857607826,a25_functions.v,0,'8.3 Amber 25 Verilog Files'
compliment adder/subtractor,0.546486724831,1.0874924857607826,a23_cache.v,0,'8.3 Amber 25 Verilog Files'
compliment adder/subtractor,0.546486724831,1.0874924857607826,encode_imm,0,'8.3 Amber 25 Verilog Files'
access type,0.546486724831,1.0159077246837787,i_wb_dat,0,'2.2.1 Load Example'
access type,0.546486724831,1.0159077246837787,a25_functions.v,0,'2.2.1 Load Example'
access type,0.546486724831,1.0159077246837787,a23_cache.v,0,'2.2.1 Load Example'
access type,0.546486724831,1.0159077246837787,encode_imm,0,'2.2.1 Load Example'
FPGA synthsis process,0.875,0.97747411613043911,synthsis process,0,'8.4 Project Directory Structure'
focus,0.284275917852,1.1740067047583329,modifications,0,'8.4 Project Directory Structure'
supporting,0.0881493669137,1.1011628442185504,FPGA synthesis makefile,0,'8.4 Project Directory Structure'
Contains,0.407713616852,1.1170046868047829,hardware,0,'8.4 Project Directory Structure'
modifications,0.270787330269,1.1918294498328097,Value,0,'8.4 Project Directory Structure'
verifying,0.154939611231,1.1745846144386223,FPGA synthesis makefile,0,'8.4 Project Directory Structure'
hardware,0.376196147277,1.1170046868047829,Contains,0,'8.4 Project Directory Structure'
a25_alu.v,0.496626614979,1.0051034745191869,Contains,0,'8.3 Amber 25 Verilog Files'
Value,0.240807527376,1.1918294498328097,modifications,0,'4.3.1 Encode immediate value'
FPGA synthesis,0.660491718133,0.96425225404830073,a25_alu.v,0,'8.4 Project Directory Structure'
FPGA synthesis makefile,0.125,1.1745846144386223,verifying,0,'8.4 Project Directory Structure'
Introduction,0.370371633306,0.0,Introduction,0,'Introduction'
Decode,0.464387242208,2.0213247810524644,datapath,0,'Amber 23 Pipeline Architecture'
received,0.201732257031,1.0191703378521337,Decode -The instruction,0,'Amber 23 Pipeline Architecture'
handles,0.0559100259783,1.2201705734210115,Decode -The,0,'Amber 23 Pipeline Architecture'
datapath,0.463670739296,2.0213247810524644,Decode,0,'Amber 23 Pipeline Architecture'
contains,0.293614598963,1.0061279906455618,received,0,'Amber 23 Pipeline Architecture'
prepared,0.0881493669137,1.5733980869123094,Decode -The,0,'Amber 23 Pipeline Architecture'
control,0.410067851744,1.1807315063795634,state,0,'Amber 23 Pipeline Architecture'
state,0.398817668625,1.2071490685141686,datapath control,0,'Amber 23 Pipeline Architecture'
Types,0.116303273495,1.3014431119000522,prepared,0,'Interrupts'
datapath control,0.402365447312,1.2071490685141686,state,0,'Amber 23 Pipeline Architecture'
fetch stage,0.761357662084,0.93618977567608574,contains,0,'Amber 23 Pipeline Architecture'
Decode -The,0.1,1.5733980869123094,prepared,0,'Amber 23 Pipeline Architecture'
Interrupt Types,0.1,1.5292905417652087,prepared,0,'Interrupts'
Decode -The instruction,0.125,1.2683912193553377,prepared,0,'Amber 23 Pipeline Architecture'
requests,0.0559100259783,1.0022351599057857,Either,0,'8.3 Amber 25 Verilog Files'
Either,0.154939611231,1.0202789863947874,fetches,0,'8.3 Amber 25 Verilog Files'
fetches,0.249112743906,1.0202789863947874,Either,0,'8.3 Amber 25 Verilog Files'
buffer,0.44153939469,1.9971955180718475,fp,0,'8.3 Amber 25 Verilog Files'
access,0.574687067698,1.0215802445064128,Store register,0,'8.3 Amber 25 Verilog Files'
buffered,0.0559100259783,1.0029409998760339,Either,0,'8.3 Amber 25 Verilog Files'
instance,0.325783113105,1.0804662504296159,read request,0,'8.3 Amber 25 Verilog Files'
r10_firq,0.496626614979,1.2733352050761759,buffer,0,'Registers'
fp,0.45224856221,1.9971955180718475,buffer,0,'Registers'
Store register,0.504763715677,1.2101778165126902,buffer,0,'Instruction Set'
read request,0.402365447312,1.3504745165625758,buffer,0,'8.3 Amber 25 Verilog Files'
"instruction fetches,",0.402365447312,1.2097544689515376,fp,0,'8.3 Amber 25 Verilog Files'
earlier,0.116303273495,1.1969312964744774,v2a ISA,0,'Introduction'
MMU,0.496626614979,1.6960888088493482,Linux kernel,0,'Introduction'
note,0.0559100259783,1.1580711809176492,v2a ISA,0,'Introduction'
explicitly,0.116303273495,1.1750500413106466,v2a ISA,0,'Introduction'
v2a,0.594647501903,1.0192994340972479,Linux kernel,0,'Introduction'
Versions,0.116303273495,1.4157438481127858,v2a ISA,0,'Introduction'
booting,0.228146544462,1.2960949099497441,variant,0,'Introduction'
variant,0.284275917852,1.2960949099497441,booting,0,'Introduction'
verified,-0.060545751443,0.99356767676957169,note,0,'Introduction'
2.6,0.116303273495,1.3719813377851242,v2a ISA,0,'Introduction'
2.4,0.168773850117,1.073911098602268,explicitly,0,'Introduction'
configurations,0.228146544462,1.2299089889021542,variant,0,'Introduction'
management,0.284275917852,1.1428222506816412,booting,0,'Introduction'
memory management,0.327426392581,1.2636215269571276,variant,0,'Introduction'
Linux kernel,0.504763715677,1.6960888088493482,MMU,0,'Introduction'
v2a ISA,0.1,1.4157438481127858,Versions,0,'Introduction'
management unit,0.327426392581,1.2433429479604254,variant,0,'Introduction'
Amber Amber,0.884615384615,0.94444444444444442,Amber Amber,0,'Amber 23 Pipeline Architecture'
hw/vlog/amber25,0.496626614979,1.3631767698344426,Amber module,0,'8.4 Project Directory Structure'
o_wb_cyc,0.496626614979,1.3631767698344426,Amber module,0,'8.1 Amber Port List'
a23_decode.v,0.496626614979,1.3631767698344426,Amber module,0,'8.2 Amber 23 Verilog Files'
offset,0.578336044003,1.0292426080966612,hw/vlog/amber25,0,'4.3.1 Encode immediate value'
offset,0.578336044003,1.0292426080966612,o_wb_cyc,0,'4.3.1 Encode immediate value'
offset,0.578336044003,1.0292426080966612,a23_decode.v,0,'4.3.1 Encode immediate value'
"Write enable,",0.1,0.90026969108890154,hw/vlog/amber25,0,'8.1 Amber Port List'
"Write enable,",0.1,0.90026969108890154,o_wb_cyc,0,'8.1 Amber Port List'
"Write enable,",0.1,0.90026969108890154,a23_decode.v,0,'8.1 Amber Port List'
Amber module,0.504763715677,1.3631767698344426,hw/vlog/amber25,0,'8.3 Amber 25 Verilog Files'
Amber module,0.504763715677,1.3631767698344426,o_wb_cyc,0,'8.3 Amber 25 Verilog Files'
Amber module,0.504763715677,1.3631767698344426,a23_decode.v,0,'8.3 Amber 25 Verilog Files'
Direction,0.11421235682,1.4144600401533458,Project directory structure,0,'8.1 Amber Port List'
i_irq,0.496626614979,1.0146669626793734,directory structure,0,'8.1 Amber Port List'
directory structure,0.402365447312,1.1085242243556948,Project directory,0,'8.4 Project Directory Structure'
Project directory,0.36066264736,1.162786336533542,"mov r1,",0,'8.4 Project Directory Structure'
Project directory,0.36066264736,1.162786336533542,"ldr r4,",0,'8.4 Project Directory Structure'
"mov r1,",0.402365447312,1.162786336533542,Project directory,0,'2.2.2 Store Example'
"ldr r4,",0.402365447312,1.162786336533542,Project directory,0,'2.2.1 Load Example'
Project directory structure,0.125,1.4144600401533458,Direction,0,'8.4 Project Directory Structure'
Instantiates,0.154939611231,0.91675727315444555,generation,0,'Amber FPGA System'
generation,0.276067103732,0.97972046904773513,generation logic,0,'Amber FPGA System'
PLL,0.425111848314,1.5144698470689963,generation logic,0,'Amber FPGA System'
reset generation,0.402365447312,1.3858523853017473,PLL,0,'Amber FPGA System'
generation logic,0.402365447312,1.5144698470689963,PLL,0,'Amber FPGA System'
unregistered,0.116303273495,1.2881121815118566,output,0,'Amber 23 Pipeline Architecture'
RAMs,0.313582672246,1.1726009272328273,decide,0,'Amber 23 Pipeline Architecture'
goes,0.201732257031,1.569076623385395,always,0,'Amber 23 Pipeline Architecture'
filled,0.116303273495,1.0864336544535569,output,0,'Amber 23 Pipeline Architecture'
outputs,-0.0990461770721,1.059219209894527,compared,0,'Amber 23 Pipeline Architecture'
main,0.462290637741,1.099546258365856,execution stage,0,'Amber 23 Pipeline Architecture'
later,0.192304589777,1.4688437733206858,goes,0,'Amber 23 Pipeline Architecture'
always,0.214953696569,1.569076623385395,goes,0,'Amber 23 Pipeline Architecture'
output,0.0987763567574,1.2881121815118566,unregistered,0,'Amber 23 Pipeline Architecture'
decide,0.284275917852,1.1726009272328273,RAMs,0,'Amber 23 Pipeline Architecture'
hit,0.249112743906,1.4561172303458312,registered,0,'Amber 23 Pipeline Architecture'
registered,0.244439073542,1.8452142991520528,Wishbone bus,0,'Amber 23 Pipeline Architecture'
hits,0.154939611231,1.153401502890139,unregistered,0,'Amber 23 Pipeline Architecture'
gets,0.0881493669137,1.2254270228122131,unregistered,0,'Amber 23 Pipeline Architecture'
compared,-0.060545751443,1.059219209894527,outputs,0,'Amber 23 Pipeline Architecture'
main memory,0.59315683476,1.0169593173240679,decode stage,0,'Amber 23 Pipeline Architecture'
Wishbone bus,0.238353790228,1.8452142991520528,registered,0,'Amber 23 Pipeline Architecture'
tag RAM,0.402365447312,1.0910742363772725,main,0,'Amber 23 Pipeline Architecture'
boot memory,0.402365447312,1.0296520769600421,main,0,'Amber 23 Pipeline Architecture'
decode stage,0.682101938918,1.0169593173240679,main memory,0,'Amber 23 Pipeline Architecture'
execution stage,0.402365447312,1.099546258365856,main,0,'Amber 23 Pipeline Architecture'
Accumulate,0.421880122905,3.2358483207426407,A21,0,'Instruction Set Encoding'
A21,0.425111848314,3.2358483207426407,Accumulate,0,'Instruction Set Encoding'
System,0.390897201972,1.6465958295299625,let x,0,'Table of Contents'
rightward,0.325783113105,1.3001879930988389,Let m,0,'4.8 Booth's Multiplication Algorithm'
performing,0.126247628058,2.0709521126448802,ALU Function Encoding,0,'4.8 Booth's Multiplication Algorithm'
multiplicand,0.284275917852,1.2093919495032408,let,0,'4.8 Booth's Multiplication Algorithm'
multiplier,0.175916034274,1.3391342834556224,repeatedly,0,'4.8 Booth's Multiplication Algorithm'
predetermined,0.116303273495,1.6264127507777357,represent,0,'4.8 Booth's Multiplication Algorithm'
represent,0.10052019636,3.2124629194482512,ALU Function,0,'4.8 Booth's Multiplication Algorithm'
involves,0.0295685664346,1.1443801975997332,represent,0,'4.8 Booth's Multiplication Algorithm'
repeatedly,0.154939611231,1.3391342834556224,multiplier,0,'4.8 Booth's Multiplication Algorithm'
respectively,-0.0397103382971,1.0946431484936718,involves,0,'4.8 Booth's Multiplication Algorithm'
let,0.256630607614,1.2093919495032408,multiplicand,0,'4.8 Booth's Multiplication Algorithm'
ALU Function,0.1,3.2124629194482512,represent,0,'2.1 ALU'
"product P,",0.402365447312,1.4114700733372489,System,0,'4.8 Booth's Multiplication Algorithm'
Let m,0.36066264736,1.3001879930988389,rightward,0,'4.8 Booth's Multiplication Algorithm'
let x,0.402365447312,1.6465958295299625,System,0,'4.8 Booth's Multiplication Algorithm'
ALU Function Encoding,0.125,2.0709521126448802,performing,0,'2.1 ALU'
Operand,0.36425024211,0.90018094335261001,Operand Encoding,0,'4.3 Shifter Operand Encoding'
4.3,0.184333610689,0.80869651659375341,Operand,0,'4.3 Shifter Operand Encoding'
Opcode Encoding,0.615020615492,0.80036188670522002,Operand,0,'4.2 Opcode Encoding'
Operand Encoding,0.615020615492,0.90018094335261001,Operand,0,'4.3 Shifter Operand Encoding'
Specification,0.562840830775,1.2694692983562867,MII,0,'Instruction Set'
timers,0.278283630645,1.0964188871323286,entire system,0,'Amber FPGA System'
needed,0.175916034274,1.0855007503704159,shifter_operand L24 =,0,'Amber FPGA System'
port,0.394438561194,1.7999833641120189,form,0,'Amber FPGA System'
MII,0.594647501903,1.2694692983562867,Specification,0,'Amber FPGA System'
including,0.151548648466,1.2159840936280264,shifter_operand L24 =,0,'Amber FPGA System'
Immediate,0.547310950698,1.1827019049679539,MII,0,'Instruction Set Encoding'
LR,0.496626614979,1.0737815602748124,Immediate,0,'Instruction Set Encoding'
I25,0.594647501903,1.0518210189146706,Specification,0,'Instruction Set Encoding'
L24,0.496626614979,1.0368907801374061,Immediate,0,'Instruction Set Encoding'
form,0.390655813696,1.7999833641120189,port,0,'Instruction Set Encoding'
Save,0.402863371845,1.5757091188207588,"run Linux,",0,'Instruction Set Encoding'
Link,0.402863371845,1.6236848787224887,"run Linux,",0,'Instruction Set Encoding'
U23,0.594647501903,1.1243704453952093,Specification,0,'Instruction Set Encoding'
PC,0.728007620877,0.98697646101401826,U23,0,'Instruction Set Encoding'
Cache Specification,0.1,1.1630579143179898,LR U23 =,0,'Cache'
"run Linux,",0.402365447312,1.6236848787224887,Link,0,'Amber FPGA System'
entire system,0.327426392581,1.0996641501086015,Immediate form,0,'Amber FPGA System'
LR U23,0.1,1.112886248373993,shifter_operand L24 =,0,'Instruction Set Encoding'
Immediate form,0.36066264736,1.2749791869807974,port,0,'Instruction Set Encoding'
Save PC,0.1,1.0839366257419667,including,0,'Instruction Set Encoding'
shifter_operand L24,0.1,1.112886248373993,LR U23 =,0,'Instruction Set Encoding'
shifter_operand L24 =,0.125,1.2159840936280264,including,0,'Instruction Set Encoding'
LR U23 =,0.125,1.1630579143179898,Cache Specification,0,'Instruction Set Encoding'
include,0.259594610098,1.4249078507930408,Common,0,'8.4 Project Directory Structure'
Common,0.278283630645,1.551897520319669,27,0,'8.4 Project Directory Structure'
bank,0.464387242208,2.2700013250427702,a25_write_back,0,'8.3 Amber 25 Verilog Files'
a25_write_back,0.496626614979,2.2700013250427702,bank,0,'8.3 Amber 25 Verilog Files'
27,0.276074062302,1.551897520319669,Common,0,'8.3 Amber 25 Verilog Files'
r15,0.680522018531,0.84394819862734338,include,0,'8.3 Amber 25 Verilog Files'
ld,0.496626614979,0.0,ld,0,'10.2.1 GNU Tools Usage'
usually,0.0072971797281,1.1921160348830004,number,0,'11.1 Synthesis Results'
shows,0.306438870451,1.0591274331292206,FPGA device,0,'11.1 Synthesis Results'
size,0.249119530513,1.2419890253515176,FPGA device,0,'11.1 Synthesis Results'
resource,0.378905098919,1.0787081928466469,size column,0,'11.1 Synthesis Results'
relative,-0.060545751443,1.14743347197461,usually,0,'11.1 Synthesis Results'
considers,0.116303273495,1.972190239027511,uses,0,'11.1 Synthesis Results'
critical,0.0881493669137,1.4128460010805064,considers,0,'11.1 Synthesis Results'
utilisation,0.496626614979,1.3059891862860442,column,0,'11.1 Synthesis Results'
number,0.048579864201,1.251649629793099,critical,0,'11.1 Synthesis Results'
uses,0.116558833387,1.972190239027511,considers,0,'11.1 Synthesis Results'
synthesizing,0.154939611231,1.2339360031839772,uses,0,'11.1 Synthesis Results'
column,0.49516758276,1.3059891862860442,utilisation,0,'11.1 Synthesis Results'
size column,0.402365447312,1.0787081928466469,resource,0,'11.1 Synthesis Results'
FPGA device,0.238353790228,1.2419890253515176,size,0,'11.1 Synthesis Results'
resource utilisation,0.402365447312,1.0393540964233234,resource,0,'11.1 Synthesis Results'
"Amber system,",0.535399120567,1.0685793554598444,utilisation,0,'11.1 Synthesis Results'
also,0.241385589537,0.5,also,0,'10.5 Hardware Tests'
ldm4,0.496626614979,0.5,ldm4,0,'10.5 Hardware Tests'
million,0.325783113105,1.0519531178031758,viewer,0,'10.7.1 Using the pre-compiled memory image'
wall,0.325783113105,1.0946405495484024,GTKWave viewer,0,'10.7.1 Using the pre-compiled memory image'
ticks,0.278283630645,1.1017465786920269,viewer,0,'10.7.1 Using the pre-compiled memory image'
takes,0.199716599957,1.1022770168428802,hour,0,'10.7.1 Using the pre-compiled memory image'
hour,0.154939611231,1.288872386091819,User FIRQ IRQ >,0,'10.7.1 Using the pre-compiled memory image'
completion,0.150170930512,1.2050761342773411,hour,0,'10.7.1 Using the pre-compiled memory image'
minutes,0.154939611231,1.2407269884098491,User FIRQ IRQ >,0,'10.7.1 Using the pre-compiled memory image'
trce,0.496626614979,1.0627235080639148,diagram,0,'11 FPGA Synthesis'
analysis,0.189895488053,1.1101847792366966,hour,0,'11 FPGA Synthesis'
timing,0.13500825394,1.181154256617716,hour,0,'11 FPGA Synthesis'
finished,0.278283630645,1.0724662860306799,wall,0,'11 FPGA Synthesis'
diagram,0.49049823746,1.1881705241917446,GTKWave,0,'10.4.2 VCD Output File'
viewing,0.154939611231,1.1925815907278794,User FIRQ IRQ >,0,'10.4.2 VCD Output File'
viewer,0.288669664629,1.1017465786920269,ticks,0,'10.4.2 VCD Output File'
grab,0.325783113105,1.0445312438312935,viewer,0,'10.4.2 VCD Output File'
GTKWave,0.496626614979,1.1881705241917446,diagram,0,'10.4.2 VCD Output File'
Build,0.325783113105,1.0816406136907046,viewer,0,'10.7.2 Building the kernel from source'
Usage,0.240807527376,1.0514434312217718,finished,0,'10.2.1 GNU Tools Usage'
FIRQ,0.744971391002,1.0071187212736303,GNU Tools Usage,0,'10.6.1 Boot Loader'
wall time,0.402365447312,1.0785865072920549,GTKWave viewer,0,'10.7.1 Using the pre-compiled memory image'
screen grab,0.402365447312,1.0392932536460273,GTKWave viewer,0,'10.4.2 VCD Output File'
GTKWave viewer,0.36066264736,1.0946405495484024,wall,0,'10.4.2 VCD Output File'
User FIRQ,0.1,1.0807251642383267,hour,0,'10.6.1 Boot Loader'
FIRQ IRQ,0.1,1.0762404328917528,hour,0,'10.6.1 Boot Loader'
GNU Tools Usage,0.672131147541,1.0071187212736303,FIRQ,0,'10.2.1 GNU Tools Usage'
FIRQ IRQ >,0.125,1.153514057523616,hour,0,'10.6.1 Boot Loader'
User FIRQ IRQ,0.125,1.1625442962014758,hour,0,'10.6.1 Boot Loader'
User FIRQ IRQ >,0.166666666667,1.288872386091819,hour,0,'10.6.1 Boot Loader'
FIRQ IRQ > SVC,0.166666666667,1.2728239201978289,hour,0,'10.6.1 Boot Loader'
Amber,0.903257961198,0.91327734181983078,Amber Core Hardware Verification,0,'10.5 Hardware Tests'
Hardware,0.417641012899,1.0816002700773411,Hardware Verification,0,'10.5 Hardware Tests'
Verification,0.10052019636,1.9135330764173424,Amber Core,0,'10.5 Hardware Tests'
Amber Core,0.1,1.9135330764173424,Verification,0,'10.5 Hardware Tests'
Hardware Verification,0.402365447312,1.0816002700773411,Hardware,0,'10.5 Hardware Tests'
Core Hardware,0.1,1.6851498073130067,Verification,0,'10.5 Hardware Tests'
Amber Core Hardware,0.125,1.2444768280486049,Verification,0,'10.5 Hardware Tests'
Core Hardware Verification,0.125,1.1833576210364538,Verification,0,'10.5 Hardware Tests'
Amber Core Hardware Verification,0.166666666667,1.0760422483416263,Core Hardware Verification,0,'10.5 Hardware Tests'
Core Hardware Verification Tests,0.166666666667,1.0760422483416263,Amber Core Hardware,0,'10.5 Hardware Tests'
subs,0.154939611231,0.0,subs,0,'10.5 Hardware Tests'
clear,0.387015887629,1.2191280210447857,complement notation,0,'4.1 Condition Encoding'
hi,0.421880122905,1.2047034607472074,complement notation,0,'4.1 Condition Encoding'
Increment,0.402863371845,1.6642797524854909,complement notation,0,'4.5 Shift Encoding'
extend,0.230020365557,1.03163823599116,remaining,0,'4.5 Shift Encoding'
ib,0.496626614979,1.0502517687539492,Empty,0,'4.5 Shift Encoding'
Shift,0.575240810287,1.0410797208818556,fd,0,'4.5 Shift Encoding'
sign,0.0441489409892,1.0299829510077265,two's,0,'4.5 Shift Encoding'
lsr,0.660313419159,1.0356717690785164,Stack Store Equivalent,0,'4.5 Shift Encoding'
Arithmetic,0.126247628058,1.269883222928835,two's,0,'4.5 Shift Encoding'
Empty,0.474407487217,1.0502517687539492,ib,0,'4.5 Shift Encoding'
fd,0.594647501903,1.0410797208818556,Shift,0,'4.5 Shift Encoding'
Descending,0.313582672246,1.0495352802354592,Selects,0,'4.5 Shift Encoding'
Selects,0.299734626934,1.0495352802354592,Descending,0,'2.1 ALU'
two's,0.116303273495,1.269883222928835,Arithmetic,0,'4.8 Booth's Multiplication Algorithm'
1.,0.116303273495,1.0385547461326907,Arithmetic,0,'4.8 Booth's Multiplication Algorithm'
Fill,0.531652712939,1.0822914406326019,Full Descending,0,'4.8 Booth's Multiplication Algorithm'
Fill,0.531652712939,1.0822914406326019,Empty Ascending,0,'4.8 Booth's Multiplication Algorithm'
Fill,0.531652712939,1.0822914406326019,Stack Store,0,'4.8 Booth's Multiplication Algorithm'
Fill,0.531652712939,1.0822914406326019,shifter_operand -Rn,0,'4.8 Booth's Multiplication Algorithm'
notation,0.230020365557,1.1160068653009196,remaining,0,'4.8 Booth's Multiplication Algorithm'
remaining,0.201732257031,1.1160068653009196,notation,0,'4.8 Booth's Multiplication Algorithm'
Increment Before,0.1,1.2120798577417449,two's,0,'4.5 Shift Encoding'
Full Descending,0.535399120567,1.0822914406326019,Fill,0,'4.5 Shift Encoding'
Empty Ascending,0.535399120567,1.0822914406326019,Fill,0,'4.5 Shift Encoding'
Store Equivalent,0.535399120567,1.0548609604217345,Fill,0,'4.5 Shift Encoding'
Stack Store,0.535399120567,1.0822914406326019,Fill,0,'4.5 Shift Encoding'
shifter_operand -Rn,0.535399120567,1.0822914406326019,Fill,0,'4.2 Opcode Encoding'
complement notation,0.402365447312,1.6642797524854909,Increment,0,'4.8 Booth's Multiplication Algorithm'
Stack Store Equivalent,0.672131147541,1.0356717690785164,lsr,0,'4.5 Shift Encoding'
turn,0.230020365557,1.2089639521320206,free,0,'10.4.1 Disassembly Output File'
AMBER_DECOMPILE,0.496626614979,1.1712731690953502,Trace Utility,0,'10.4.1 Disassembly Output File'
line,0.43324267182,1.224216303016858,Trace,0,'10.4.1 Disassembly Output File'
defined,-0.136461986681,0.93333333333333335,defined,0,'10.4.1 Disassembly Output File'
comment,0.189895488053,1.1057563414478042,turn,0,'10.4.1 Disassembly Output File'
Trace,0.402863371845,1.2302836475283034,trial version,0,'10.4.3 Program Trace Utility'
10.4.3,0.249112743906,1.1601345262917464,free,0,'10.4.3 Program Trace Utility'
Program,0.389370772244,1.1669796618007506,line,0,'10.4.3 Program Trace Utility'
free,0.20640970467,1.2089639521320206,turn,0,'10.3.2 With Veritak'
trial,0.325783113105,1.026216954995061,Program,0,'10.3.2 With Veritak'
visit,0.325783113105,1.0852051037339487,Program,0,'10.3.2 With Veritak'
Trace Utility,0.546486724831,1.1712731690953502,AMBER_DECOMPILE,0,'10.4.3 Program Trace Utility'
Veritak Verilog,0.1,1.0401373327551975,Veritak Verilog simulator,0,'10.3.2 With Veritak'
trial version,0.402365447312,1.2302836475283034,Trace,0,'10.3.2 With Veritak'
Veritak Verilog simulator,0.125,1.0401373327551975,Veritak Verilog,0,'10.3.2 With Veritak'
designed,-0.104828006559,0.99595845787880233,continues,0,'10.6.3 Ethmac Test'
follows,0.280315487829,1.0951261474679939,dumping,0,'10.6.3 Ethmac Test'
run,0.70601210115,1.0142013021473255,r10,0,'10.6.3 Ethmac Test'
ramdisk,0.594647501903,1.0520332543902311,MAC module,0,'10.7.1 Using the pre-compiled memory image'
prints,0.154939611231,1.1654179594113079,control register,0,'10.7.1 Using the pre-compiled memory image'
"World""",0.496626614979,1.0523404113943198,simulation,0,'10.7.1 Using the pre-compiled memory image'
mounts,0.249112743906,1.1536566884166621,error,0,'10.7.1 Using the pre-compiled memory image'
runs,0.289909282423,1.0898243750716003,follows,0,'10.7.1 Using the pre-compiled memory image'
program,0.467754973701,1.0499458395953236,simulation,0,'10.7.1 Using the pre-compiled memory image'
/sbin/init,0.496626614979,1.033867325019854,simulation,0,'10.7.1 Using the pre-compiled memory image'
"""Hello",0.496626614979,1.0431038682070868,simulation,0,'10.7.1 Using the pre-compiled memory image'
/dev/root,0.496626614979,1.049261563665242,simulation,0,'10.7.1 Using the pre-compiled memory image'
routing,0.154939611231,1.1819597553524388,control register,0,'11 FPGA Synthesis'
understands,0.154939611231,1.1612825104260254,control register,0,'10.3.1 With Modelsim'
-h',0.496626614979,1.0461827159361645,simulation,0,'10.3.1 With Modelsim'
dumping,0.288669664629,1.0951261474679939,follows,0,'10.4.2 VCD Output File'
turns,0.0881493669137,1.0576888697668203,control register,0,'10.4.2 VCD Output File'
configured,0.274283829305,1.0822291450638426,mounts,0,'10.4.2 VCD Output File'
thousand,0.325783113105,1.0369144608546697,follows,0,'10.4.2 VCD Output File'
error,0.259594610098,1.1536566884166621,mounts,0,'10.4.2 VCD Output File'
fatal,0.154939611231,1.0708585373455581,426,0,'10.4.2 VCD Output File'
continues,0.0559100259783,1.0578369229413043,terminates,0,'10.4.2 VCD Output File'
define,0.189895488053,1.0917434891543643,routing,0,'10.4.2 VCD Output File'
lenght,0.496626614979,1.024630781832621,simulation,0,'10.4.2 VCD Output File'
terminates,0.0881493669137,1.0782518564139523,426,0,'10.4.2 VCD Output File'
r11,0.594647501903,1.0520332543902311,MAC module,0,'10.4.1 Disassembly Output File'
429,0.116303273495,1.1294958789079959,control register,0,'10.4.1 Disassembly Output File'
426,0.116303273495,1.144553539246135,control register,0,'10.4.1 Disassembly Output File'
addr,0.45224856221,1.0500930578015264,simulation,0,'10.4.1 Disassembly Output File'
432,0.116303273495,1.1144382185698567,control register,0,'10.4.1 Disassembly Output File'
r10,0.640104819786,1.0167841270843951,ramdisk,0,'10.4.1 Disassembly Output File'
r10,0.640104819786,1.0167841270843951,r11,0,'10.4.1 Disassembly Output File'
00000011,0.154939611231,1.136469816514329,control register,0,'10.4.1 Disassembly Output File'
f0000000,0.496626614979,1.049261563665242,simulation,0,'10.4.1 Disassembly Output File'
c8,0.496626614979,1.0277096295616988,simulation,0,'10.4.1 Disassembly Output File'
c4,0.496626614979,1.0259435116003619,addr,0,'10.4.1 Disassembly Output File'
looks,0.0881493669137,1.0618095033215933,control register,0,'10.6.1 Boot Loader'
simulation,0.473080727555,1.0523404113943198,"World""",0,'10.6.1 Boot Loader'
MAC module,0.563420226014,1.0520332543902311,ramdisk,0,'10.6.3 Ethmac Test'
MAC module,0.563420226014,1.0520332543902311,r11,0,'10.6.3 Ethmac Test'
simple test,0.402365447312,1.0103275209050329,simulation,0,'10.6.3 Ethmac Test'
pass value,0.402365447312,1.031093015397522,addr,0,'10.7.1 Using the pre-compiled memory image'
simulation control,0.402365447312,1.0488604527675347,addr,0,'10.7.1 Using the pre-compiled memory image'
control register,0.140605577999,1.1819597553524388,routing,0,'10.7.1 Using the pre-compiled memory image'
test pass,0.402365447312,1.0266511560550189,addr,0,'10.7.1 Using the pre-compiled memory image'
type 'run,0.402365447312,1.0095898408403876,simulation,0,'10.3.1 With Modelsim'
"run understands,",0.402365447312,1.0118449582466751,addr,0,'10.3.1 With Modelsim'
AMBER_DUMP_LENGTH define,0.402365447312,1.0444185934250314,addr,0,'10.4.2 VCD Output File'
"test ethmac-test,",0.402365447312,1.0192480571508469,addr,0,'10.4.2 VCD Output File'
"mov r10,",0.402365447312,1.0207286769316815,addr,0,'10.4.1 Disassembly Output File'
"str r10,",0.402365447312,1.0133255780275094,addr,0,'10.4.1 Disassembly Output File'
"addr f0000000,",0.402365447312,1.0110652009696779,simulation,0,'10.4.1 Disassembly Output File'
run hello-world,0.402365447312,1.0207286769316815,addr,0,'10.6.2 Hello World'
help,0.208278214686,1.0397342968900281,SP605 development board,0,'11 FPGA Synthesis'
USB,0.496626614979,1.1813480613950769,UART connection,0,'12 Using Boot-Loader'
connection,0.455913283371,1.1561053429856694,USB,0,'12 Using Boot-Loader'
download,0.534713866294,1.4026178322594307,UART connection,0,'12 Using Boot-Loader'
SP605 development,0.36066264736,1.037983478524493,use boot-loader,0,'12 Using Boot-Loader'
USB port,0.36066264736,1.139272754589808,use boot-loader,0,'12 Using Boot-Loader'
UART connection,0.546486724831,1.4026178322594307,download,0,'12 Using Boot-Loader'
use boot-loader,0.402365447312,1.139272754589808,USB port,0,'12 Using Boot-Loader'
SP605 development board,0.125,1.0397342968900281,help,0,'12 Using Boot-Loader'
Xilinx SP605 development,0.125,1.0344363906380243,help,0,'12 Using Boot-Loader'
install,0.509508849197,1.0970918700721506,svn,0,'10.1 Installing the Amber project'
amber,0.531652712939,1.0538446104226766,svn,0,'10.1 Installing the Amber project'
svn,0.496626614979,1.0970918700721506,install,0,'10.1 Installing the Amber project'
co,0.284275917852,1.0803384956460091,Code,0,'10.1 Installing the Amber project'
password,0.325783113105,1.5058303813373186,Code,0,'10.1 Installing the Amber project'
Code,0.325559028362,1.5058303813373186,password,0,'10.2 Installing the Compiler'
chain,0.256630607614,1.0794763906430271,made,0,'10.2 Installing the Compiler'
easiest,0.325783113105,1.1686101271124396,Code,0,'10.2 Installing the Compiler'
Sourcery,0.680522018531,0.97576603685930496,tool chain,0,'10.2 Installing the Compiler'
package,0.42177745724,1.3041880570583211,easiest way,0,'10.2 Installing the Compiler'
compiled,0.116303273495,1.2024866175984934,GNU tool chain,0,'10.2 Installing the Compiler'
ready,-0.0397103382971,0.9709542911475888,"Sourcery package,",0,'10.2 Installing the Compiler'
need,0.198745604882,1.3448442684645374,made,0,'10.2 Installing the Compiler'
page,0.392775368699,1.4535519436845921,easiest way,0,'10.2 Installing the Compiler'
made,0.214953696569,1.3448442684645374,need,0,'10.2 Installing the Compiler'
"Sourcery package,",0.1,1.1790284513404341,compiled,0,'10.2 Installing the Compiler'
easiest way,0.402365447312,1.4535519436845921,page,0,'10.2 Installing the Compiler'
tool chain,0.402365447312,1.2869410255963745,page,0,'10.2 Installing the Compiler'
GNU cross-compiler,0.1,1.0859336566434084,compiled,0,'10.2 Installing the Compiler'
GNU tool,0.36066264736,1.1524816203329837,page,0,'10.2 Installing the Compiler'
GNU tool chain,0.125,1.2024866175984934,compiled,0,'10.2 Installing the Compiler'
"Code Sourcery package,",0.125,1.1928443977128509,compiled,0,'10.2 Installing the Compiler'
finally,0.116303273495,1.4821109942821269,"Fast Interrupt mode,",0,'10.5 Hardware Tests'
numbers,-0.00773124079412,0.99117954676560749,"Interrupt mode,",0,'10.5 Hardware Tests'
addr_ex,0.496626614979,1.0684764823484649,Interrupt,0,'10.5 Hardware Tests'
Adds,0.154939611231,1.2065020231213408,finally,0,'10.5 Hardware Tests'
adc,0.680522018531,0.94233402066604033,Interrupt,0,'10.5 Hardware Tests'
supervisor,0.389370772244,1.2417003387906536,adc instruction,0,'10.5 Hardware Tests'
Interrupt,0.546595939376,1.0684764823484649,addr_ex,0,'10.5 Hardware Tests'
"Interrupt mode,",0.1,1.3222512124127812,finally,0,'10.5 Hardware Tests'
supervisor mode,0.402365447312,1.0805667795968845,supervisor,0,'10.5 Hardware Tests'
adc instruction,0.402365447312,1.2417003387906536,supervisor,0,'10.5 Hardware Tests'
"Fast Interrupt mode,",0.125,1.4821109942821269,finally,0,'10.5 Hardware Tests'
working,0.0881493669137,1.370503379235646,Hyper Terminal,0,'10.7.2 Building the kernel from source'
modify,0.256630607614,1.2156066905953533,host,0,'10.7.2 Building the kernel from source'
tell,0.325783113105,1.1241098989049838,Terminal,0,'10.2.1 GNU Tools Usage'
ISA,0.720939217276,0.96737207875501541,applications,0,'10.2.1 GNU Tools Usage'
specify,0.17127670262,1.1386233860287993,host,0,'10.2.1 GNU Tools Usage'
create,0.517113560109,1.2725015539216866,Amber processor,0,'10.2.1 GNU Tools Usage'
compiler,0.208278214686,1.2319441232391819,host,0,'10.2.1 GNU Tools Usage'
linker,0.325783113105,1.0865370734468656,applications,0,'10.2.1 GNU Tools Usage'
applications,0.271616450042,1.3365942066976513,Terminal,0,'10.6.1 Boot Loader'
Hyper,0.325783113105,1.0931937714043167,applications,0,'10.6.1 Boot Loader'
Terminal,0.284275917852,1.3365942066976513,applications,0,'10.6.1 Boot Loader'
host,0.230020365557,1.2319441232391819,compiler,0,'10.6.1 Boot Loader'
Amber processor,0.504763715677,1.2725015539216866,create,0,'10.7.2 Building the kernel from source'
create bx,0.402365447312,1.0202774951082632,tell,0,'10.2.1 GNU Tools Usage'
create bx,0.402365447312,1.0202774951082632,Hyper,0,'10.2.1 GNU Tools Usage'
"GNU linker,",0.1,1.3010339956289625,working,0,'10.2.1 GNU Tools Usage'
correct version,0.402365447312,1.0521421302783911,Hyper,0,'10.2.1 GNU Tools Usage'
UART port,0.402365447312,1.0231742801237294,tell,0,'10.6.1 Boot Loader'
Hyper Terminal,0.1,1.370503379235646,working,0,'10.6.1 Boot Loader'
download longer,0.402365447312,1.0463485602474587,Hyper,0,'10.6.1 Boot Loader'
development board,1.0,0.95507137023428978,compiler,0,'10.6.1 Boot Loader'
19,0.185575099074,0.0,19,0,'Instruction Set Encoding'
47,-0.0164183280581,1.1776457152067115,44,0,'Table of Contents'
44,-0.060545751443,1.1776457152067115,47,0,'Table of Contents'
DDR3,0.768298628241,0.0,DDR3,0,'Amber FPGA System'
operands,-0.011685539227,1.3604995219547007,along,0,'Amber 23 Pipeline Architecture'
along,0.0295685664346,1.3604995219547007,operands,0,'Amber 23 Pipeline Architecture'
read,0.662488400094,0.875,read,0,'Amber 23 Pipeline Architecture'
back,0.29238851801,0.94062896516285166,"execute stage,",0,'Amber 23 Pipeline Architecture'
Execute,0.531652712939,0.92060819065021471,Interrupt Type,0,'Amber 23 Pipeline Architecture'
"execute stage,",0.402365447312,0.94062896516285166,back,0,'Amber 23 Pipeline Architecture'
"register bank,",0.402365447312,0.93804761582210616,back,0,'Amber 23 Pipeline Architecture'
Interrupt Type,0.1,1.1712626558460428,along,0,'Interrupts'
Spartan-6,0.760512368915,0.0,Spartan-6,0,'Amber FPGA System'
48,0.192324007355,0.0,48,0,'Table of Contents'
Contents,0.0559100259783,0.0,Contents,0,'Table of Contents'
involving,0.146327010405,1.264434680909029,occurs,0,'Introduction'
core's,0.249112743906,1.13425917435575,stalled,0,'Introduction'
require,0.0766734659349,1.0425362108900371,involving,0,'Introduction'
except,0.207888731938,1.3095129493906739,occurs,0,'Introduction'
good,0.228146544462,1.2056802212140212,occurs,0,'Introduction'
occurs,0.175916034274,1.3095129493906739,except,0,'Introduction'
Load,0.593562780051,1.0803982582875322,wishbone access,0,'Introduction'
stalled,0.288669664629,1.13425917435575,core's,0,'Introduction'
Set,0.451187219974,1.2724631489152045,"miss occurs,",0,'Instruction Set Encoding'
wishbone access,0.682101938918,1.2673224993000236,Set Encoding,0,'Introduction'
"miss occurs,",0.402365447312,1.2724631489152045,Set,0,'Introduction'
Set Encoding,0.615020615492,1.2673224993000236,wishbone access,0,'Instruction Set Encoding'
aid,0.256630607614,2.3967693520479099,100,0,'8.4 Project Directory Structure'
debugging,0.289909282423,1.5337384263828229,100,0,'8.4 Project Directory Structure'
sw/boot-loader,0.496626614979,1.0048125971291693,"register post-indexed,",0,'8.4 Project Directory Structure'
100,0.248999553762,2.3967693520479099,aid,0,'2.2.2 Store Example'
a25_icache.v,0.496626614979,1.0048125971291693,"register post-indexed,",0,'8.3 Amber 25 Verilog Files'
a25_core,0.700730617904,0.9759566238733407,'W',0,'8.3 Amber 25 Verilog Files'
'W',0.594647501903,1.0016277572821979,sw/boot-loader,0,'4.3.1 Encode immediate value'
'W',0.594647501903,1.0016277572821979,a25_icache.v,0,'4.3.1 Encode immediate value'
"register post-indexed,",0.402365447312,1.0048125971291693,sw/boot-loader,0,'4.3.1 Encode immediate value'
"register post-indexed,",0.402365447312,1.0048125971291693,a25_icache.v,0,'4.3.1 Encode immediate value'
Rn OR,0.1,1.3010299956639813,Rn OR shifter_operand,0,'4.2 Opcode Encoding'
Rn OR shifter_operand,0.125,1.3010299956639813,Rn OR,0,'4.2 Opcode Encoding'
Swap,0.425840884704,1.0584083863312834,accumulate,0,'Instruction Set'
third,0.0559100259783,1.1778300785323554,Swap Byte,0,'Instruction Set'
result,0.317384598162,1.2890091651473636,swaps,0,'Instruction Set'
given,0.214953696569,1.2251453255700619,swaps,0,'Instruction Set'
written,0.327860246072,1.2712121954355695,swaps,0,'Instruction Set'
Byte,0.481101475469,1.1078619318043952,r14_firq,0,'Instruction Set'
swaps,0.288669664629,1.2890091651473636,result,0,'Instruction Set'
accumulate,0.389370772244,1.1477353905495911,written,0,'Instruction Set'
r14_firq,0.496626614979,1.1078619318043952,Byte,0,'Registers'
Swap Byte,0.1,1.1778300785323554,third,0,'Instruction Set'
hw/vlog/tb,0.496626614979,2.3466566318449491,word,0,'8.4 Project Directory Structure'
strobe,0.256630607614,2.2512843109953273,starting,0,'8.1 Amber Port List'
cause,0.417061385282,1.0657178027072118,word,0,'8.3 Amber 25 Verilog Files'
a25_decode.v,0.496626614979,2.3466566318449491,word,0,'8.3 Amber 25 Verilog Files'
word,0.501844204082,2.3466566318449491,hw/vlog/tb,0,'8.3 Amber 25 Verilog Files'
word,0.501844204082,2.3466566318449491,a25_decode.v,0,'8.3 Amber 25 Verilog Files'
word,0.501844204082,2.3466566318449491,a23_multiply.v,0,'8.3 Amber 25 Verilog Files'
starting,0.253479531985,2.2512843109953273,strobe,0,'8.3 Amber 25 Verilog Files'
missed,0.278283630645,1.7752283725351283,strobe,0,'8.3 Amber 25 Verilog Files'
boundary,0.239338031103,2.1940197941044381,strobe,0,'8.3 Amber 25 Verilog Files'
a23_multiply.v,0.496626614979,2.3466566318449491,word,0,'8.2 Amber 23 Verilog Files'
Wishbone,0.59413705795,1.0751179470773993,Fetch stage,0,'8.2 Amber 23 Verilog Files'
instantiated,0.375940228064,1.0257289781379466,cause,0,'8.2 Amber 23 Verilog Files'
108,0.201732257031,1.6725136567754904,boundary,0,'2.2.1 Load Example'
Fetch stage,0.546486724831,1.3619263338804006,word,0,'8.2 Amber 23 Verilog Files'
"Register post-indexed,",0.1,0.99950275467610916,108,0,'4.3.1 Encode immediate value'
"Immediate post-indexed,",0.1,0.99950275467610916,108,0,'4.3.1 Encode immediate value'
le,0.45224856221,1.5234331581683334,bit,0,'4.1 Condition Encoding'
greater,0.068979091148,0.88297090823191415,Repeat,0,'4.1 Condition Encoding'
bit,0.41741515261,1.5234331581683334,le,0,'4.2 Opcode Encoding'
Update,0.509508849197,1.0617225775037167,Test equivalence,0,'4.2 Opcode Encoding'
Repeat,0.325783113105,1.1655305723123528,done y,0,'4.8 Booth's Multiplication Algorithm'
Test equivalence,0.546486724831,1.0617225775037167,Update,0,'4.2 Opcode Encoding'
done y,0.402365447312,1.4314949075574488,le,0,'4.8 Booth's Multiplication Algorithm'
flow3,0.496626614979,1.2924423840001593,sequence,0,'10.5 Hardware Tests'
middle,0.17127670262,1.0483641156641752,Checks,0,'10.5 Hardware Tests'
cache_swap_bug,0.496626614979,1.2924423840001593,sequence,0,'10.5 Hardware Tests'
Checks,0.249112743906,1.301546794324818,works,0,'10.5 Hardware Tests'
works,0.228146544462,1.301546794324818,Checks,0,'10.5 Hardware Tests'
sequence,0.536917126542,1.2924423840001593,flow3,0,'10.5 Hardware Tests'
sequence,0.536917126542,1.2924423840001593,cache_swap_bug,0,'10.5 Hardware Tests'
flush,0.402863371845,1.2558707194758929,flush function,0,'10.5 Hardware Tests'
104,0.0072971797281,0.92898439809551336,Checks,0,'11.1 Synthesis Results'
flush function,0.402365447312,1.2558707194758929,flush,0,'10.5 Hardware Tests'
standard,-0.171725411657,0.66666666666666674,standard,0,'10.5 Hardware Tests'
ldm2,0.496626614979,0.78528020063868742,149,0,'10.5 Hardware Tests'
149,0.0559100259783,0.78528020063868742,ldm2,0,'11.1 Synthesis Results'
S22,0.496626614979,1.5610564735774139,rightmost,0,'4.5 Shift Encoding'
rightmost,0.44153939469,1.5610564735774139,S22,0,'4.8 Booth's Multiplication Algorithm'
Examine,0.325783113105,0.88370076758957117,S22,0,'4.8 Booth's Multiplication Algorithm'
hw/vlog/xs6_ddr3,0.496626614979,1.1294880782109185,Scaled,0,'8.4 Project Directory Structure'
Testbench,0.496626614979,1.1294880782109185,Scaled,0,'8.4 Project Directory Structure'
Used,0.201732257031,1.0138860456700785,terminate,0,'8.1 Amber Port List'
terminate,0.284275917852,1.1696456220261806,Uses,0,'8.1 Amber Port List'
a25_decompile.v,0.496626614979,1.1294880782109185,Scaled,0,'8.3 Amber 25 Verilog Files'
Uses,0.288669664629,1.1696456220261806,terminate,0,'8.2 Amber 23 Verilog Files'
'B',0.594647501903,1.0528844190619191,/ index,0,'4.3.1 Encode immediate value'
Scaled,0.493833151091,1.1294880782109185,hw/vlog/xs6_ddr3,0,'4.3.1 Encode immediate value'
Scaled,0.493833151091,1.1294880782109185,Testbench,0,'4.3.1 Encode immediate value'
Scaled,0.493833151091,1.1294880782109185,a25_decompile.v,0,'4.3.1 Encode immediate value'
Register,0.501844204082,1.1068775104638848,hw/vlog/xs6_ddr3,0,'4.3.1 Encode immediate value'
Register,0.501844204082,1.1068775104638848,Testbench,0,'4.3.1 Encode immediate value'
Register,0.501844204082,1.1068775104638848,a25_decompile.v,0,'4.3.1 Encode immediate value'
address_nxt,0.660313419159,1.1882231403092409,pipeline stage,0,'2.2.1 Load Example'
pipeline stage,0.647824382899,1.1882231403092409,address_nxt,0,'8.3 Amber 25 Verilog Files'
/ index,0.546486724831,1.0729690189275001,Register,0,'4.3.1 Encode immediate value'
met,0.325783113105,1.2843018819766334,new,0,'11 FPGA Synthesis'
call,0.230020365557,1.0237088329013173,constrains,0,'11 FPGA Synthesis'
seed,0.421880122905,1.354819331961826,par step,0,'11 FPGA Synthesis'
increment,0.325783113105,1.1421509409883166,new,0,'11 FPGA Synthesis'
new,0.322566379326,1.2843018819766334,met,0,'11 FPGA Synthesis'
automatically,0.0295685664346,0.98597182212433943,constrains,0,'11 FPGA Synthesis'
rerun,0.325783113105,1.177688676235396,new,0,'11 FPGA Synthesis'
Simply,0.154939611231,1.0148180205633233,call,0,'11 FPGA Synthesis'
fails,0.154939611231,1.0118544164506587,call,0,'11 FPGA Synthesis'
par,0.454369627849,1.2441284530644592,seed,0,'11 FPGA Synthesis'
step,0.474084107084,1.1344268336285075,seed,0,'11 FPGA Synthesis'
constrains,0.154939611231,1.0237088329013173,call,0,'11 FPGA Synthesis'
par step,0.402365447312,1.354819331961826,seed,0,'11 FPGA Synthesis'
rerun map,0.402365447312,1.1689615866484886,seed,0,'11 FPGA Synthesis'
make,0.292668259522,0.0,make,0,'11 FPGA Synthesis'
barrel_shift,0.640104819786,0.0,barrel_shift,0,'10.5 Hardware Tests'
-ALU,0.496626614979,1.0085557282296345,-ALU Structure,0,'2.1 ALU'
18,0.28123075142,0.91673144664817985,-ALU Structure,0,'Table of Contents'
-ALU Structure,0.402365447312,1.0085557282296345,-ALU,0,'2.1 ALU'
models,0.201732257031,1.0806232527879378,wrappers,0,'8.4 Project Directory Structure'
wrappers,0.154939611231,1.0806232527879378,models,0,'8.4 Project Directory Structure'
normally,0.0881493669137,1.0389526595316305,wrappers,0,'8.4 Project Directory Structure'
generic,-0.0793936752676,0.96712586813329426,wrappers,0,'8.4 Project Directory Structure'
ownership,0.325783113105,1.0128746000687385,Hardware libary,0,'8.1 Amber Port List'
i_wb_err,0.496626614979,1.0895799281524505,Xilinx library,0,'8.1 Amber Port List'
Co-processor,0.577580199228,1.4339014237402381,Xilinx library,0,'8.3 Amber 25 Verilog Files'
a25_dcache.v,0.496626614979,1.0895799281524505,Xilinx library,0,'8.3 Amber 25 Verilog Files'
alu,0.594647501903,1.2388820340909428,Co-processor,0,'8.2 Amber 23 Verilog Files'
a23_fetch.v,0.496626614979,1.0895799281524505,Xilinx library,0,'8.2 Amber 23 Verilog Files'
register_bank,0.594647501903,1.3924490560065488,Co-processor,0,'8.2 Amber 23 Verilog Files'
Xilinx library,0.563420226014,1.4339014237402381,Co-processor,0,'8.4 Project Directory Structure'
Hardware libary,0.402365447312,1.0128746000687385,ownership,0,'8.4 Project Directory Structure'
bus ownership,0.402365447312,1.0102996800549908,ownership,0,'8.1 Amber Port List'
execute pipeline,0.546486724831,1.3770571383647798,Xilinx library,0,'8.2 Amber 23 Verilog Files'
release,0.17127670262,1.5631295478491785,provided,0,'12.2 Configure the FPGA'
terms,0.239338031103,4.8833135298293016,provided,0,'12.2 Configure the FPGA'
provided,0.228643256956,4.8833135298293016,terms,0,'12.2 Configure the FPGA'
map,0.294959183677,1.1128981280157435,renamed,0,'11 FPGA Synthesis'
placement,0.256630607614,1.3465375451731703,renamed,0,'11 FPGA Synthesis'
50000,0.154939611231,1.092299657177709,part,0,'10.4.2 VCD Output File'
incorporated,0.154939611231,1.0349169228877244,Linux file system,0,'10.7.2 Building the kernel from source'
renamed,0.249112743906,1.3465375451731703,placement,0,'10.7.2 Building the kernel from source'
case,0.348318180815,1.2725583018913917,Linux file,0,'10.7.2 Building the kernel from source'
image,0.576342503927,1.1720734887667483,boot,0,'10.7.2 Building the kernel from source'
init,0.630455625053,1.0966373290001872,vmlinux.mem,0,'10.7.2 Building the kernel from source'
vmlinux.mem,0.594647501903,1.1720670734539815,image,0,'10.7.2 Building the kernel from source'
part,0.175251605773,1.092299657177709,50000,0,'10.7.2 Building the kernel from source'
bare,0.325783113105,1.2157137108959863,case,0,'10.7.2 Building the kernel from source'
bones,0.154939611231,1.0576872857360682,part,0,'10.7.2 Building the kernel from source'
RAM,0.474407487217,1.108878832300223,AMBER_TEST_NAME,0,'10.7.2 Building the kernel from source'
boot,0.568153707571,1.1720734887667483,image,0,'10.7.2 Building the kernel from source'
change,0.398986802259,1.2084281360694051,vmlinux.mem file,0,'10.3.2 With Veritak'
BOOT_MEM_FILE,0.496626614979,1.1634295464254991,Ethmac Test,0,'10.3.2 With Veritak'
AMBER_TEST_NAME,0.496626614979,1.1815883849172213,Ethmac Test,0,'10.3.2 With Veritak'
edit,0.325783113105,1.2049280253511871,case,0,'10.3.2 With Veritak'
Ethmac Test,0.504763715677,1.1815883849172213,AMBER_TEST_NAME,0,'10.6.3 Ethmac Test'
init file,0.546486724831,1.0940952213733079,boot,0,'10.7.2 Building the kernel from source'
format disk,0.402365447312,1.1226047859231794,change,0,'10.7.2 Building the kernel from source'
boot process,0.546486724831,1.157491477384732,image,0,'10.7.2 Building the kernel from source'
vmlinux.mem file,0.402365447312,1.2084281360694051,change,0,'10.7.2 Building the kernel from source'
image file,0.402365447312,1.1839071788847693,change,0,'10.7.2 Building the kernel from source'
disk image,0.682101938918,1.0167393724045528,init,0,'10.7.2 Building the kernel from source'
RAM disk,0.546486724831,1.1162352734611451,boot,0,'10.7.2 Building the kernel from source'
Linux file,0.36066264736,1.2725583018913917,case,0,'10.7.2 Building the kernel from source'
file system,0.402365447312,1.0757141087285746,case,0,'10.7.2 Building the kernel from source'
run boot-loader,0.402365447312,1.196167657477087,change,0,'10.6.1 Boot Loader'
Linux file system,0.125,1.0523753843315866,50000,0,'10.7.2 Building the kernel from source'
encode,0.284275917852,1.1333060384327525,adjusted,0,'4.3.1 Encode immediate value'
shown,0.0611903276021,0.80000000000000004,shown,0,'4.3.1 Encode immediate value'
adjusted,0.201732257031,1.1333060384327525,encode,0,'4.3.1 Encode immediate value'
access Post-indexed:,0.402365447312,0.84113493734624756,encode,0,'4.3.1 Encode immediate value'
"access I25,",0.402365447312,0.91334632946158956,encode,0,'4.3.1 Encode immediate value'
mlas_bug,0.496626614979,0.76482109875335458,mla,0,'10.5 Hardware Tests'
mla,0.640104819786,0.76482109875335458,mlas_bug,0,'10.5 Hardware Tests'
changed,0.184333610689,1.0756021530673239,stop,0,'12.1 Configure HyperTerminal'
flow,0.417641012899,1.2493341585696534,run -a,0,'12.1 Configure HyperTerminal'
stop,0.230020365557,1.2120349228366354,flow control,0,'12.1 Configure HyperTerminal'
prior,-0.0928013254861,0.92621812045835572,changed,0,'12.1 Configure HyperTerminal'
parity,0.256630607614,1.2036244525965825,flow control,0,'12.1 Configure HyperTerminal'
-a,0.496626614979,1.0284589075075137,flow,0,'10.5 Hardware Tests'
"Verilog code,",0.1,1.0390551888753321,changed,0,'12.1 Configure HyperTerminal'
hardware flow,0.402365447312,1.0906669667526012,flow,0,'12.1 Configure HyperTerminal'
flow control,0.238139966448,1.2120349228366354,stop,0,'12.1 Configure HyperTerminal'
stop bit,0.402365447312,1.1586671918170521,flow,0,'12.1 Configure HyperTerminal'
"parity bits,",0.402365447312,1.226667416881503,flow,0,'12.1 Configure HyperTerminal'
run -a,0.402365447312,1.2493341585696534,flow,0,'10.5 Hardware Tests'
look,0.284275917852,1.6979731650108025,locate,0,'10.5 Hardware Tests'
elements,0.184333610689,1.1760996775863355,locate,0,'10.2 Installing the Compiler'
locate,0.256630607614,1.6979731650108025,look,0,'10.2 Installing the Compiler'
file hw-tests.log,0.402365447312,0.95910915310098177,locate,0,'10.5 Hardware Tests'
running,-0.0793936752676,1.310601349482367,80,0,'10.5 Hardware Tests'
using,0.0697402302325,1.6601336343894937,136,0,'10.5 Hardware Tests'
irq_stm,0.496626614979,1.0073334813396866,simple algorithm,0,'10.5 Hardware Tests'
80,-0.060545751443,1.310601349482367,running,0,'10.5 Hardware Tests'
136,0.0295685664346,1.6601336343894937,using,0,'11.1 Synthesis Results'
41,0.126247628058,1.4131578192839778,using,0,'11.1 Synthesis Results'
simple algorithm,0.402365447312,1.0073334813396866,irq_stm,0,'10.5 Hardware Tests'
mem,0.496626614979,1.0282265406211939,DMA,0,'10.5 Hardware Tests'
ethernet,0.496626614979,1.04586812850944,DMA,0,'10.5 Hardware Tests'
fit,0.0825324888173,1.0303107588015288,Ethmac DMA,0,'10.5 Hardware Tests'
tb_uart,0.496626614979,1.0423398109317907,DMA,0,'10.5 Hardware Tests'
transmit,0.208278214686,1.1171507898555257,transmitted,0,'10.5 Hardware Tests'
DMA,0.45224856221,1.0493964460870893,cache2,0,'10.5 Hardware Tests'
DMA,0.45224856221,1.0493964460870893,RAM8,0,'10.5 Hardware Tests'
packet,0.284275917852,1.1703414232701532,receive,0,'10.5 Hardware Tests'
loopback,0.660313419159,1.0774048163492773,A25,0,'10.5 Hardware Tests'
hiboot,0.496626614979,1.0246982230435446,DMA,0,'10.5 Hardware Tests'
put,0.201732257031,1.0750279547243133,transmitted,0,'10.5 Hardware Tests'
entire,0.384489141512,1.1046811114600277,hiboot mem,0,'10.5 Hardware Tests'
receive,0.291593885944,1.1703414232701532,packet,0,'10.5 Hardware Tests'
transmitted,0.21327078922,1.1171507898555257,transmit,0,'10.5 Hardware Tests'
cache2,0.496626614979,1.0493964460870893,DMA,0,'10.5 Hardware Tests'
frame,0.325783113105,1.17500032100489,correctly,0,'10.5 Hardware Tests'
correctly,0.307126534777,1.17500032100489,frame,0,'10.5 Hardware Tests'
A25,0.634928350886,1.0774048163492773,loopback,0,'11.1 Synthesis Results'
RAM8,0.496626614979,1.0493964460870893,DMA,0,'11.1 Synthesis Results'
code sequence,0.402365447312,1.044863333482869,entire,0,'10.5 Hardware Tests'
hiboot mem,0.402365447312,1.1046811114600277,entire,0,'10.5 Hardware Tests'
entire sequence,0.402365447312,1.0417818263769425,DMA access,0,'10.5 Hardware Tests'
loopback mode,0.682101938918,1.0424191416971176,A25,0,'10.5 Hardware Tests'
DMA access,0.36066264736,1.0685233840900916,entire,0,'10.5 Hardware Tests'
Ethmac DMA,0.1,1.0303107588015288,fit,0,'10.5 Hardware Tests'
Ethmac DMA access,0.125,1.0240823996531185,Ethmac DMA,0,'10.5 Hardware Tests'
ethmac_tx,0.496626614979,1.3073647306423677,return address,0,'10.5 Hardware Tests'
Branch,0.532133095104,1.5514382424555899,return address,0,'10.5 Hardware Tests'
uart_tx,0.496626614979,1.3073647306423677,return address,0,'10.5 Hardware Tests'
return,0.441214848599,1.2258386183780496,Test Branch,0,'10.5 Hardware Tests'
cache1,0.496626614979,1.3073647306423677,return address,0,'10.5 Hardware Tests'
Link instruction,0.36066264736,1.1139504355734795,correct return,0,'10.5 Hardware Tests'
Test Branch,0.402365447312,1.2258386183780496,return,0,'10.5 Hardware Tests'
return address,0.524242250059,1.5514382424555899,Branch,0,'10.5 Hardware Tests'
Ethernet MAC,0.754081632653,0.94538076457787468,correct return,0,'10.5 Hardware Tests'
correct return,0.402365447312,1.1139504355734795,Link instruction,0,'10.5 Hardware Tests'
boot-loader.mem,0.594647501903,1.0057875814478148,-C,0,'10.2.1 GNU Tools Usage'
-C,0.496626614979,1.0299450488037205,> boot-loader.mem,0,'10.2.1 GNU Tools Usage'
boot-loader_memparams.v arm-none-linux-gnueabi-objdump,0.402365447312,1.0128335923444516,-C,0,'10.2.1 GNU Tools Usage'
> boot-loader.mem,0.402365447312,1.0299450488037205,-C,0,'10.2.1 GNU Tools Usage'
boot-loader.mem boot-loader_memparams.v,0.402365447312,1.0171114564592689,-C,0,'10.2.1 GNU Tools Usage'
> boot-loader.dis,0.402365447312,1.021389320574086,-C,0,'10.2.1 GNU Tools Usage'
