INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
