IP Upgrade report for DDR3_VIP
Thu Aug 01 15:12:08 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Aug 01 15:12:08 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DDR3_VIP                                    ;
; Top-level Entity Name        ; DDR3_VIP                                    ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; soc_system  ; Qsys           ; 16.0    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Platform Designer file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2019.08.01.15:03:04 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.08.01.15:03:04 Info: Finished upgrading the ip cores
Info: 2019.08.01.15:04:20 Info: Saving generation log to C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system
Info: 2019.08.01.15:04:20 Info: Starting: Create simulation model
Info: 2019.08.01.15:04:20 Info: qsys-generate C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.08.01.15:04:20 Info: Loading DDR3_VIP
Info: 2019.08.01.15:04:21 Info: Reading input file
Info: 2019.08.01.15:04:21 Info: Adding alt_vip_cl_cvo_0 [alt_vip_cl_cvo 18.1]
Info: 2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_cvo_0
Info: 2019.08.01.15:04:21 Info: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.1]
Info: 2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_tpg_0
Info: 2019.08.01.15:04:21 Info: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Info: 2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_vfb_0
Info: 2019.08.01.15:04:21 Info: Adding clk_50 [clock_source 18.1]
Info: 2019.08.01.15:04:21 Info: Parameterizing module clk_50
Info: 2019.08.01.15:04:21 Info: Adding ddr3_0 [terasic_hps_ddr3 1.0]
Info: 2019.08.01.15:04:27 Info: Parameterizing module ddr3_0
Info: 2019.08.01.15:04:27 Info: Adding pll_0 [altera_pll 18.1]
Info: 2019.08.01.15:04:27 Info: Parameterizing module pll_0
Info: 2019.08.01.15:04:27 Info: Building connections
Info: 2019.08.01.15:04:27 Info: Parameterizing connections
Info: 2019.08.01.15:04:27 Info: Validating
Info: 2019.08.01.15:04:37 Info: Done reading input file
Info: 2019.08.01.15:04:56 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel
Info: 2019.08.01.15:04:56 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)
Info: 2019.08.01.15:04:56 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.08.01.15:04:56 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.08.01.15:04:56 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: 2019.08.01.15:04:56 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2019.08.01.15:04:56 Info: soc_system.pll_0: Able to implement PLL with user settings
Info: 2019.08.01.15:05:01 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2019.08.01.15:05:48 Info: alt_vip_cl_cvo_0: "soc_system" instantiated alt_vip_cl_cvo "alt_vip_cl_cvo_0"
Info: 2019.08.01.15:05:50 Info: alt_vip_cl_tpg_0: "soc_system" instantiated alt_vip_cl_tpg "alt_vip_cl_tpg_0"
Info: 2019.08.01.15:05:54 Info: alt_vip_cl_vfb_0: "soc_system" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: 2019.08.01.15:06:01 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide.
Info: 2019.08.01.15:06:01 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide.
Info: 2019.08.01.15:06:10 Info: ddr3_0: "soc_system" instantiated terasic_hps_ddr3 "ddr3_0"
Info: 2019.08.01.15:06:10 Info: pll_0: Generating simgen model
Info: 2019.08.01.15:07:05 Info: pll_0: Simgen was successful
Info: 2019.08.01.15:07:05 Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: 2019.08.01.15:07:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.01.15:07:12 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.08.01.15:07:12 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2019.08.01.15:07:14 Info: video_in: "alt_vip_cl_cvo_0" instantiated alt_vip_video_input_bridge "video_in"
Info: 2019.08.01.15:07:15 Info: scheduler: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_scheduler "scheduler"
Info: 2019.08.01.15:07:15 Info: sop_align: "alt_vip_cl_cvo_0" instantiated alt_vip_pip_sop_realign "sop_align"
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:15 Info: cvo_core: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_core "cvo_core"
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:16 Info: video_out: "alt_vip_cl_tpg_0" instantiated alt_vip_video_output_bridge "video_out"
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl
Info: 2019.08.01.15:07:16 Info: scheduler: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_multi_scheduler "scheduler"
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:17 Info: core_0: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_bars_alg_core "core_0"
Info: 2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:19 Info: video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info: 2019.08.01.15:07:19 Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:19 Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:20 Info: rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:20 Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:07:20 Info: address_span_extender_0: "ddr3_0" instantiated altera_address_span_extender "address_span_extender_0"
Info: 2019.08.01.15:07:20 Info: hps: "Running  for module: hps"
Info: 2019.08.01.15:07:21 Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.08.01.15:07:22 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.08.01.15:07:23 Warning: hps: set_interface_assignment: Interface "hps_io" does not exist
Info: 2019.08.01.15:07:28 Info: hps: "ddr3_0" instantiated altera_hps "hps"
Error: 2019.08.01.15:07:28 Error: hps_reset_manager_0: hps_reset_manager does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: 2019.08.01.15:07:28 Error: Generation stopped, 26 or more modules remaining
Info: 2019.08.01.15:07:28 Info: soc_system: Done "soc_system" with 40 modules, 107 files
Error: 2019.08.01.15:07:28 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: 2019.08.01.15:07:28 Info: Finished: Create simulation model
Info: 2019.08.01.15:07:28 Info: Starting: Create Modelsim Project.
Info: 2019.08.01.15:07:28 Info: sim-script-gen --spd=C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system\soc_system.spd --output-directory=C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:28 Info: Doing: ip-make-simscript --spd=C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system\soc_system.spd --output-directory=C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info:     mentor
Info: 2019.08.01.15:07:34 Info: Generating the following file(s) for VCS simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info:     synopsys/vcs
Info: 2019.08.01.15:07:34 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info:     synopsys/vcsmx
Info: 2019.08.01.15:07:34 Info:     synopsys/vcsmx
Info: 2019.08.01.15:07:34 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info:     cadence
Info: 2019.08.01.15:07:34 Info:     cadence
Info: 2019.08.01.15:07:34 Info:     cadence
Info: 2019.08.01.15:07:34 Info:     11 .cds.lib files in cadence/cds_libs
Info: 2019.08.01.15:07:34 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info:     aldec
Info: 2019.08.01.15:07:34 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation
Info: 2019.08.01.15:07:34 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.08.01.15:07:34 Info: Finished: Create Modelsim Project.
Info: 2019.08.01.15:07:34 Info: Starting: Create block symbol file (.bsf)
Info: 2019.08.01.15:07:34 Info: qsys-generate C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system.qsys --block-symbol-file --output-directory=C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.08.01.15:07:35 Info: Loading DDR3_VIP
Info: 2019.08.01.15:07:36 Info: Reading input file
Info: 2019.08.01.15:07:36 Info: Adding alt_vip_cl_cvo_0 [alt_vip_cl_cvo 18.1]
Info: 2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_cvo_0
Info: 2019.08.01.15:07:36 Info: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.1]
Info: 2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_tpg_0
Info: 2019.08.01.15:07:36 Info: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Info: 2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_vfb_0
Info: 2019.08.01.15:07:36 Info: Adding clk_50 [clock_source 18.1]
Info: 2019.08.01.15:07:36 Info: Parameterizing module clk_50
Info: 2019.08.01.15:07:36 Info: Adding ddr3_0 [terasic_hps_ddr3 1.0]
Info: 2019.08.01.15:07:42 Info: Parameterizing module ddr3_0
Info: 2019.08.01.15:07:42 Info: Adding pll_0 [altera_pll 18.1]
Info: 2019.08.01.15:07:42 Info: Parameterizing module pll_0
Info: 2019.08.01.15:07:42 Info: Building connections
Info: 2019.08.01.15:07:42 Info: Parameterizing connections
Info: 2019.08.01.15:07:42 Info: Validating
Info: 2019.08.01.15:07:52 Info: Done reading input file
Info: 2019.08.01.15:08:08 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel
Info: 2019.08.01.15:08:08 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)
Info: 2019.08.01.15:08:08 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.08.01.15:08:08 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.08.01.15:08:08 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: 2019.08.01.15:08:08 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2019.08.01.15:08:08 Info: soc_system.pll_0: Able to implement PLL with user settings
Info: 2019.08.01.15:08:10 Info: qsys-generate succeeded.
Info: 2019.08.01.15:08:10 Info: Finished: Create block symbol file (.bsf)
Info: 2019.08.01.15:08:10 Info:
Info: 2019.08.01.15:08:10 Info: Starting: Create HDL design files for synthesis
Info: 2019.08.01.15:08:10 Info: qsys-generate C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Dejan\13m041vs_projekat\resources\FPGA\DDR3_VIP\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.08.01.15:08:10 Info: Loading DDR3_VIP
Info: 2019.08.01.15:08:11 Info: Reading input file
Info: 2019.08.01.15:08:11 Info: Adding alt_vip_cl_cvo_0 [alt_vip_cl_cvo 18.1]
Info: 2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_cvo_0
Info: 2019.08.01.15:08:11 Info: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.1]
Info: 2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_tpg_0
Info: 2019.08.01.15:08:11 Info: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Info: 2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_vfb_0
Info: 2019.08.01.15:08:11 Info: Adding clk_50 [clock_source 18.1]
Info: 2019.08.01.15:08:11 Info: Parameterizing module clk_50
Info: 2019.08.01.15:08:11 Info: Adding ddr3_0 [terasic_hps_ddr3 1.0]
Info: 2019.08.01.15:08:17 Info: Parameterizing module ddr3_0
Info: 2019.08.01.15:08:17 Info: Adding pll_0 [altera_pll 18.1]
Info: 2019.08.01.15:08:17 Info: Parameterizing module pll_0
Info: 2019.08.01.15:08:17 Info: Building connections
Info: 2019.08.01.15:08:17 Info: Parameterizing connections
Info: 2019.08.01.15:08:17 Info: Validating
Info: 2019.08.01.15:08:27 Info: Done reading input file
Info: 2019.08.01.15:08:42 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel
Info: 2019.08.01.15:08:42 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)
Info: 2019.08.01.15:08:42 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.08.01.15:08:42 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.08.01.15:08:42 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: 2019.08.01.15:08:42 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2019.08.01.15:08:42 Info: soc_system.pll_0: Able to implement PLL with user settings
Info: 2019.08.01.15:08:49 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2019.08.01.15:09:30 Info: alt_vip_cl_cvo_0: "soc_system" instantiated alt_vip_cl_cvo "alt_vip_cl_cvo_0"
Info: 2019.08.01.15:09:32 Info: alt_vip_cl_tpg_0: "soc_system" instantiated alt_vip_cl_tpg "alt_vip_cl_tpg_0"
Info: 2019.08.01.15:09:37 Info: alt_vip_cl_vfb_0: "soc_system" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: 2019.08.01.15:09:43 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide.
Info: 2019.08.01.15:09:43 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide.
Info: 2019.08.01.15:09:52 Info: ddr3_0: "soc_system" instantiated terasic_hps_ddr3 "ddr3_0"
Info: 2019.08.01.15:09:52 Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: 2019.08.01.15:09:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.01.15:09:59 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.08.01.15:09:59 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2019.08.01.15:10:01 Info: video_in: "alt_vip_cl_cvo_0" instantiated alt_vip_video_input_bridge "video_in"
Info: 2019.08.01.15:10:01 Info: scheduler: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_scheduler "scheduler"
Info: 2019.08.01.15:10:01 Info: sop_align: "alt_vip_cl_cvo_0" instantiated alt_vip_pip_sop_realign "sop_align"
Info: 2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:02 Info: cvo_core: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_core "cvo_core"
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:02 Info: video_out: "alt_vip_cl_tpg_0" instantiated alt_vip_video_output_bridge "video_out"
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl
Info: 2019.08.01.15:10:02 Info: scheduler: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_multi_scheduler "scheduler"
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:02 Info: core_0: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_bars_alg_core "core_0"
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:04 Info: video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info: 2019.08.01.15:10:04 Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:04 Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:04 Info: rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:04 Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:04 Info: address_span_extender_0: "ddr3_0" instantiated altera_address_span_extender "address_span_extender_0"
Info: 2019.08.01.15:10:04 Info: hps: "Running  for module: hps"
Info: 2019.08.01.15:10:06 Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.08.01.15:10:07 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.08.01.15:10:07 Warning: hps: set_interface_assignment: Interface "hps_io" does not exist
Info: 2019.08.01.15:10:12 Info: hps: "ddr3_0" instantiated altera_hps "hps"
Info: 2019.08.01.15:10:12 Info: hps_reset_manager_0: "ddr3_0" instantiated hps_reset_manager "hps_reset_manager_0"
Info: 2019.08.01.15:10:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.01.15:10:18 Info: mm_interconnect_0: "ddr3_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.08.01.15:10:18 Info: alt_vip_cl_vfb_0_mem_master_rd_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_cl_vfb_0_mem_master_rd_translator"
Info: 2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ddr3_0_hps_f2h_sdram0_data_translator"
Info: 2019.08.01.15:10:18 Info: alt_vip_cl_vfb_0_mem_master_rd_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_cl_vfb_0_mem_master_rd_agent"
Info: 2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ddr3_0_hps_f2h_sdram0_data_agent"
Info: 2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo"
Info: 2019.08.01.15:10:18 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.08.01.15:10:18 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.08.01.15:10:18 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.01.15:10:18 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.01.15:10:18 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.01.15:10:18 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.01.15:10:18 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules
Info: 2019.08.01.15:10:21 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.08.01.15:10:21 Info: vid_front: "video_in" instantiated alt_vip_video_input_bridge_resp "vid_front"
Info: 2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:21 Info: vid_back: "video_in" instantiated alt_vip_video_input_bridge_cmd "vid_back"
Info: 2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common
Info: 2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
Info: 2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
Info: 2019.08.01.15:10:21 Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: 2019.08.01.15:10:23 Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: 2019.08.01.15:10:23 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.08.01.15:10:23 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.08.01.15:10:24 Info: hps_f2h_sdram0_data_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_f2h_sdram0_data_burst_adapter"
Info: 2019.08.01.15:10:24 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.01.15:10:24 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.01.15:10:24 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules
Info: 2019.08.01.15:10:24 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.01.15:10:24 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules
Info: 2019.08.01.15:10:24 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.08.01.15:11:42 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2019.08.01.15:11:43 Info: soc_system: Done "soc_system" with 48 modules, 159 files
Info: 2019.08.01.15:11:46 Info: qsys-generate succeeded.
Info: 2019.08.01.15:11:46 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Platform Designer file "soc_system.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "soc_system.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 5 warnings
    Error: Peak virtual memory: 4880 megabytes
    Error: Processing ended: Thu Aug 01 15:12:55 2019
    Error: Elapsed time: 00:11:56
    Error: Total CPU time (on all processors): 00:16:20


