{"Source Block": ["hdl/library/common/up_clock_mon.v@48:58@HdlIdDef", "  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n\n  wire            up_count_capture_s;\n  wire            d_count_reset_s;\n\n  // processor reference\n\n  // Capture on the falling edge of running\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[53, "  wire            up_count_capture_s;\n"]], "Add": []}}