[2025-09-17 21:45:05] START suite=gap trace=cc-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2558927 heartbeat IPC: 3.908 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4799991 heartbeat IPC: 4.462 cumulative IPC: 4.167 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4799991 cumulative IPC: 4.167 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4799991 cumulative IPC: 4.167 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 26695574 heartbeat IPC: 0.4567 cumulative IPC: 0.4567 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 48324548 heartbeat IPC: 0.4623 cumulative IPC: 0.4595 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 68639321 heartbeat IPC: 0.4923 cumulative IPC: 0.4699 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 89565574 heartbeat IPC: 0.4779 cumulative IPC: 0.4719 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 109846279 heartbeat IPC: 0.4931 cumulative IPC: 0.476 (Simulation time: 00 hr 11 min 29 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 130386324 heartbeat IPC: 0.4869 cumulative IPC: 0.4778 (Simulation time: 00 hr 13 min 34 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 151074617 heartbeat IPC: 0.4834 cumulative IPC: 0.4786 (Simulation time: 00 hr 15 min 33 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 171025359 heartbeat IPC: 0.5012 cumulative IPC: 0.4813 (Simulation time: 00 hr 17 min 44 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 191131279 heartbeat IPC: 0.4974 cumulative IPC: 0.483 (Simulation time: 00 hr 19 min 53 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 206523781 cumulative IPC: 0.4842 (Simulation time: 00 hr 22 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 206523781 cumulative IPC: 0.4842 (Simulation time: 00 hr 22 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4842 instructions: 100000000 cycles: 206523781
CPU 0 Branch Prediction Accuracy: 92.41% MPKI: 15.15 Average ROB Occupancy at Mispredict: 39.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 15.15
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7798455
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 445.69162
REPLAY_LOAD: 206.79607
NON_REPLAY_LOAD: 26.673374

== Total ==
ADDR_TRANS: 297722
REPLAY_LOAD: 178465
NON_REPLAY_LOAD: 7322268

== Counts ==
ADDR_TRANS: 668
REPLAY_LOAD: 863
NON_REPLAY_LOAD: 274516

cpu0->cpu0_STLB TOTAL        ACCESS:    4666663 HIT:    4659606 MISS:       7057 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4666663 HIT:    4659606 MISS:       7057 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 584.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9041357 HIT:    3584288 MISS:    5457069 MSHR_MERGE:     179406
cpu0->cpu0_L2C LOAD         ACCESS:    7206047 HIT:    2575515 MISS:    4630532 MSHR_MERGE:       5539
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1595533 HIT:     777362 MISS:     818171 MSHR_MERGE:     173867
cpu0->cpu0_L2C WRITE        ACCESS:     225942 HIT:     225855 MISS:         87 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      13835 HIT:       5556 MISS:       8279 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1414986 ISSUED:    1414986 USEFUL:     439831 USELESS:      66381
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 69.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1514748 HIT:    1514748 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1514748 HIT:    1514748 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26404811 HIT:   17929657 MISS:    8475154 MSHR_MERGE:    1074628
cpu0->cpu0_L1D LOAD         ACCESS:   25856700 HIT:   17595304 MISS:    8261396 MSHR_MERGE:    1055349
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     260663 HIT:      60740 MISS:     199923 MSHR_MERGE:      19279
cpu0->cpu0_L1D WRITE        ACCESS:     273320 HIT:     273320 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14128 HIT:        293 MISS:      13835 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     260676 ISSUED:     260663 USEFUL:      36875 USELESS:     102209
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1514742 HIT:    1514742 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1514742 HIT:    1514742 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26130013 HIT:   20572973 MISS:    5557040 MSHR_MERGE:     890377
cpu0->cpu0_DTLB LOAD         ACCESS:   26130013 HIT:   20572973 MISS:    5557040 MSHR_MERGE:     890377
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.893 cycles
cpu0->LLC TOTAL        ACCESS:    5503044 HIT:    3071693 MISS:    2431351 MSHR_MERGE:       1404
cpu0->LLC LOAD         ACCESS:    4624993 HIT:    2773071 MISS:    1851922 MSHR_MERGE:        370
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     644304 HIT:      73358 MISS:     570946 MSHR_MERGE:       1034
cpu0->LLC WRITE        ACCESS:     225468 HIT:     224946 MISS:        522 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8279 HIT:        318 MISS:       7961 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30668
  ROW_BUFFER_MISS:    2398709
  AVG DBUS CONGESTED CYCLE: 4.664
Channel 0 WQ ROW_BUFFER_HIT:      39526
  ROW_BUFFER_MISS:     179212
  FULL:          0
Channel 0 REFRESHES ISSUED:      17211

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       285877      1677287      2148586      1386409
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          586
  STLB miss resolved @ L2C                0            0            0            0        11112
  STLB miss resolved @ LLC                0            0            0            0          636
  STLB miss resolved @ MEM                0            0            0            0         7961

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:07:10] END   suite=gap trace=cc-5 (rc=0)
