Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:28:45 -0000
Received: from icoremail.net (unknown [209.85.214.178])
	by mail-app2 (Coremail) with SMTP id by_KCgCn35hNYvJbVOS2AQ--.53738S3;
	Mon, 19 Nov 2018 15:12:13 +0800 (CST)
Received: from mail-pl1-f178.google.com (unknown [209.85.214.178])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwC3nkpLYvJbNRVWAA--.4692S3;
	Mon, 19 Nov 2018 15:12:11 +0800 (CST)
Received: by mail-pl1-f178.google.com with SMTP id u6so3245424plm.8
        for <xuliker@zju.edu.cn>; Sun, 18 Nov 2018 23:12:11 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc:sender:precedence:list-id;
        bh=bRlwJbv1NJASRO6gycrJQGb0sgeKYXWZO/a2GhLQPME=;
        b=izb9j0EcpJd2apUBKVy0BkXOU9TIgV4oqJkiMwkS56FTNjDCBXlY767wKreeY2HSeD
         BcLW5YYtfDT9tFecDHp0wp2Ksaxuv3edfQoY/zhSrSG6Gkgdv60DMmWQMt1l3DXMbwA9
         8oIeO7qB6sora2n9qDdDupP9/JJVPYMEK/vQsaY9LYTPE1yceKCow6M2o60vNk8p2jla
         GYRbq9Gu5q8TedjSjUmOjcHEEzXeJODtcaMapKUx0AzITaXA3JJxvch7bO8anPoy/OM/
         Y2uDHRcpAwjZhXbum2lQKD908jFrDJ0hUGTQ2nNSxbGE9NXi3NSiEAzbsTo4cm2WKSBF
         FobQ==
X-Gm-Message-State: AGRZ1gIdL32Kh42Py2OkJjoCr+OTXU6/G/hDTUJDVqIzsVMWZsSpYch3
	9y1Zf3QFXcuD2EAGRQTbWRI7v/0rLerAt3UdXDRsxPE9fpoRTSo=
X-Received: by 2002:a17:902:560f:: with SMTP id h15-v6mr21785672pli.160.1542611531097;
        Sun, 18 Nov 2018 23:12:11 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp2319900pju;
        Sun, 18 Nov 2018 23:12:10 -0800 (PST)
X-Google-Smtp-Source: AJdET5fdeRGroKuPQVReUfHJ38KrHPAXxKJqRjwdzoIKiR1JnR+/kD+FHVZSZL5Fr76eXz54yFht
X-Received: by 2002:a62:9f42:: with SMTP id g63-v6mr21630069pfe.144.1542611530290;
        Sun, 18 Nov 2018 23:12:10 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542611530; cv=none;
        d=google.com; s=arc-20160816;
        b=GXk5P1TUOTy/uhdAlMZ1pC7vSIARvRlurdoDyzpwXjridhoUmlsSThhE5KxCWr5x47
         5fUh+a09ZfKSbbQYKv0As8uI65AcKNu5jT3gfG+HaXf5pjACRvNaynM5KQFINn2dudTg
         t2olxbM9ERS0/zXG5Vb98spAUeFqzs4+ZUjkbJ+UelgT6/mTYrdF7uDBR5hGRt6ClOXT
         sbscQMzvnJgO1rvoPqfD4J4MSWrpcDb6xkCL2PzA8OPL/HU9aVdcAd1FsqVCE2hjbCoO
         oCDxyGtuNWo4LKB5uQdSANzSOtwuvmDvzSbv30FmBdYGs8fGFWtn+4r1qRNzKbc5eY9M
         igwg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dmarc-filter:dkim-signature
         :dkim-signature;
        bh=bRlwJbv1NJASRO6gycrJQGb0sgeKYXWZO/a2GhLQPME=;
        b=iRfxYNiDr+LL65uXzGYu5W7z7T/ByUe8cJQefrW3mpYfH8nwpxcijqrNYfKdxbu3HB
         DluSTopKltucaJZoJkFzsAftMyP1CHm1Gqp7ry31x4zWq2J6ImgjrrKfNHJROUFEct9x
         MwMO5LCyHx/23wDYVWsqxKfzvHpjHpJQqtyhhhf9YwLWv57V8jQb1vFuZ638ek7CicCw
         QS4YyeFmjn4p5SWqBHIUAJQvkBeTKWWhqH80pCDY92mmcJJKEDGLgBbsEvPPgLC52r9g
         FsxNo6z6uC2QmU87++ZXCA9XcHw84kv8MhuKHQ7yv9NRNdD4Vo99B2VMa7BwA9WUxmCo
         mwCg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=fwRx1jqu;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=bb44EIhS;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t12si2258609plr.311.2018.11.18.23.11.55;
        Sun, 18 Nov 2018 23:12:10 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726398AbeKSRd6 (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Mon, 19 Nov 2018 12:33:58 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:33716 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726079AbeKSRd6 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 19 Nov 2018 12:33:58 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 3846F60386; Mon, 19 Nov 2018 07:11:13 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542611473;
        bh=5niH4Ff9WlxydQFvyUv4a7G2G3T9YOh9n9FsKqFxlm8=;
        h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
        b=fwRx1jquG8iUK1YgCayA4tkYyUYPTRcjevaeKihSPzTni/y/wjiwi9MljISdOgNi0
         1mXseXT4wxm5g2yk0zYINvli2EFutd1HSEiyIkVfp13i7OPnAgyJNPWLElubL7d4/Z
         WBhjK5UyarUM1Q46j5eRHKZ11ip7DZks7iaBuzVc=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from mail-qk1-f175.google.com (mail-qk1-f175.google.com [209.85.222.175])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: vivek.gautam@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 647A360AD8;
        Mon, 19 Nov 2018 07:11:12 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542611472;
        bh=5niH4Ff9WlxydQFvyUv4a7G2G3T9YOh9n9FsKqFxlm8=;
        h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
        b=bb44EIhSnJQDsWTO5u3fwBgCoxEZ0EyGuKoVQeL0JrnofLwWU0cYUUyeHcCDwtzJ6
         TeLdL5RMw4sUnxecpas8ERWcxclZsr5O8TYVHuHqGlcX6q0LmZ2cLrixCbjde3cygW
         Xxtjqv3s4qzH+LC9uXDqheb+bBkveNM3GaZ0jZPg=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 647A360AD8
Received: by mail-qk1-f175.google.com with SMTP id d135so47007451qkc.12;
        Sun, 18 Nov 2018 23:11:12 -0800 (PST)
X-Received: by 2002:aed:3746:: with SMTP id i64mr19530704qtb.307.1542611471602;
 Sun, 18 Nov 2018 23:11:11 -0800 (PST)
MIME-Version: 1.0
References: <20181108070449.23572-1-shawn.guo@linaro.org> <20181108070449.23572-2-shawn.guo@linaro.org>
 <5bea0ed8.1c69fb81.8715.38b2@mx.google.com> <20181113034200.GD20049@tiger>
 <CAL_JsqKu3kf-zrKNtrtZsQEPi0LN_3jqs08i3-8vbSQDVxuRkA@mail.gmail.com> <20181119065503.GB10788@dragon>
In-Reply-To: <20181119065503.GB10788@dragon>
From: Vivek Gautam <vivek.gautam@codeaurora.org>
Date: Mon, 19 Nov 2018 12:40:59 +0530
X-Gmail-Original-Message-ID: <CAFp+6iGmsLT8UOk+-4zOKkYxJbkhqy=oDw2ZqrXLDCGbF8uTHA@mail.gmail.com>
Message-ID: <CAFp+6iGmsLT8UOk+-4zOKkYxJbkhqy=oDw2ZqrXLDCGbF8uTHA@mail.gmail.com>
Subject: Re: [PATCH 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed
 USB PHY binding
To: shawn.guo@linaro.org
Cc: Rob Herring <robh@kernel.org>, kishon <kishon@ti.com>,
        sallenki@codeaurora.org, anur@codeaurora.org,
        Bjorn Andersson <bjorn.andersson@linaro.org>, vkoul@kernel.org,
        linux-arm-msm <linux-arm-msm@vger.kernel.org>,
        "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" 
        <devicetree@vger.kernel.org>,
        open list <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwC3nkpLYvJbNRVWAA--.4692S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7KrykKFW8trykCry8Jr4ruFg_yoW8Kr1Dpa
	yYgF1DAF4Dtr4kZr9Fv3Z2qF10qrs8JrWUur95Wr95Arn8Cw1IqF4SvrW5ua4xuw48GF4j
	qr4S9FyUur45AaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6r4xMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVWUJVWUCwCYIxAIcV
	C0I7IYx2IY6xkF7I0E14v26r1j6r4UMxvI42IY6I8E87Iv67AKxVW8Jr0_Cr1UMxvI42IY
	6I8E87Iv6xkF7I0E14v26r4UJVWxJr1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxUDAu4
	UUUUU

On Mon, Nov 19, 2018 at 12:29 PM Shawn Guo <shawn.guo@linaro.org> wrote:
>
> On Sat, Nov 17, 2018 at 09:13:38AM -0600, Rob Herring wrote:
> <snip>
> > > > > +- qcom,init-seq:
> > > > > +    Value type: <u32 array>
> > > > > +    Definition: Should contain a sequence of <offset value delay> tuples to
> > > > > +                program 'value' into phy register at 'offset' with 'delay'
> > > > > +           in us afterwards.
> > > >
> > > > If we wanted this type of thing in DT, we'd have a generic binding (or
> > > > forth).
> > >
> > > Right now, this is a qualcomm usb phy specific bindings - first used in
> > > qcom,usb-hs-phy.txt and I extended it a bit for my phy.  As this is not
> > > a so good hardware description, I'm a little hesitated to make it
> > > generic for other platforms to use in general.  What about we put off it
> > > a little bit until we see more platforms need the same thing?
> >
> > I'm not saying I want it generic. Quite the opposite. I don't think we
> > should have it either generically or vendor specific. The main thing I
> > have a problem with is the timing information because then we're more
> > that just data. Without that we're talking about a bunch of properties
> > for register fields or just raw register values in DT. That becomes
> > more of a judgement call. There's not too much value in making a
> > driver translate a bunch of properties just to stuff them into
> > registers on init. But then just allowing any raw register value to be
> > in DT could be easily abused.
>
> Rob,
>
> I agree with your comments.  Honestly, I'm not comfortable with this
> 'qcom,init-seq' thing in the first impression.  The similar existence in
> mainline qcom,usb-hs-phy.txt makes me think it might be acceptable with
> the timing data added.  Okay, I know your position on this now.
>
> @Sriharsha,
>
> Seeing that 'qcom,init-seq' is being configured with the exactly same
> values for both HS phys in SoC level dts file (qcs404.dtsi), I think
> such settings can be moved into driver code as SoC specific data.
> Unless you have a different view on this, I will do it with v4.

phy-qcom-qmp and phy-qcom-qusb2 have been maintaining such SoC specific
init sequences in the drivers if you would like to have pointers from them.

Thanks
Vivek

>
> Shawn



-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation
