// Seed: 2924194876
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4,
    output supply1 id_5
    , id_9,
    output tri1 id_6,
    output tri id_7
);
  assign id_2 = (1'h0);
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input uwire id_7,
    output wor id_8,
    input uwire id_9,
    input wor id_10,
    output uwire id_11,
    input supply0 id_12,
    output tri0 id_13
);
  wire id_15;
  module_0(
      id_8, id_2, id_11, id_4, id_9, id_0, id_0, id_5
  );
endmodule
