# boredcore
A RISC-V core that needs something to work on.

## Design
- 4-stage in-order pipelined processor
- Harvard architecture
- Configurable RISC-V extensions (RV32I)
    - (TODO): which extensions?

## Testing ðŸ§ª
(TODO)