{
  "Top": "sobel_resize_accel",
  "RtlTop": "sobel_resize_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_resize_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_inp": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_out1": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_out2": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows_in": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols_in": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rows_out": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows_out",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols_out": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols_out",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top sobel_resize_accel -name sobel_resize_accel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel_resize_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4936 ~ 20428",
    "Latency": "4972"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel_resize_accel",
    "Version": "1.0",
    "DisplayName": "Sobel_resize_accel",
    "Revision": "2113646945",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_resize_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/sxy\/Desktop\/FPGA_Camp24-main\/Lab1_sobel\/prj\/sobel_resize\/xf_sobel_resize_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_resize_accel_addrbound.vhd",
      "impl\/vhdl\/sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_Axi2AxiStream.vhd",
      "impl\/vhdl\/sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_Axi2Mat.vhd",
      "impl\/vhdl\/sobel_resize_accel_AxiStream2Axi.vhd",
      "impl\/vhdl\/sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.vhd",
      "impl\/vhdl\/sobel_resize_accel_AxiStream2Mat.vhd",
      "impl\/vhdl\/sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.vhd",
      "impl\/vhdl\/sobel_resize_accel_AxiStream2MatStream_2_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_Block_entry1_proc.vhd",
      "impl\/vhdl\/sobel_resize_accel_Block_entry14_proc.vhd",
      "impl\/vhdl\/sobel_resize_accel_control_s_axi.vhd",
      "impl\/vhdl\/sobel_resize_accel_entry_proc.vhd",
      "impl\/vhdl\/sobel_resize_accel_entry_proc11.vhd",
      "impl\/vhdl\/sobel_resize_accel_entry_proc12.vhd",
      "impl\/vhdl\/sobel_resize_accel_entry_proc13.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w4_d2_S_x.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w8_d2_S_x.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w8_d2_S_x0.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w13_d2_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w32_d3_S_x.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w32_d3_S_x0.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w32_d5_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_fifo_w64_d6_S.vhd",
      "impl\/vhdl\/sobel_resize_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sobel_resize_accel_gmem1_m_axi.vhd",
      "impl\/vhdl\/sobel_resize_accel_gmem2_m_axi.vhd",
      "impl\/vhdl\/sobel_resize_accel_gmem3_m_axi.vhd",
      "impl\/vhdl\/sobel_resize_accel_last_blk_pxl_width.vhd",
      "impl\/vhdl\/sobel_resize_accel_last_blk_pxl_width_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_Mat2Axi.vhd",
      "impl\/vhdl\/sobel_resize_accel_Mat2Axi_Block_entry24_proc.vhd",
      "impl\/vhdl\/sobel_resize_accel_Mat2AxiStream.vhd",
      "impl\/vhdl\/sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.vhd",
      "impl\/vhdl\/sobel_resize_accel_MatStream2AxiStream_2_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_12ns_9s_21_1_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_12ns_12ns_24_1_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_13s_13s_13_3_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_15s_15s_15_3_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_mul_48ns_42s_74_5_0.vhd",
      "impl\/vhdl\/sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb.vhd",
      "impl\/vhdl\/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.vhd",
      "impl\/vhdl\/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.vhd",
      "impl\/vhdl\/sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_sparsemux_7_13_2_1_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_start_for_AxiStream2Mat_U0.vhd",
      "impl\/vhdl\/sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.vhd",
      "impl\/vhdl\/sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFGradientX3x3_0_0_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFGradientY3x3_0_0_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1.vhd",
      "impl\/vhdl\/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFSobel3x3_1_1_0_0_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.vhd",
      "impl\/vhdl\/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop.vhd",
      "impl\/vhdl\/sobel_resize_accel_xfUDivResize.vhd",
      "impl\/vhdl\/sobel_resize_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_resize_accel_addrbound.v",
      "impl\/verilog\/sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.v",
      "impl\/verilog\/sobel_resize_accel_Axi2AxiStream.v",
      "impl\/verilog\/sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v",
      "impl\/verilog\/sobel_resize_accel_Axi2Mat.v",
      "impl\/verilog\/sobel_resize_accel_AxiStream2Axi.v",
      "impl\/verilog\/sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v",
      "impl\/verilog\/sobel_resize_accel_AxiStream2Mat.v",
      "impl\/verilog\/sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v",
      "impl\/verilog\/sobel_resize_accel_AxiStream2MatStream_2_s.v",
      "impl\/verilog\/sobel_resize_accel_Block_entry1_proc.v",
      "impl\/verilog\/sobel_resize_accel_Block_entry14_proc.v",
      "impl\/verilog\/sobel_resize_accel_control_s_axi.v",
      "impl\/verilog\/sobel_resize_accel_entry_proc.v",
      "impl\/verilog\/sobel_resize_accel_entry_proc11.v",
      "impl\/verilog\/sobel_resize_accel_entry_proc12.v",
      "impl\/verilog\/sobel_resize_accel_entry_proc13.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w4_d2_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w4_d2_S_x.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w8_d2_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w8_d2_S_x.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w8_d2_S_x0.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w13_d2_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w16_d3_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w32_d2_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w32_d2_S_x.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w32_d3_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w32_d3_S_x.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w32_d3_S_x0.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w32_d5_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w64_d4_S.v",
      "impl\/verilog\/sobel_resize_accel_fifo_w64_d6_S.v",
      "impl\/verilog\/sobel_resize_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sobel_resize_accel_gmem1_m_axi.v",
      "impl\/verilog\/sobel_resize_accel_gmem2_m_axi.v",
      "impl\/verilog\/sobel_resize_accel_gmem3_m_axi.v",
      "impl\/verilog\/sobel_resize_accel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/sobel_resize_accel_hls_deadlock_detector.vh",
      "impl\/verilog\/sobel_resize_accel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/sobel_resize_accel_last_blk_pxl_width.v",
      "impl\/verilog\/sobel_resize_accel_last_blk_pxl_width_1.v",
      "impl\/verilog\/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v",
      "impl\/verilog\/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v",
      "impl\/verilog\/sobel_resize_accel_Mat2Axi.v",
      "impl\/verilog\/sobel_resize_accel_Mat2Axi_Block_entry24_proc.v",
      "impl\/verilog\/sobel_resize_accel_Mat2AxiStream.v",
      "impl\/verilog\/sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v",
      "impl\/verilog\/sobel_resize_accel_MatStream2AxiStream_2_s.v",
      "impl\/verilog\/sobel_resize_accel_mul_12ns_9s_21_1_1.v",
      "impl\/verilog\/sobel_resize_accel_mul_12ns_12ns_24_1_1.v",
      "impl\/verilog\/sobel_resize_accel_mul_13s_13s_13_3_1.v",
      "impl\/verilog\/sobel_resize_accel_mul_15s_15s_15_3_1.v",
      "impl\/verilog\/sobel_resize_accel_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/sobel_resize_accel_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/sobel_resize_accel_mul_48ns_42s_74_5_0.v",
      "impl\/verilog\/sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s.v",
      "impl\/verilog\/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.v",
      "impl\/verilog\/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb.v",
      "impl\/verilog\/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.v",
      "impl\/verilog\/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v",
      "impl\/verilog\/sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s.v",
      "impl\/verilog\/sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s.v",
      "impl\/verilog\/sobel_resize_accel_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/sobel_resize_accel_sparsemux_7_13_2_1_1.v",
      "impl\/verilog\/sobel_resize_accel_start_for_AxiStream2Mat_U0.v",
      "impl\/verilog\/sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.v",
      "impl\/verilog\/sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.v",
      "impl\/verilog\/sobel_resize_accel_xFGradientX3x3_0_0_s.v",
      "impl\/verilog\/sobel_resize_accel_xFGradientY3x3_0_0_s.v",
      "impl\/verilog\/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1.v",
      "impl\/verilog\/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s.v",
      "impl\/verilog\/sobel_resize_accel_xFSobel3x3_1_1_0_0_s.v",
      "impl\/verilog\/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.v",
      "impl\/verilog\/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W.v",
      "impl\/verilog\/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v",
      "impl\/verilog\/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop.v",
      "impl\/verilog\/sobel_resize_accel_xfUDivResize.v",
      "impl\/verilog\/sobel_resize_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/data\/sobel_resize_accel.mdd",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/data\/sobel_resize_accel.tcl",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/data\/sobel_resize_accel.yaml",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/xsobel_resize_accel.c",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/xsobel_resize_accel.h",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/xsobel_resize_accel_hw.h",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/xsobel_resize_accel_linux.c",
      "impl\/misc\/drivers\/sobel_resize_accel_v1_0\/src\/xsobel_resize_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sobel_resize_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem3",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_inp_1",
          "access": "W",
          "description": "Data signal of img_inp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp",
              "access": "W",
              "description": "Bit 31 to 0 of img_inp"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_inp_2",
          "access": "W",
          "description": "Data signal of img_inp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp",
              "access": "W",
              "description": "Bit 63 to 32 of img_inp"
            }]
        },
        {
          "offset": "0x1c",
          "name": "img_out1_1",
          "access": "W",
          "description": "Data signal of img_out1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out1",
              "access": "W",
              "description": "Bit 31 to 0 of img_out1"
            }]
        },
        {
          "offset": "0x20",
          "name": "img_out1_2",
          "access": "W",
          "description": "Data signal of img_out1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out1",
              "access": "W",
              "description": "Bit 63 to 32 of img_out1"
            }]
        },
        {
          "offset": "0x28",
          "name": "img_out2_1",
          "access": "W",
          "description": "Data signal of img_out2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out2",
              "access": "W",
              "description": "Bit 31 to 0 of img_out2"
            }]
        },
        {
          "offset": "0x2c",
          "name": "img_out2_2",
          "access": "W",
          "description": "Data signal of img_out2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out2",
              "access": "W",
              "description": "Bit 63 to 32 of img_out2"
            }]
        },
        {
          "offset": "0x34",
          "name": "rows_in",
          "access": "W",
          "description": "Data signal of rows_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows_in",
              "access": "W",
              "description": "Bit 31 to 0 of rows_in"
            }]
        },
        {
          "offset": "0x3c",
          "name": "cols_in",
          "access": "W",
          "description": "Data signal of cols_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols_in",
              "access": "W",
              "description": "Bit 31 to 0 of cols_in"
            }]
        },
        {
          "offset": "0x44",
          "name": "rows_out",
          "access": "W",
          "description": "Data signal of rows_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows_out",
              "access": "W",
              "description": "Bit 31 to 0 of rows_out"
            }]
        },
        {
          "offset": "0x4c",
          "name": "cols_out",
          "access": "W",
          "description": "Data signal of cols_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols_out",
              "access": "W",
              "description": "Bit 31 to 0 of cols_out"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_inp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "img_out1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "img_out2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "rows_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "cols_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "rows_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "cols_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_inp"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "img_inp"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_out1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "img_out1"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_out2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "img_out2"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sobel_resize_accel",
      "Instances": [
        {
          "ModuleName": "entry_proc13",
          "InstanceName": "entry_proc13_U0"
        },
        {
          "ModuleName": "Block_entry1_proc",
          "InstanceName": "Block_entry1_proc_U0"
        },
        {
          "ModuleName": "Array2xfMat_8_0_128_128_1_2_s",
          "InstanceName": "Array2xfMat_8_0_128_128_1_2_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_84",
              "Instances": [
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1",
                      "InstanceName": "grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat",
                  "InstanceName": "AxiStream2Mat_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc11",
                      "InstanceName": "entry_proc11_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width_1",
                      "InstanceName": "last_blk_pxl_width_1_U0"
                    },
                    {
                      "ModuleName": "AxiStream2MatStream_2_s",
                      "InstanceName": "AxiStream2MatStream_2_U0",
                      "Instances": [{
                          "ModuleName": "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow",
                          "InstanceName": "grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58"
                        }]
                    }
                  ]
                }
              ]
            }]
        },
        {
          "ModuleName": "resize_1_0_128_128_64_64_1_false_2_2_2_s",
          "InstanceName": "resize_1_0_128_128_64_64_1_false_2_2_2_U0",
          "Instances": [{
              "ModuleName": "resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s",
              "InstanceName": "grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84",
              "Instances": [
                {
                  "ModuleName": "resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2",
                  "InstanceName": "grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218"
                },
                {
                  "ModuleName": "xfUDivResize",
                  "InstanceName": "grp_xfUDivResize_fu_186"
                },
                {
                  "ModuleName": "scaleCompute_17_42_20_48_16_1_s",
                  "InstanceName": "grp_scaleCompute_17_42_20_48_16_1_s_fu_203"
                },
                {
                  "ModuleName": "resizeNNBilinear_Pipeline_VITIS_LOOP_411_5",
                  "InstanceName": "grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228",
                  "Instances": [{
                      "ModuleName": "scaleCompute_17_42_20_48_16_1_s",
                      "InstanceName": "grp_scaleCompute_17_42_20_48_16_1_s_fu_585"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "Sobel_0_3_0_0_64_64_1_false_2_2_2_s",
          "InstanceName": "Sobel_0_3_0_0_64_64_1_false_2_2_2_U0",
          "Instances": [{
              "ModuleName": "xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s",
              "InstanceName": "grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46",
              "Instances": [
                {
                  "ModuleName": "xFSobelFilter3x3_Pipeline_Clear_Row_Loop",
                  "InstanceName": "grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150"
                },
                {
                  "ModuleName": "xFSobelFilter3x3_Pipeline_Col_Loop",
                  "InstanceName": "grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159",
                  "Instances": [{
                      "ModuleName": "xFSobel3x3_1_1_0_0_s",
                      "InstanceName": "grp_xFSobel3x3_1_1_0_0_s_fu_320",
                      "Instances": [
                        {
                          "ModuleName": "xFGradientX3x3_0_0_s",
                          "InstanceName": "grp_xFGradientX3x3_0_0_s_fu_72"
                        },
                        {
                          "ModuleName": "xFGradientY3x3_0_0_s",
                          "InstanceName": "grp_xFGradientY3x3_0_0_s_fu_88"
                        }
                      ]
                    }]
                },
                {
                  "ModuleName": "xFGradientX3x3_0_0_s",
                  "InstanceName": "grp_xFGradientX3x3_0_0_s_fu_183"
                },
                {
                  "ModuleName": "xFGradientY3x3_0_0_s",
                  "InstanceName": "grp_xFGradientY3x3_0_0_s_fu_196"
                }
              ]
            }]
        },
        {
          "ModuleName": "Block_entry14_proc",
          "InstanceName": "Block_entry14_proc_U0"
        },
        {
          "ModuleName": "xfMat2Array_8_0_64_64_1_2_1_s",
          "InstanceName": "xfMat2Array_8_0_64_64_1_2_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_62",
              "Instances": [
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width",
                      "InstanceName": "last_blk_pxl_width_U0"
                    },
                    {
                      "ModuleName": "MatStream2AxiStream_2_s",
                      "InstanceName": "MatStream2AxiStream_2_U0",
                      "Instances": [{
                          "ModuleName": "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol",
                          "InstanceName": "grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "entry_proc12",
                  "InstanceName": "entry_proc12_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_entry24_proc",
                  "InstanceName": "Mat2Axi_Block_entry24_proc_U0"
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2Axi_Pipeline_MMIterOutLoop2",
                      "InstanceName": "grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "xfMat2Array_8_0_64_64_1_2_1_1",
          "InstanceName": "xfMat2Array_8_0_64_64_1_2_1_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_62",
              "Instances": [
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width",
                      "InstanceName": "last_blk_pxl_width_U0"
                    },
                    {
                      "ModuleName": "MatStream2AxiStream_2_s",
                      "InstanceName": "MatStream2AxiStream_2_U0",
                      "Instances": [{
                          "ModuleName": "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol",
                          "InstanceName": "grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "entry_proc12",
                  "InstanceName": "entry_proc12_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_entry24_proc",
                  "InstanceName": "Mat2Axi_Block_entry24_proc_U0"
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2Axi_Pipeline_MMIterOutLoop2",
                      "InstanceName": "grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67"
                    }]
                }
              ]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_8_0_128_128_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfUDivResize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleCompute_17_42_20_48_16_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_Pipeline_VITIS_LOOP_411_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resize_1_0_128_128_64_64_1_false_2_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry14_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "xFSobelFilter3x3_Pipeline_Clear_Row_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFGradientX3x3_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFGradientY3x3_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobel3x3_1_1_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobelFilter3x3_Pipeline_Col_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sobel_0_3_0_0_64_64_1_false_2_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_Block_entry24_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MatStream2AxiStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_8_0_64_64_1_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_8_0_64_64_1_2_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_resize_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc13": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.591"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry1_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "67",
          "LatencyWorst": "131",
          "PipelineIIMin": "4",
          "PipelineIIMax": "131",
          "PipelineII": "4 ~ 131",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1021_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "129",
            "Latency": "2 ~ 129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "79",
          "LatencyWorst": "143",
          "PipelineIIMin": "16",
          "PipelineIIMax": "143",
          "PipelineII": "16 ~ 143",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "59",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "351",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc11": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "8197",
          "LatencyWorst": "16389",
          "PipelineIIMin": "6",
          "PipelineIIMax": "16389",
          "PipelineII": "6 ~ 16389",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.200"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "16387",
            "Latency": "4 ~ 16387",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "474",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1140",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "8200",
          "LatencyWorst": "16392",
          "PipelineIIMin": "9",
          "PipelineIIMax": "16392",
          "PipelineII": "9 ~ 16392",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.200"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "785",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1314",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Mat": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "8201",
          "LatencyWorst": "16393",
          "PipelineIIMin": "10",
          "PipelineIIMax": "16393",
          "PipelineII": "10 ~ 16393",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1089",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1615",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "8210",
          "LatencyWorst": "16402",
          "PipelineIIMin": "17",
          "PipelineIIMax": "16393",
          "PipelineII": "17 ~ 16393",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1445",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_8_0_128_128_1_2_s": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "8212",
          "LatencyWorst": "16404",
          "PipelineIIMin": "21",
          "PipelineIIMax": "16404",
          "PipelineII": "21 ~ 16404",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1452",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2252",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "130",
          "LatencyWorst": "258",
          "PipelineIIMin": "4",
          "PipelineIIMax": "258",
          "PipelineII": "4 ~ 258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_354_1_VITIS_LOOP_359_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "256",
            "Latency": "2 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "230",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfUDivResize": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "68",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.071"
        },
        "Area": {
          "FF": "911",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "791",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "scaleCompute_17_42_20_48_16_1_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.663"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "219",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_Pipeline_VITIS_LOOP_411_5": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "81",
          "LatencyWorst": "145",
          "PipelineIIMin": "18",
          "PipelineIIMax": "145",
          "PipelineII": "18 ~ 145",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.544"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_411_5",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "143",
            "Latency": "16 ~ 143",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1409",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1619",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s": {
        "Latency": {
          "LatencyBest": "170",
          "LatencyAvg": "6154",
          "LatencyWorst": "20426",
          "PipelineIIMin": "170",
          "PipelineIIMax": "20426",
          "PipelineII": "170 ~ 20426",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.544"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_404_4",
            "TripCount": "",
            "LatencyMin": "30",
            "LatencyMax": "20096",
            "Latency": "30 ~ 20096",
            "PipelineII": "",
            "PipelineDepthMin": "30",
            "PipelineDepthMax": "157",
            "PipelineDepth": "30 ~ 157"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "3877",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "4468",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resize_1_0_128_128_64_64_1_false_2_2_2_s": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "6155",
          "LatencyWorst": "20427",
          "PipelineIIMin": "171",
          "PipelineIIMax": "20427",
          "PipelineII": "171 ~ 20427",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.544"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "3946",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "4556",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry14_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_Pipeline_Clear_Row_Loop": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.919"
        },
        "Loops": [{
            "Name": "Clear_Row_Loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFGradientX3x3_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.655"
        },
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFGradientY3x3_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.655"
        },
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobel3x3_1_1_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.655"
        },
        "Area": {
          "FF": "89",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "232",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_Pipeline_Col_Loop": {
        "Latency": {
          "LatencyBest": "71",
          "LatencyAvg": "71",
          "LatencyWorst": "71",
          "PipelineII": "71",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "Col_Loop",
            "TripCount": "64",
            "Latency": "69",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "375",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "608",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s": {
        "Latency": {
          "LatencyBest": "4934",
          "LatencyAvg": "4934",
          "LatencyWorst": "4934",
          "PipelineII": "4934",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.919"
        },
        "Loops": [{
            "Name": "Row_Loop",
            "TripCount": "64",
            "Latency": "4864",
            "PipelineII": "",
            "PipelineDepth": "76"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "544",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1322",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Sobel_0_3_0_0_64_64_1_false_2_2_2_s": {
        "Latency": {
          "LatencyBest": "4935",
          "LatencyAvg": "4935",
          "LatencyWorst": "4935",
          "PipelineII": "4935",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.919"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "580",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1392",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc12": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "addrbound": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.676"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "40",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_entry24_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "15",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "1028",
          "LatencyWorst": "4100",
          "PipelineIIMin": "5",
          "PipelineIIMax": "4100",
          "PipelineII": "5 ~ 4100",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "4098",
            "Latency": "3 ~ 4098",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "194",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "526",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "1031",
          "LatencyWorst": "4103",
          "PipelineIIMin": "8",
          "PipelineIIMax": "4103",
          "PipelineII": "8 ~ 4103",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "332",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "681",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "1032",
          "LatencyWorst": "4104",
          "PipelineIIMin": "9",
          "PipelineIIMax": "4104",
          "PipelineII": "9 ~ 4104",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "636",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "964",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "2051",
          "LatencyWorst": "4099",
          "PipelineIIMin": "4",
          "PipelineIIMax": "4099",
          "PipelineII": "4 ~ 4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4097",
            "Latency": "2 ~ 4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "2059",
          "LatencyWorst": "4107",
          "PipelineIIMin": "12",
          "PipelineIIMax": "4107",
          "PipelineII": "12 ~ 4107",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "334",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "2062",
          "LatencyWorst": "4110",
          "PipelineIIMin": "13",
          "PipelineIIMax": "4108",
          "PipelineII": "13 ~ 4108",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1170",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1693",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_8_0_64_64_1_2_1_s": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "2064",
          "LatencyWorst": "4112",
          "PipelineIIMin": "17",
          "PipelineIIMax": "4112",
          "PipelineII": "17 ~ 4112",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1257",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1773",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_8_0_64_64_1_2_1_1": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "2064",
          "LatencyWorst": "4112",
          "PipelineIIMin": "17",
          "PipelineIIMax": "4112",
          "PipelineII": "17 ~ 4112",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1257",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1773",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel_resize_accel": {
        "Latency": {
          "LatencyBest": "4972",
          "LatencyAvg": "8213",
          "LatencyWorst": "20436",
          "PipelineIIMin": "4936",
          "PipelineIIMax": "20428",
          "PipelineII": "4936 ~ 20428",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.544"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "18",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "13544",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "16501",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-15 19:05:52 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
