{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669475235509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669475235509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 16:07:15 2022 " "Processing started: Sat Nov 26 16:07:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669475235509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475235509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon " "Command: quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475235509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669475236215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669475236215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../src/eth_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "../src/uart_fifo.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/cdc_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/cdc_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_pipeline " "Found entity 1: cdc_pipeline" {  } { { "../src/cdc_pipeline.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/cdc_pipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/crc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/crc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "../src/crc.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/crc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA mac_rx.sv(23) " "Verilog HDL Declaration information at mac_rx.sv(23): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "../src/mac_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669475254574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mac_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rx " "Found entity 1: mac_rx" {  } { { "../src/mac_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mac_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tx " "Found entity 1: mac_tx" {  } { { "../src/mac_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mac_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_wrapper " "Found entity 1: mac_wrapper" {  } { { "../src/mac_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/reset_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/reset_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_release " "Found entity 1: reset_release" {  } { { "../src/reset_release.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/reset_release.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_counter " "Found entity 1: uart_counter" {  } { { "../src/uart_counter.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data uart_rx.sv(25) " "Verilog HDL Declaration information at uart_rx.sv(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "../src/uart_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669475254584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrapper " "Found entity 1: uart_wrapper" {  } { { "../src/uart_wrapper.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/debug_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/debug_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_port " "Found entity 1: debug_port" {  } { { "../src/debug_port.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/debug_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/mhp.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mhp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mhp " "Found entity 1: mhp" {  } { { "../src/mhp.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/mhp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/task_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/task_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_manager " "Found entity 1: task_manager" {  } { { "../src/task_manager.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/task_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgahackathon/hackathon_base-master/src/tb/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/tb/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../src/tb/tb_top.sv" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/tb/tb_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669475254597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254597 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "uartTxRdy debug_port.v(56) " "Verilog HDL error at debug_port.v(56): object \"uartTxRdy\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/debug_port.v" "" { Text "D:/FPGAHackathon/hackathon_base-master/src/debug_port.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669475254604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAHackathon/hackathon_base-master/quartus_project/output_files/hackathon.map.smsg " "Generated suppressed messages file D:/FPGAHackathon/hackathon_base-master/quartus_project/output_files/hackathon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669475254699 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 16:07:34 2022 " "Processing ended: Sat Nov 26 16:07:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669475254699 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669475254699 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669475254699 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475254699 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669475255456 ""}
