0.7
2020.1
May 27 2020
19:59:15
/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv,1604242285,systemVerilog,,,,design_1_axi_vip_0_0,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv,1604242285,systemVerilog,/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sim_1/imports/new/tb.sv,/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv,,design_1_axi_vip_0_0_pkg,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/ip/design_1_myip_v1_0_0_0/sim/design_1_myip_v1_0_0_0.v,1604242285,verilog,,/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/sim/design_1.v,,design_1_myip_v1_0_0_0,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/sim/design_1.v,1604242284,verilog,,/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;xilinx_vip,,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sim_1/imports/new/tb.sv,1604243856,systemVerilog,,,,$unit_tb_sv;tb,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1604244206,verilog,,,,design_1_wrapper,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sources_1/imports/hdl/myip_v1_0.v,1604241655,verilog,,,,myip_v1_0,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v,1604242554,verilog,,/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sources_1/imports/hdl/myip_v1_0.v,,myip_v1_0_M00_AXI,,axi_vip_v1_1_7;xilinx_vip,../../../../sample_vip_slave.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
