# and_gate
simple verilog repo for testing
