// Seed: 4029933072
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wand id_6
);
  assign module_0 = id_4 << id_1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    output wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output supply0 id_9,
    output wire id_10,
    output supply0 id_11,
    input wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output uwire id_16,
    input tri1 id_17
);
  logic id_19 = 1;
  tri   id_20 = -1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_11,
      id_4,
      id_6,
      id_2,
      id_16
  );
endmodule
