#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 21 19:32:03 2018
# Process ID: 9309
# Current directory: /home/steffnet/Schreibtisch/ABP/Driver/HDMI/hdmi/hdmi.runs/sda_in_out_to_inout_0_synth_1
# Command line: vivado -log sda_in_out_to_inout_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sda_in_out_to_inout_0.tcl
# Log file: /home/steffnet/Schreibtisch/ABP/Driver/HDMI/hdmi/hdmi.runs/sda_in_out_to_inout_0_synth_1/sda_in_out_to_inout_0.vds
# Journal file: /home/steffnet/Schreibtisch/ABP/Driver/HDMI/hdmi/hdmi.runs/sda_in_out_to_inout_0_synth_1/vivado.jou
#-----------------------------------------------------------
source sda_in_out_to_inout_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_inout_assign'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/steffnet/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top sda_in_out_to_inout_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9323 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.070 ; gain = 0.000 ; free physical = 10345 ; free virtual = 14712
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sda_in_out_to_inout_0' [/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_in_out_to_inout_0/synth/sda_in_out_to_inout_0.vhd:65]
INFO: [Synth 8-3491] module 'sda_in_out_to_inout' declared at '/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_in_out_to_inout_0/sda_in_out_to_inout.vhd:34' bound to instance 'U0' of component 'sda_in_out_to_inout' [/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_in_out_to_inout_0/synth/sda_in_out_to_inout_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'sda_in_out_to_inout' [/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_in_out_to_inout_0/sda_in_out_to_inout.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sda_in_out_to_inout' (1#1) [/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_in_out_to_inout_0/sda_in_out_to_inout.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sda_in_out_to_inout_0' (2#1) [/home/steffnet/Schreibtisch/ABP/Driver/HDMI/sda_in_out_to_inout_0/synth/sda_in_out_to_inout_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1432.738 ; gain = 42.668 ; free physical = 10357 ; free virtual = 14726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1432.738 ; gain = 42.668 ; free physical = 10357 ; free virtual = 14726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.742 ; gain = 50.672 ; free physical = 10356 ; free virtual = 14725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.750 ; gain = 58.680 ; free physical = 10355 ; free virtual = 14724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.320 ; gain = 159.250 ; free physical = 10140 ; free virtual = 14547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.320 ; gain = 159.250 ; free physical = 10134 ; free virtual = 14541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10136 ; free virtual = 14542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.336 ; gain = 168.266 ; free physical = 10115 ; free virtual = 14521
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.344 ; gain = 168.266 ; free physical = 10114 ; free virtual = 14521
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.367 ; gain = 0.000 ; free physical = 10014 ; free virtual = 14467
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.367 ; gain = 257.379 ; free physical = 10062 ; free virtual = 14515
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.367 ; gain = 0.000 ; free physical = 10062 ; free virtual = 14515
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/steffnet/Schreibtisch/ABP/Driver/HDMI/hdmi/hdmi.runs/sda_in_out_to_inout_0_synth_1/sda_in_out_to_inout_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2076.973 ; gain = 429.605 ; free physical = 9615 ; free virtual = 14148
ERROR: [Designutils 20-1595] In entity sda_in_out_to_inout_0, connectivity of net sda_i_o cannot be represented in VHDL. VHDL lacks syntax to connect the following inout terminals to a differently-named net: 
   inout sda_i_o

Resolution: Check whether terminals really need inout direction and substitute input or output as needed. It may also be possible to rename the net to match the terminal.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.973 ; gain = 0.000 ; free physical = 9609 ; free virtual = 14143
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/steffnet/Schreibtisch/ABP/Driver/HDMI/hdmi/hdmi.runs/sda_in_out_to_inout_0_synth_1/sda_in_out_to_inout_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sda_in_out_to_inout_0_utilization_synth.rpt -pb sda_in_out_to_inout_0_utilization_synth.pb
ERROR: [Designutils 20-1595] In entity sda_in_out_to_inout_0, connectivity of net sda_i_o cannot be represented in VHDL. VHDL lacks syntax to connect the following inout terminals to a differently-named net: 
   inout sda_i_o

Resolution: Check whether terminals really need inout direction and substitute input or output as needed. It may also be possible to rename the net to match the terminal.
CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: ERROR: [Vivado 12-3193] Failed to represent netlist as VHDL.  See preceding messages.

INFO: [Common 17-206] Exiting Vivado at Fri Dec 21 19:32:31 2018...
