$date
  Sun May 26 21:33:09 2024
$end
$timescale
  1ns
$end
$scope module Verilog::main $end
  $var wire 1 main.clk clk $end
  $var reg 32 main.counter counter [31:0] $end
  $var wire 1 main.$live $live $end
$upscope $end
$enddefinitions $end
#0
1main.clk
b11010010001101000001010111110111 main.counter
0main.$live
#1
b11010010001101000001010111110110 main.counter
#2
b11010010001101000001010111110101 main.counter
#3
0main.clk
b11010010001101000001010111110100 main.counter
#4
1main.clk
b11010010001101000001010111110011 main.counter
#5
b11010010001101000001010111110010 main.counter
#6
0main.clk
b11010010001101000001010111110001 main.counter
#7
b11010010001101000001010111110000 main.counter
#8
1main.clk
b11010010001101000001010111101111 main.counter
#9
0main.clk
b11010010001101000001010111101110 main.counter
#10
b11010010001101000001010111101101 main.counter
