// Seed: 3689731622
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output logic id_4
    , id_13,
    input supply1 id_5,
    output supply0 id_6,
    input logic id_7,
    output tri id_8,
    output wor id_9,
    input tri1 id_10,
    output tri id_11
);
  wire id_14;
  module_0(
      id_13, id_13, id_13
  );
  wire id_15;
  wire id_16;
  always @(*) begin
    id_4 <= id_7;
  end
  wand id_17;
  wire id_18;
  assign id_17 = 1 * 1 - 1;
endmodule
