<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>algorithm design and analysis | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/algorithm-design-and-analysis/</link><atom:link href="https://uoftactuarial.github.io/tag/algorithm-design-and-analysis/index.xml" rel="self" type="application/rss+xml"/><description>algorithm design and analysis</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 2010 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>algorithm design and analysis</title><link>https://uoftactuarial.github.io/tag/algorithm-design-and-analysis/</link></image><item><title>State space reductions for scalable verification of asynchronous designs</title><link>https://uoftactuarial.github.io/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yao-state-2010/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>https://uoftactuarial.github.io/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/beal-hazard-2007/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>https://uoftactuarial.github.io/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/kitai-level-2002/</guid><description/></item><item><title>Direct synthesis of timed circuits from free-choice STGs</title><link>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-2002/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>https://uoftactuarial.github.io/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-timed-2001/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-poset-1999/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>https://uoftactuarial.github.io/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>https://uoftactuarial.github.io/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-automatic-1995/</guid><description/></item></channel></rss>