# ğŸ”  Morse Code Encoder/Decoder on FPGA

This repository contains the final project developed for the **Embedded and Electronic System** course. The project implements a **Morse code encoder and decoder** on an FPGA using hardware description languages (HDL) and simulation tools.

## ğŸ“˜ Documentation

For a complete overview of the project, including design choices, implementation details, and results, refer to the following documents:

- ğŸ“„ [Tesina_FPGA.pdf](./Tesina_FPGA.pdf) â€“ Technical report (in Italian)
- ğŸ“Š [Presentazione_Tesina_FPGA.pdf](./Presentazione_Tesina_FPGA.pdf) â€“ Presentation slides (in Italian)

## âš™ï¸ Project Features

- Encoding of ASCII characters into Morse code
- Decoding of Morse signals into readable output
- Implementation using **VHDL** and simulation tools
- Designed for deployment on FPGA boards

## ğŸ§° Technologies Used

- **VHDL** â€“ Hardware description language for digital logic
- **Vivado Design Suite** â€“ FPGA design, simulation, and synthesis (by Xilinx)
- **TeX** â€“ Documentation and presentation formatting




