ARM GAS  /tmp/ccWjmaeI.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_SPI1_Init
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	MX_SPI1_Init:
  28              	.LFB1311:
  29              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/spi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/spi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
ARM GAS  /tmp/ccWjmaeI.s 			page 2


  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
  30              		.loc 1 32 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  34              		.loc 1 34 3 view .LVU1
  35              		.loc 1 34 18 is_stmt 0 view .LVU2
  36 0000 1048     		ldr	r0, .L6
  32:Core/Src/spi.c **** 
  37              		.loc 1 32 1 view .LVU3
  38 0002 38B5     		push	{r3, r4, r5, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 3, -16
  42              		.cfi_offset 4, -12
  43              		.cfi_offset 5, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 34 18 view .LVU4
  46 0004 104B     		ldr	r3, .L6+4
  47 0006 0360     		str	r3, [r0]
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  48              		.loc 1 35 3 is_stmt 1 view .LVU5
  36:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  37:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  49              		.loc 1 37 23 is_stmt 0 view .LVU6
  50 0008 4FF44073 		mov	r3, #768
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  51              		.loc 1 35 19 view .LVU7
  52 000c 4FF48275 		mov	r5, #260
  38:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  39:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  40:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  53              		.loc 1 40 18 view .LVU8
  54 0010 4FF48024 		mov	r4, #262144
  41:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  55              		.loc 1 41 32 view .LVU9
  56 0014 0821     		movs	r1, #8
  42:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  43:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  44:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  45:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  57              		.loc 1 45 28 view .LVU10
  58 0016 0722     		movs	r2, #7
  37:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  59              		.loc 1 37 23 view .LVU11
  60 0018 C360     		str	r3, [r0, #12]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  61              		.loc 1 36 24 view .LVU12
  62 001a 0023     		movs	r3, #0
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  63              		.loc 1 41 32 view .LVU13
  64 001c C0E90641 		strd	r4, r1, [r0, #24]
  39:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
ARM GAS  /tmp/ccWjmaeI.s 			page 3


  65              		.loc 1 39 23 view .LVU14
  66 0020 C0E90433 		strd	r3, r3, [r0, #16]
  43:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  67              		.loc 1 43 21 view .LVU15
  68 0024 C0E90833 		strd	r3, r3, [r0, #32]
  46:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  47:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  69              		.loc 1 47 23 view .LVU16
  70 0028 C0E90C33 		strd	r3, r3, [r0, #48]
  35:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  71              		.loc 1 35 19 view .LVU17
  72 002c 4560     		str	r5, [r0, #4]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  73              		.loc 1 36 3 is_stmt 1 view .LVU18
  45:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  74              		.loc 1 45 28 is_stmt 0 view .LVU19
  75 002e C262     		str	r2, [r0, #44]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  76              		.loc 1 36 24 view .LVU20
  77 0030 8360     		str	r3, [r0, #8]
  37:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  78              		.loc 1 37 3 is_stmt 1 view .LVU21
  38:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  79              		.loc 1 38 3 view .LVU22
  40:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  80              		.loc 1 40 3 view .LVU23
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  81              		.loc 1 41 3 view .LVU24
  42:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  82              		.loc 1 42 3 view .LVU25
  44:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  83              		.loc 1 44 3 view .LVU26
  44:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  84              		.loc 1 44 29 is_stmt 0 view .LVU27
  85 0032 8362     		str	r3, [r0, #40]
  45:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  86              		.loc 1 45 3 is_stmt 1 view .LVU28
  46:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  87              		.loc 1 46 3 view .LVU29
  48:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  88              		.loc 1 48 3 view .LVU30
  89              		.loc 1 48 7 is_stmt 0 view .LVU31
  90 0034 FFF7FEFF 		bl	HAL_SPI_Init
  91              	.LVL0:
  92              		.loc 1 48 6 view .LVU32
  93 0038 00B9     		cbnz	r0, .L5
  49:Core/Src/spi.c ****   {
  50:Core/Src/spi.c ****     Error_Handler();
  51:Core/Src/spi.c ****   }
  52:Core/Src/spi.c **** 
  53:Core/Src/spi.c **** }
  94              		.loc 1 53 1 view .LVU33
  95 003a 38BD     		pop	{r3, r4, r5, pc}
  96              	.L5:
  50:Core/Src/spi.c ****   }
  97              		.loc 1 50 5 is_stmt 1 view .LVU34
  98              		.loc 1 53 1 is_stmt 0 view .LVU35
ARM GAS  /tmp/ccWjmaeI.s 			page 4


  99 003c BDE83840 		pop	{r3, r4, r5, lr}
 100              	.LCFI1:
 101              		.cfi_restore 14
 102              		.cfi_restore 5
 103              		.cfi_restore 4
 104              		.cfi_restore 3
 105              		.cfi_def_cfa_offset 0
  50:Core/Src/spi.c ****   }
 106              		.loc 1 50 5 view .LVU36
 107 0040 FFF7FEBF 		b	Error_Handler
 108              	.LVL1:
 109              	.L7:
 110              		.align	2
 111              	.L6:
 112 0044 00000000 		.word	hspi1
 113 0048 00300140 		.word	1073819648
 114              		.cfi_endproc
 115              	.LFE1311:
 117              		.section	.text.MX_SPI2_Init,"ax",%progbits
 118              		.align	1
 119              		.p2align 2,,3
 120              		.global	MX_SPI2_Init
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	MX_SPI2_Init:
 127              	.LFB1312:
  54:Core/Src/spi.c **** /* SPI2 init function */
  55:Core/Src/spi.c **** void MX_SPI2_Init(void)
  56:Core/Src/spi.c **** {
 128              		.loc 1 56 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 132              		.loc 1 58 3 view .LVU38
 133              		.loc 1 58 18 is_stmt 0 view .LVU39
 134 0000 1048     		ldr	r0, .L12
  56:Core/Src/spi.c **** 
 135              		.loc 1 56 1 view .LVU40
 136 0002 38B5     		push	{r3, r4, r5, lr}
 137              	.LCFI2:
 138              		.cfi_def_cfa_offset 16
 139              		.cfi_offset 3, -16
 140              		.cfi_offset 4, -12
 141              		.cfi_offset 5, -8
 142              		.cfi_offset 14, -4
 143              		.loc 1 58 18 view .LVU41
 144 0004 104B     		ldr	r3, .L12+4
 145 0006 0360     		str	r3, [r0]
  59:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 146              		.loc 1 59 3 is_stmt 1 view .LVU42
  60:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  61:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 147              		.loc 1 61 23 is_stmt 0 view .LVU43
ARM GAS  /tmp/ccWjmaeI.s 			page 5


 148 0008 4FF44073 		mov	r3, #768
  59:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 149              		.loc 1 59 19 view .LVU44
 150 000c 4FF48275 		mov	r5, #260
  62:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  63:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  64:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 151              		.loc 1 64 18 view .LVU45
 152 0010 4FF48024 		mov	r4, #262144
  65:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 153              		.loc 1 65 32 view .LVU46
 154 0014 0821     		movs	r1, #8
  66:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  68:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  69:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 155              		.loc 1 69 28 view .LVU47
 156 0016 0722     		movs	r2, #7
  61:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 157              		.loc 1 61 23 view .LVU48
 158 0018 C360     		str	r3, [r0, #12]
  60:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 159              		.loc 1 60 24 view .LVU49
 160 001a 0023     		movs	r3, #0
  65:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 161              		.loc 1 65 32 view .LVU50
 162 001c C0E90641 		strd	r4, r1, [r0, #24]
  63:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 163              		.loc 1 63 23 view .LVU51
 164 0020 C0E90433 		strd	r3, r3, [r0, #16]
  67:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 165              		.loc 1 67 21 view .LVU52
 166 0024 C0E90833 		strd	r3, r3, [r0, #32]
  70:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  71:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 167              		.loc 1 71 23 view .LVU53
 168 0028 C0E90C33 		strd	r3, r3, [r0, #48]
  59:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 169              		.loc 1 59 19 view .LVU54
 170 002c 4560     		str	r5, [r0, #4]
  60:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 171              		.loc 1 60 3 is_stmt 1 view .LVU55
  69:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 172              		.loc 1 69 28 is_stmt 0 view .LVU56
 173 002e C262     		str	r2, [r0, #44]
  60:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 174              		.loc 1 60 24 view .LVU57
 175 0030 8360     		str	r3, [r0, #8]
  61:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 176              		.loc 1 61 3 is_stmt 1 view .LVU58
  62:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 177              		.loc 1 62 3 view .LVU59
  64:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 178              		.loc 1 64 3 view .LVU60
  65:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 179              		.loc 1 65 3 view .LVU61
  66:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  /tmp/ccWjmaeI.s 			page 6


 180              		.loc 1 66 3 view .LVU62
  68:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 181              		.loc 1 68 3 view .LVU63
  68:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 182              		.loc 1 68 29 is_stmt 0 view .LVU64
 183 0032 8362     		str	r3, [r0, #40]
  69:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 184              		.loc 1 69 3 is_stmt 1 view .LVU65
  70:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 185              		.loc 1 70 3 view .LVU66
  72:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 186              		.loc 1 72 3 view .LVU67
 187              		.loc 1 72 7 is_stmt 0 view .LVU68
 188 0034 FFF7FEFF 		bl	HAL_SPI_Init
 189              	.LVL2:
 190              		.loc 1 72 6 view .LVU69
 191 0038 00B9     		cbnz	r0, .L11
  73:Core/Src/spi.c ****   {
  74:Core/Src/spi.c ****     Error_Handler();
  75:Core/Src/spi.c ****   }
  76:Core/Src/spi.c **** 
  77:Core/Src/spi.c **** }
 192              		.loc 1 77 1 view .LVU70
 193 003a 38BD     		pop	{r3, r4, r5, pc}
 194              	.L11:
  74:Core/Src/spi.c ****   }
 195              		.loc 1 74 5 is_stmt 1 view .LVU71
 196              		.loc 1 77 1 is_stmt 0 view .LVU72
 197 003c BDE83840 		pop	{r3, r4, r5, lr}
 198              	.LCFI3:
 199              		.cfi_restore 14
 200              		.cfi_restore 5
 201              		.cfi_restore 4
 202              		.cfi_restore 3
 203              		.cfi_def_cfa_offset 0
  74:Core/Src/spi.c ****   }
 204              		.loc 1 74 5 view .LVU73
 205 0040 FFF7FEBF 		b	Error_Handler
 206              	.LVL3:
 207              	.L13:
 208              		.align	2
 209              	.L12:
 210 0044 00000000 		.word	hspi2
 211 0048 00380040 		.word	1073756160
 212              		.cfi_endproc
 213              	.LFE1312:
 215              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 216              		.align	1
 217              		.p2align 2,,3
 218              		.global	HAL_SPI_MspInit
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu fpv4-sp-d16
 224              	HAL_SPI_MspInit:
 225              	.LVL4:
 226              	.LFB1313:
ARM GAS  /tmp/ccWjmaeI.s 			page 7


  78:Core/Src/spi.c **** 
  79:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  80:Core/Src/spi.c **** {
 227              		.loc 1 80 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 40
 230              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 231              		.loc 1 82 3 view .LVU75
  80:Core/Src/spi.c **** 
 232              		.loc 1 80 1 is_stmt 0 view .LVU76
 233 0000 70B5     		push	{r4, r5, r6, lr}
 234              	.LCFI4:
 235              		.cfi_def_cfa_offset 16
 236              		.cfi_offset 4, -16
 237              		.cfi_offset 5, -12
 238              		.cfi_offset 6, -8
 239              		.cfi_offset 14, -4
  83:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 240              		.loc 1 83 15 view .LVU77
 241 0002 0368     		ldr	r3, [r0]
 242              		.loc 1 83 5 view .LVU78
 243 0004 394A     		ldr	r2, .L20
  80:Core/Src/spi.c **** 
 244              		.loc 1 80 1 view .LVU79
 245 0006 8AB0     		sub	sp, sp, #40
 246              	.LCFI5:
 247              		.cfi_def_cfa_offset 56
  82:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 248              		.loc 1 82 20 view .LVU80
 249 0008 0024     		movs	r4, #0
 250              		.loc 1 83 5 view .LVU81
 251 000a 9342     		cmp	r3, r2
  82:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 252              		.loc 1 82 20 view .LVU82
 253 000c CDE90544 		strd	r4, r4, [sp, #20]
 254 0010 CDE90744 		strd	r4, r4, [sp, #28]
 255 0014 0994     		str	r4, [sp, #36]
 256              		.loc 1 83 3 is_stmt 1 view .LVU83
 257              		.loc 1 83 5 is_stmt 0 view .LVU84
 258 0016 04D0     		beq	.L18
  84:Core/Src/spi.c ****   {
  85:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  88:Core/Src/spi.c ****     /* SPI1 clock enable */
  89:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  92:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  93:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  94:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  95:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  96:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  97:Core/Src/spi.c ****     */
  98:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
ARM GAS  /tmp/ccWjmaeI.s 			page 8


  99:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 100:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 103:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 106:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 109:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 110:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 115:Core/Src/spi.c ****   }
 116:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 259              		.loc 1 116 8 is_stmt 1 view .LVU85
 260              		.loc 1 116 10 is_stmt 0 view .LVU86
 261 0018 354A     		ldr	r2, .L20+4
 262 001a 9342     		cmp	r3, r2
 263 001c 2ED0     		beq	.L19
 117:Core/Src/spi.c ****   {
 118:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 119:Core/Src/spi.c **** 
 120:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 121:Core/Src/spi.c ****     /* SPI2 clock enable */
 122:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 123:Core/Src/spi.c **** 
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 125:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 126:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 127:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
 128:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 129:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 130:Core/Src/spi.c ****     PA10     ------> SPI2_MISO
 131:Core/Src/spi.c ****     */
 132:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 133:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 135:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 136:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 137:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 138:Core/Src/spi.c **** 
 139:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 140:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 142:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 144:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 145:Core/Src/spi.c **** 
 146:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 147:Core/Src/spi.c **** 
 148:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 149:Core/Src/spi.c ****   }
 150:Core/Src/spi.c **** }
ARM GAS  /tmp/ccWjmaeI.s 			page 9


 264              		.loc 1 150 1 view .LVU87
 265 001e 0AB0     		add	sp, sp, #40
 266              	.LCFI6:
 267              		.cfi_remember_state
 268              		.cfi_def_cfa_offset 16
 269              		@ sp needed
 270 0020 70BD     		pop	{r4, r5, r6, pc}
 271              	.L18:
 272              	.LCFI7:
 273              		.cfi_restore_state
  89:Core/Src/spi.c **** 
 274              		.loc 1 89 5 is_stmt 1 view .LVU88
 275              	.LBB2:
  89:Core/Src/spi.c **** 
 276              		.loc 1 89 5 view .LVU89
  89:Core/Src/spi.c **** 
 277              		.loc 1 89 5 view .LVU90
 278 0022 344B     		ldr	r3, .L20+8
 279 0024 1A6E     		ldr	r2, [r3, #96]
 280 0026 42F48052 		orr	r2, r2, #4096
 281 002a 1A66     		str	r2, [r3, #96]
  89:Core/Src/spi.c **** 
 282              		.loc 1 89 5 view .LVU91
 283 002c 1A6E     		ldr	r2, [r3, #96]
 284 002e 02F48052 		and	r2, r2, #4096
 285 0032 0092     		str	r2, [sp]
  89:Core/Src/spi.c **** 
 286              		.loc 1 89 5 view .LVU92
 287 0034 009A     		ldr	r2, [sp]
 288              	.LBE2:
  89:Core/Src/spi.c **** 
 289              		.loc 1 89 5 view .LVU93
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 290              		.loc 1 91 5 view .LVU94
 291              	.LBB3:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 292              		.loc 1 91 5 view .LVU95
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 293              		.loc 1 91 5 view .LVU96
 294 0036 DA6C     		ldr	r2, [r3, #76]
 295 0038 42F00102 		orr	r2, r2, #1
 296 003c DA64     		str	r2, [r3, #76]
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 297              		.loc 1 91 5 view .LVU97
 298 003e DB6C     		ldr	r3, [r3, #76]
 299              	.LBE3:
 100:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 300              		.loc 1 100 26 is_stmt 0 view .LVU98
 301 0040 0794     		str	r4, [sp, #28]
 302              	.LBB4:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 303              		.loc 1 91 5 view .LVU99
 304 0042 03F00103 		and	r3, r3, #1
 305 0046 0193     		str	r3, [sp, #4]
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 306              		.loc 1 91 5 is_stmt 1 view .LVU100
 307              	.LBE4:
ARM GAS  /tmp/ccWjmaeI.s 			page 10


  99:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 99 26 is_stmt 0 view .LVU101
 309 0048 0225     		movs	r5, #2
  98:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310              		.loc 1 98 25 view .LVU102
 311 004a 1023     		movs	r3, #16
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 312              		.loc 1 102 31 view .LVU103
 313 004c 0526     		movs	r6, #5
 103:Core/Src/spi.c **** 
 314              		.loc 1 103 5 view .LVU104
 315 004e 05A9     		add	r1, sp, #20
 316 0050 4FF09040 		mov	r0, #1207959552
 317              	.LVL5:
  99:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 99 26 view .LVU105
 319 0054 CDE90535 		strd	r3, r5, [sp, #20]
 320              	.LBB5:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 321              		.loc 1 91 5 view .LVU106
 322 0058 019A     		ldr	r2, [sp, #4]
 323              	.LBE5:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 324              		.loc 1 91 5 is_stmt 1 view .LVU107
  98:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325              		.loc 1 98 5 view .LVU108
 100:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 326              		.loc 1 100 5 view .LVU109
 101:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 327              		.loc 1 101 5 view .LVU110
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 328              		.loc 1 102 5 view .LVU111
 101:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 329              		.loc 1 101 27 is_stmt 0 view .LVU112
 330 005a 0894     		str	r4, [sp, #32]
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 331              		.loc 1 102 31 view .LVU113
 332 005c 0996     		str	r6, [sp, #36]
 103:Core/Src/spi.c **** 
 333              		.loc 1 103 5 is_stmt 1 view .LVU114
 334 005e FFF7FEFF 		bl	HAL_GPIO_Init
 335              	.LVL6:
 105:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 336              		.loc 1 105 5 view .LVU115
 105:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 337              		.loc 1 105 25 is_stmt 0 view .LVU116
 338 0062 E023     		movs	r3, #224
 110:Core/Src/spi.c **** 
 339              		.loc 1 110 5 view .LVU117
 340 0064 05A9     		add	r1, sp, #20
 341 0066 4FF09040 		mov	r0, #1207959552
 109:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 342              		.loc 1 109 31 view .LVU118
 343 006a CDE90856 		strd	r5, r6, [sp, #32]
 106:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344              		.loc 1 106 26 view .LVU119
 345 006e 0695     		str	r5, [sp, #24]
ARM GAS  /tmp/ccWjmaeI.s 			page 11


 107:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 346              		.loc 1 107 26 view .LVU120
 347 0070 0794     		str	r4, [sp, #28]
 105:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 348              		.loc 1 105 25 view .LVU121
 349 0072 0593     		str	r3, [sp, #20]
 106:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 350              		.loc 1 106 5 is_stmt 1 view .LVU122
 107:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 351              		.loc 1 107 5 view .LVU123
 108:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 352              		.loc 1 108 5 view .LVU124
 109:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 353              		.loc 1 109 5 view .LVU125
 110:Core/Src/spi.c **** 
 354              		.loc 1 110 5 view .LVU126
 355 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 356              	.LVL7:
 357              		.loc 1 150 1 is_stmt 0 view .LVU127
 358 0078 0AB0     		add	sp, sp, #40
 359              	.LCFI8:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 16
 362              		@ sp needed
 363 007a 70BD     		pop	{r4, r5, r6, pc}
 364              	.LVL8:
 365              	.L19:
 366              	.LCFI9:
 367              		.cfi_restore_state
 122:Core/Src/spi.c **** 
 368              		.loc 1 122 5 is_stmt 1 view .LVU128
 369              	.LBB6:
 122:Core/Src/spi.c **** 
 370              		.loc 1 122 5 view .LVU129
 122:Core/Src/spi.c **** 
 371              		.loc 1 122 5 view .LVU130
 372 007c 1D4B     		ldr	r3, .L20+8
 373              	.LBE6:
 137:Core/Src/spi.c **** 
 374              		.loc 1 137 5 is_stmt 0 view .LVU131
 375 007e 1E48     		ldr	r0, .L20+12
 376              	.LVL9:
 377              	.LBB7:
 122:Core/Src/spi.c **** 
 378              		.loc 1 122 5 view .LVU132
 379 0080 9A6D     		ldr	r2, [r3, #88]
 380 0082 42F48042 		orr	r2, r2, #16384
 381 0086 9A65     		str	r2, [r3, #88]
 122:Core/Src/spi.c **** 
 382              		.loc 1 122 5 is_stmt 1 view .LVU133
 383 0088 9A6D     		ldr	r2, [r3, #88]
 384 008a 02F48042 		and	r2, r2, #16384
 385 008e 0292     		str	r2, [sp, #8]
 122:Core/Src/spi.c **** 
 386              		.loc 1 122 5 view .LVU134
 387 0090 029A     		ldr	r2, [sp, #8]
 388              	.LBE7:
ARM GAS  /tmp/ccWjmaeI.s 			page 12


 122:Core/Src/spi.c **** 
 389              		.loc 1 122 5 view .LVU135
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 390              		.loc 1 124 5 view .LVU136
 391              	.LBB8:
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 392              		.loc 1 124 5 view .LVU137
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 393              		.loc 1 124 5 view .LVU138
 394 0092 DA6C     		ldr	r2, [r3, #76]
 395 0094 42F00202 		orr	r2, r2, #2
 396 0098 DA64     		str	r2, [r3, #76]
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 397              		.loc 1 124 5 view .LVU139
 398 009a DA6C     		ldr	r2, [r3, #76]
 399 009c 02F00202 		and	r2, r2, #2
 400 00a0 0392     		str	r2, [sp, #12]
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 401              		.loc 1 124 5 view .LVU140
 402 00a2 039A     		ldr	r2, [sp, #12]
 403              	.LBE8:
 124:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 404              		.loc 1 124 5 view .LVU141
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 405              		.loc 1 125 5 view .LVU142
 406              	.LBB9:
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 407              		.loc 1 125 5 view .LVU143
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 408              		.loc 1 125 5 view .LVU144
 409 00a4 DA6C     		ldr	r2, [r3, #76]
 410 00a6 42F00102 		orr	r2, r2, #1
 411 00aa DA64     		str	r2, [r3, #76]
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 412              		.loc 1 125 5 view .LVU145
 413 00ac DB6C     		ldr	r3, [r3, #76]
 414              	.LBE9:
 134:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 415              		.loc 1 134 26 is_stmt 0 view .LVU146
 416 00ae 0794     		str	r4, [sp, #28]
 417              	.LBB10:
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 418              		.loc 1 125 5 view .LVU147
 419 00b0 03F00103 		and	r3, r3, #1
 420 00b4 0493     		str	r3, [sp, #16]
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 421              		.loc 1 125 5 is_stmt 1 view .LVU148
 422              	.LBE10:
 133:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 423              		.loc 1 133 26 is_stmt 0 view .LVU149
 424 00b6 0226     		movs	r6, #2
 132:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 425              		.loc 1 132 25 view .LVU150
 426 00b8 4FF43043 		mov	r3, #45056
 136:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 427              		.loc 1 136 31 view .LVU151
 428 00bc 0525     		movs	r5, #5
ARM GAS  /tmp/ccWjmaeI.s 			page 13


 137:Core/Src/spi.c **** 
 429              		.loc 1 137 5 view .LVU152
 430 00be 05A9     		add	r1, sp, #20
 133:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 133 26 view .LVU153
 432 00c0 CDE90536 		strd	r3, r6, [sp, #20]
 433              	.LBB11:
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 434              		.loc 1 125 5 view .LVU154
 435 00c4 049A     		ldr	r2, [sp, #16]
 436              	.LBE11:
 125:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 437              		.loc 1 125 5 is_stmt 1 view .LVU155
 132:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438              		.loc 1 132 5 view .LVU156
 134:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 439              		.loc 1 134 5 view .LVU157
 135:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 440              		.loc 1 135 5 view .LVU158
 136:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 441              		.loc 1 136 5 view .LVU159
 135:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 442              		.loc 1 135 27 is_stmt 0 view .LVU160
 443 00c6 0894     		str	r4, [sp, #32]
 136:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 444              		.loc 1 136 31 view .LVU161
 445 00c8 0995     		str	r5, [sp, #36]
 137:Core/Src/spi.c **** 
 446              		.loc 1 137 5 is_stmt 1 view .LVU162
 447 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 448              	.LVL10:
 139:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 449              		.loc 1 139 5 view .LVU163
 139:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 450              		.loc 1 139 25 is_stmt 0 view .LVU164
 451 00ce 4FF48063 		mov	r3, #1024
 144:Core/Src/spi.c **** 
 452              		.loc 1 144 5 view .LVU165
 453 00d2 05A9     		add	r1, sp, #20
 454 00d4 4FF09040 		mov	r0, #1207959552
 142:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 455              		.loc 1 142 27 view .LVU166
 456 00d8 CDE90744 		strd	r4, r4, [sp, #28]
 140:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 457              		.loc 1 140 26 view .LVU167
 458 00dc 0696     		str	r6, [sp, #24]
 143:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 459              		.loc 1 143 31 view .LVU168
 460 00de 0995     		str	r5, [sp, #36]
 139:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 461              		.loc 1 139 25 view .LVU169
 462 00e0 0593     		str	r3, [sp, #20]
 140:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 463              		.loc 1 140 5 is_stmt 1 view .LVU170
 141:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 464              		.loc 1 141 5 view .LVU171
 142:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
ARM GAS  /tmp/ccWjmaeI.s 			page 14


 465              		.loc 1 142 5 view .LVU172
 143:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 466              		.loc 1 143 5 view .LVU173
 144:Core/Src/spi.c **** 
 467              		.loc 1 144 5 view .LVU174
 468 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 469              	.LVL11:
 470              		.loc 1 150 1 is_stmt 0 view .LVU175
 471 00e6 0AB0     		add	sp, sp, #40
 472              	.LCFI10:
 473              		.cfi_def_cfa_offset 16
 474              		@ sp needed
 475 00e8 70BD     		pop	{r4, r5, r6, pc}
 476              	.L21:
 477 00ea 00BF     		.align	2
 478              	.L20:
 479 00ec 00300140 		.word	1073819648
 480 00f0 00380040 		.word	1073756160
 481 00f4 00100240 		.word	1073876992
 482 00f8 00040048 		.word	1207960576
 483              		.cfi_endproc
 484              	.LFE1313:
 486              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 487              		.align	1
 488              		.p2align 2,,3
 489              		.global	HAL_SPI_MspDeInit
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 493              		.fpu fpv4-sp-d16
 495              	HAL_SPI_MspDeInit:
 496              	.LVL12:
 497              	.LFB1314:
 151:Core/Src/spi.c **** 
 152:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 153:Core/Src/spi.c **** {
 498              		.loc 1 153 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 154:Core/Src/spi.c **** 
 155:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 502              		.loc 1 155 3 view .LVU177
 153:Core/Src/spi.c **** 
 503              		.loc 1 153 1 is_stmt 0 view .LVU178
 504 0000 08B5     		push	{r3, lr}
 505              	.LCFI11:
 506              		.cfi_def_cfa_offset 8
 507              		.cfi_offset 3, -8
 508              		.cfi_offset 14, -4
 509              		.loc 1 155 5 view .LVU179
 510 0002 144A     		ldr	r2, .L28
 511              		.loc 1 155 15 view .LVU180
 512 0004 0368     		ldr	r3, [r0]
 513              		.loc 1 155 5 view .LVU181
 514 0006 9342     		cmp	r3, r2
 515 0008 03D0     		beq	.L26
ARM GAS  /tmp/ccWjmaeI.s 			page 15


 156:Core/Src/spi.c ****   {
 157:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 158:Core/Src/spi.c **** 
 159:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 160:Core/Src/spi.c ****     /* Peripheral clock disable */
 161:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 164:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 165:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 166:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 167:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 168:Core/Src/spi.c ****     */
 169:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 170:Core/Src/spi.c **** 
 171:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 172:Core/Src/spi.c **** 
 173:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 174:Core/Src/spi.c ****   }
 175:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 516              		.loc 1 175 8 is_stmt 1 view .LVU182
 517              		.loc 1 175 10 is_stmt 0 view .LVU183
 518 000a 134A     		ldr	r2, .L28+4
 519 000c 9342     		cmp	r3, r2
 520 000e 0DD0     		beq	.L27
 176:Core/Src/spi.c ****   {
 177:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 178:Core/Src/spi.c **** 
 179:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 180:Core/Src/spi.c ****     /* Peripheral clock disable */
 181:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 182:Core/Src/spi.c **** 
 183:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 184:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
 185:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 186:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 187:Core/Src/spi.c ****     PA10     ------> SPI2_MISO
 188:Core/Src/spi.c ****     */
 189:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 190:Core/Src/spi.c **** 
 191:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 192:Core/Src/spi.c **** 
 193:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 194:Core/Src/spi.c **** 
 195:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 196:Core/Src/spi.c ****   }
 197:Core/Src/spi.c **** }
 521              		.loc 1 197 1 view .LVU184
 522 0010 08BD     		pop	{r3, pc}
 523              	.L26:
 161:Core/Src/spi.c **** 
 524              		.loc 1 161 5 is_stmt 1 view .LVU185
 525 0012 02F56042 		add	r2, r2, #57344
 169:Core/Src/spi.c **** 
 526              		.loc 1 169 5 is_stmt 0 view .LVU186
 527 0016 F021     		movs	r1, #240
 161:Core/Src/spi.c **** 
ARM GAS  /tmp/ccWjmaeI.s 			page 16


 528              		.loc 1 161 5 view .LVU187
 529 0018 136E     		ldr	r3, [r2, #96]
 530 001a 23F48053 		bic	r3, r3, #4096
 531 001e 1366     		str	r3, [r2, #96]
 169:Core/Src/spi.c **** 
 532              		.loc 1 169 5 is_stmt 1 view .LVU188
 533 0020 4FF09040 		mov	r0, #1207959552
 534              	.LVL13:
 535              		.loc 1 197 1 is_stmt 0 view .LVU189
 536 0024 BDE80840 		pop	{r3, lr}
 537              	.LCFI12:
 538              		.cfi_remember_state
 539              		.cfi_restore 14
 540              		.cfi_restore 3
 541              		.cfi_def_cfa_offset 0
 169:Core/Src/spi.c **** 
 542              		.loc 1 169 5 view .LVU190
 543 0028 FFF7FEBF 		b	HAL_GPIO_DeInit
 544              	.LVL14:
 545              	.L27:
 546              	.LCFI13:
 547              		.cfi_restore_state
 181:Core/Src/spi.c **** 
 548              		.loc 1 181 5 is_stmt 1 view .LVU191
 549 002c 02F5EC32 		add	r2, r2, #120832
 189:Core/Src/spi.c **** 
 550              		.loc 1 189 5 is_stmt 0 view .LVU192
 551 0030 0A48     		ldr	r0, .L28+8
 552              	.LVL15:
 181:Core/Src/spi.c **** 
 553              		.loc 1 181 5 view .LVU193
 554 0032 936D     		ldr	r3, [r2, #88]
 555 0034 23F48043 		bic	r3, r3, #16384
 556 0038 9365     		str	r3, [r2, #88]
 189:Core/Src/spi.c **** 
 557              		.loc 1 189 5 is_stmt 1 view .LVU194
 558 003a 4FF43041 		mov	r1, #45056
 559 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 560              	.LVL16:
 191:Core/Src/spi.c **** 
 561              		.loc 1 191 5 view .LVU195
 562              		.loc 1 197 1 is_stmt 0 view .LVU196
 563 0042 BDE80840 		pop	{r3, lr}
 564              	.LCFI14:
 565              		.cfi_restore 14
 566              		.cfi_restore 3
 567              		.cfi_def_cfa_offset 0
 191:Core/Src/spi.c **** 
 568              		.loc 1 191 5 view .LVU197
 569 0046 4FF48061 		mov	r1, #1024
 570 004a 4FF09040 		mov	r0, #1207959552
 571 004e FFF7FEBF 		b	HAL_GPIO_DeInit
 572              	.LVL17:
 573              	.L29:
 574 0052 00BF     		.align	2
 575              	.L28:
 576 0054 00300140 		.word	1073819648
ARM GAS  /tmp/ccWjmaeI.s 			page 17


 577 0058 00380040 		.word	1073756160
 578 005c 00040048 		.word	1207960576
 579              		.cfi_endproc
 580              	.LFE1314:
 582              		.comm	hspi2,100,4
 583              		.comm	hspi1,100,4
 584              		.text
 585              	.Letext0:
 586              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 587              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 588              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 589              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 590              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 591              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 592              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 593              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 594              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 595              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 596              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 597              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 598              		.file 14 "Core/Inc/spi.h"
 599              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccWjmaeI.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccWjmaeI.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccWjmaeI.s:27     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccWjmaeI.s:112    .text.MX_SPI1_Init:0000000000000044 $d
                            *COM*:0000000000000064 hspi1
     /tmp/ccWjmaeI.s:118    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccWjmaeI.s:126    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccWjmaeI.s:210    .text.MX_SPI2_Init:0000000000000044 $d
                            *COM*:0000000000000064 hspi2
     /tmp/ccWjmaeI.s:216    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccWjmaeI.s:224    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccWjmaeI.s:479    .text.HAL_SPI_MspInit:00000000000000ec $d
     /tmp/ccWjmaeI.s:487    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccWjmaeI.s:495    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccWjmaeI.s:576    .text.HAL_SPI_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
