#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar  7 04:41:53 2021
# Process ID: 15760
# Current directory: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5628 G:\Documents\Tomas-Skurla\Digital-electronics-1\Labs\04-segment\display\display.xpr
# Log file: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/vivado.log
# Journal file: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xelab -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hex_7seg
Built simulation snapshot tb_hex_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.637 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1500ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xelab -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd w ]
add_files G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1
file mkdir G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new
close [ open G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50t.xdc w ]
add_files -fileset constrs_1 G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50t.xdc
launch_runs impl_1 -jobs 4
[Sun Mar  7 05:12:13 2021] Launched synth_1...
Run output will be captured here: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.runs/synth_1/runme.log
[Sun Mar  7 05:12:14 2021] Launched impl_1...
Run output will be captured here: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Mar  7 05:12:23 2021] Launched synth_1...
Run output will be captured here: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.runs/synth_1/runme.log
[Sun Mar  7 05:12:23 2021] Launched impl_1...
Run output will be captured here: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.578 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1752.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1752.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1752.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1866.906 ; gain = 860.270
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1902.645 ; gain = 22.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (1#1) [G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.516 ; gain = 70.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.434 ; gain = 88.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.434 ; gain = 88.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2028.562 ; gain = 148.184
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2028.562 ; gain = 148.184
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xelab -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.750 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:\Documents\Tomas-Skurla\Digital-electronics-1\Labs\04-segment\display\display.srcs\sim_1\new\tb_hex_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:\Documents\Tomas-Skurla\Digital-electronics-1\Labs\04-segment\display\display.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:\Documents\Tomas-Skurla\Digital-electronics-1\Labs\04-segment\display\display.srcs\sources_1\new\hex_7seg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xelab -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Note: Stimulus process finished
Time: 1600 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.750 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1600ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xelab -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ddc49a687154b95a5bf70578a9f73a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Note: Stimulus process finished
Time: 1600 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  7 05:38:42 2021...
