# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv -MMD -cc --exe -x-assign 0 --trace-fst --build +librescan +libext+.v+.sv+.vh+.svh -y ../ -y ../../rtl -y ../../rtl/core -y ../../rtl/peripherals -y ../../rtl/unused -y ../../rtl/wishbone tb_soc.sv testbench.cpp"
S       635    80470  1725394233   941000664  1725394233   941000664 "../../rtl/core/alu.sv"
S       938    22624  1725394698   870880532  1725394698   870880532 "../../rtl/core/branch_gen.sv"
S      5948    73435  1738717473   556154269  1738717473   556154269 "../../rtl/core/control_unit.sv"
S      6959    73229  1739179036   577398639  1739179036   577398639 "../../rtl/core/core.sv"
S      5550     1914  1738997565   569855085  1738997565   569855085 "../../rtl/core/csr.sv"
S      2760    26967  1738706013   460600769  1738706013   460600769 "../../rtl/core/decoder.sv"
S      2294     6440  1733444097   663578338  1733444097   663578338 "../../rtl/core/defs.svh"
S       717    81010  1725394754   390863792  1725394754   390863792 "../../rtl/core/immed_gen.sv"
S      2033   164783  1738709844   869881131  1738709844   869881131 "../../rtl/core/irq_controller.sv"
S      5136   150732  1739188606   455605215  1739188606   455605215 "../../rtl/core/memory.sv"
S       403    81003  1739179045   957396980  1739179045   957396980 "../../rtl/core/prog_cntr.sv"
S       698    81408  1725394764   990861369  1725394764   990861369 "../../rtl/core/reg_file.sv"
S       922   203267  1739129187   244482562  1739016581   507550223 "../../rtl/peripherals/led_driver.sv"
S      3019    87740  1738737797   732526467  1738737797   732526467 "../../rtl/wishbone/wb_clint.sv"
S       980   139716  1739188613   705603890  1739188613   705603890 "../../rtl/wishbone/wb_decoder.sv"
S      1222   139731  1739191921   242340621  1739191921   242340621 "../../rtl/wishbone/wb_sram.sv"
S      4664   232901  1739189218   605489347  1739189218   605489347 "../soc.sv"
S  13756960   257695  1738022590   730016194  1737857380           0 "/home/mmichilot/oss-cad-suite/libexec/verilator_bin"
S      5345   215384  1738022585   780016759  1737857380           0 "/home/mmichilot/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787   215423  1738022585   790016759  1737857380           0 "/home/mmichilot/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5255    21985  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc.cpp"
T      3637    21982  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc.h"
T      1993    31089  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc.mk"
T     13005    11176  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__ConstPool_0.cpp"
T       854     4694  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__Syms.cpp"
T      1150     6378  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__Syms.h"
T      1118    31044  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__TraceDecls__0__Slow.cpp"
T     30789    31085  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__Trace__0.cpp"
T     83644    31029  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__Trace__0__Slow.cpp"
T      8859    21997  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024root.h"
T      1392    23541  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024root__DepSet_h21e26c16__0.cpp"
T       875    22011  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024root__DepSet_h21e26c16__0__Slow.cpp"
T    121346    25054  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024root__DepSet_h5b1571fe__0.cpp"
T    109546    23038  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024root__DepSet_h5b1571fe__0__Slow.cpp"
T       659    22009  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024root__Slow.cpp"
T       657    22007  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024unit.h"
T       488    30736  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024unit__DepSet_h66d0b6a2__0__Slow.cpp"
T       659    25062  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc___024unit__Slow.cpp"
T       761    21988  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__pch.h"
T      1447    31091  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__ver.d"
T         0        0  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc__verFiles.dat"
T      1843    31087  1739191923   742340146  1739191923   742340146 "obj_dir/Vtb_soc_classes.mk"
S      1519   203416  1739191772   372368391  1739191772   372368391 "tb_soc.sv"
