/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for WAKEUP_XSPI_RESPONDER
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file WAKEUP_XSPI_RESPONDER.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for WAKEUP_XSPI_RESPONDER
 *
 * CMSIS Peripheral Access Layer for WAKEUP_XSPI_RESPONDER
 */

#if !defined(WAKEUP_XSPI_RESPONDER_H_)
#define WAKEUP_XSPI_RESPONDER_H_                 /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- WAKEUP_XSPI_RESPONDER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_XSPI_RESPONDER_Peripheral_Access_Layer WAKEUP_XSPI_RESPONDER Peripheral Access Layer
 * @{
 */

/** WAKEUP_XSPI_RESPONDER - Size of Registers Arrays */
#define WAKEUP_XSPI_RESPONDER_SPI_MAILBOXN_COUNT  8u

/** WAKEUP_XSPI_RESPONDER - Register Layout Typedef */
typedef struct {
  __IO uint32_t MODULE_CONTROL;                    /**< Module Control, offset: 0x0 */
  __IO uint32_t READ_COMMAND_CONTROL;              /**< Read Command Control, offset: 0x4 */
  __IO uint32_t READ_REGISTER_COMMAND0;            /**< Read Register Command Setting, offset: 0x8 */
  __IO uint32_t READ_COMMAND1;                     /**< Read Command 1 setting, offset: 0xC */
  __IO uint32_t READ_COMMAND2;                     /**< Read Command 2 setting, offset: 0x10 */
  __IO uint32_t WRITE_COMMAND_CONTROL;             /**< Write Command Control, offset: 0x14 */
  __IO uint32_t WRITE_REGISTER_COMMAND0;           /**< Write Register Command 0 Setting, offset: 0x18 */
  __IO uint32_t WRITE_COMMAND1;                    /**< Write Command 1 Setting, offset: 0x1C */
  __IO uint32_t WRITE_COMMAND2;                    /**< Write Command 2 Setting, offset: 0x20 */
  __IO uint32_t RW_COMMAND_BASE;                   /**< Read Write Command Address Base, offset: 0x24 */
  __IO uint32_t CMD1_RANGE;                        /**< Command Suit 1 Range, offset: 0x28 */
  __IO uint32_t CMD2_RANGE;                        /**< Command Suit 2 Range, offset: 0x2C */
  __I  uint32_t MODULE_STATUS;                     /**< Module Status, offset: 0x30 */
  __IO uint32_t MODULE_INT;                        /**< SPI FLR interrupt, offset: 0x34 */
  __IO uint32_t MODULE_INTEN;                      /**< SPI FLR Interrupt Enable, offset: 0x38 */
  __IO uint32_t SPI_MAIL_CTRL;                     /**< SPI Mailbox control, offset: 0x3C */
  __I  uint32_t SPIMAIL0;                          /**< SPI Mail Interrupt, offset: 0x40 */
  __I  uint32_t SPIMAIL[WAKEUP_XSPI_RESPONDER_SPI_MAILBOXN_COUNT]; /**< SPI Mail Interrupt 1..SPI Mail Interrupt 8, array offset: 0x44, array step: 0x4 */
} WAKEUP_XSPI_RESPONDER_Type;

/* ----------------------------------------------------------------------------
   -- WAKEUP_XSPI_RESPONDER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_XSPI_RESPONDER_Register_Masks WAKEUP_XSPI_RESPONDER Register Masks
 * @{
 */

/*! @name MODULE_CONTROL - Module Control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_SHIFT (0U)
/*! SWRESET - Software Reset
 *  0b0..Finished
 *  0b1..Initiate
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_SWRESET_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_MASK (0x6U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_SHIFT (1U)
/*! IOMODE - SPI IO Mode Control
 *  0b00..SDR*4
 *  0b01..SDR*8
 *  0b10..DDR*4
 *  0b11..DDR*8
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_IOMODE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_MASK (0x8U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_SHIFT (3U)
/*! DQSSTOP - DQS Stop Feature
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_DQSSTOP_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_MASK (0x10U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_SHIFT (4U)
/*! CSMASK - Chip Select Mask
 *  0b0..Not masked
 *  0b1..Masked
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CSMASK_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_MASK (0x20U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_SHIFT (5U)
/*! BLKREAD - Block Read
 *  0b0..Allowed
 *  0b1..Blocked
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKREAD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_MASK (0x40U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_SHIFT (6U)
/*! BLKWRITE - Block Write
 *  0b0..Allowed
 *  0b1..Blocked
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKWRITE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_MASK (0x80U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_SHIFT (7U)
/*! BLKNXTWR - Block Next Write Command
 *  0b0..Allowed
 *  0b1..Blocked. The next write command is not blocked. The write commands after the next one are all blocked and
 *       all incoming write data is discarded.
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTWR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_MASK (0x100U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_SHIFT (8U)
/*! BLKNXTRD - Block Next Read
 *  0b0..Allowed
 *  0b1..Blocked. The next read command is not blocked. The read commands after the next one are all blocked and return all zeroes.
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_BLKNXTRD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_MASK (0x200U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_SHIFT (9U)
/*! ALLOWONEWR - Allow One More Write
 *  0b0..Not allowed
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONEWR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_MASK (0x400U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_SHIFT (10U)
/*! ALLOWONERD - Allow One More Read
 *  0b0..Not allowed
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_ALLOWONERD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_MASK (0x800U)
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_SHIFT (11U)
/*! CMDRANGEBASEUPDATE - AXI Command Range Base Update
 *  0b0..Not updated
 *  0b1..Updated
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_CONTROL_CMDRANGEBASEUPDATE_MASK)
/*! @} */

/*! @name READ_COMMAND_CONTROL - Read Command Control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_MASK (0x3U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_SHIFT (0U)
/*! RDFETCHSIZE - Read Fetch Size
 *  0b00..256 bytes
 *  0b01..512 bytes
 *  0b10..1 KB
 *  0b11..2 KB
 */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDFETCHSIZE_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_MASK (0xFCU)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_SHIFT (2U)
/*! RDWM - Read Watermark Level */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDWM_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_MASK (0x100U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_SHIFT (8U)
/*! RDOT - Read Outstanding
 *  0b0..Send requests after previous leaders finish
 *  0b1..Send requests outstandingly
 */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_RDOT_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_MASK (0x200U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_SHIFT (9U)
/*! WMEN - Read Water Mark Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND_CONTROL_WMEN_MASK)
/*! @} */

/*! @name READ_REGISTER_COMMAND0 - Read Register Command Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_SHIFT (0U)
/*! DUMMYCYCLES - Read Register Dummy Cycles */
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_DUMMYCYCLES_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Read Register Command Setting */
#define WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_REGISTER_COMMAND0_COMMANDSET_MASK)
/*! @} */

/*! @name READ_COMMAND1 - Read Command 1 setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_SHIFT (0U)
/*! DUMMYCYCLES - Read Command 1 Dummy Cycles */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND1_DUMMYCYCLES_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Read Command 1 Setting */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND1_COMMANDSET_MASK)
/*! @} */

/*! @name READ_COMMAND2 - Read Command 2 setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_SHIFT (0U)
/*! DUMMYCYCLES - Read Command 2 Dummy Cycles */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND2_DUMMYCYCLES_MASK)

#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Read Command 2 Setting */
#define WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_READ_COMMAND2_COMMANDSET_MASK)
/*! @} */

/*! @name WRITE_COMMAND_CONTROL - Write Command Control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_MASK (0x3U)
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_SHIFT (0U)
/*! WRWM - Write Watermark
 *  0b00..32 bytes
 *  0b01..64 bytes
 *  0b10..128 bytes
 *  0b11..256 bytes
 */
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_COMMAND_CONTROL_WRWM_MASK)
/*! @} */

/*! @name WRITE_REGISTER_COMMAND0 - Write Register Command 0 Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Write Register Command Setting */
#define WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_REGISTER_COMMAND0_COMMANDSET_MASK)
/*! @} */

/*! @name WRITE_COMMAND1 - Write Command 1 Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Write Command 1 Setting */
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_COMMAND1_COMMANDSET_MASK)
/*! @} */

/*! @name WRITE_COMMAND2 - Write Command 2 Setting */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_SHIFT (16U)
/*! COMMANDSET - Write Command 2 Setting */
#define WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_SHIFT)) & WAKEUP_XSPI_RESPONDER_WRITE_COMMAND2_COMMANDSET_MASK)
/*! @} */

/*! @name RW_COMMAND_BASE - Read Write Command Address Base */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_MASK (0xFFFFU)
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_SHIFT (0U)
/*! ADDRBASE1 - Address Base 1 */
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_SHIFT)) & WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE1_MASK)

#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_MASK (0xFFFF0000U)
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_SHIFT (16U)
/*! ADDRBASE2 - Address Base 2 */
#define WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_SHIFT)) & WAKEUP_XSPI_RESPONDER_RW_COMMAND_BASE_ADDRBASE2_MASK)
/*! @} */

/*! @name CMD1_RANGE - Command Suit 1 Range */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_MASK (0xFFFFFC00U)
#define WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_SHIFT (10U)
/*! RANGE - Memory Range */
#define WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_SHIFT)) & WAKEUP_XSPI_RESPONDER_CMD1_RANGE_RANGE_MASK)
/*! @} */

/*! @name CMD2_RANGE - Command Suit 2 Range */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_MASK (0xFFFFFC00U)
#define WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_SHIFT (10U)
/*! RANGE - Memory Range */
#define WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_SHIFT)) & WAKEUP_XSPI_RESPONDER_CMD2_RANGE_RANGE_MASK)
/*! @} */

/*! @name MODULE_STATUS - Module Status */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_SHIFT (0U)
/*! WIP - Write in Progress
 *  0b0..Not busy
 *  0b1..Busy
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WIP_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_SHIFT (1U)
/*! AXIREADIDLE - AXI Read Leader Idle
 *  0b0..Busy
 *  0b1..Idle
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_AXIREADIDLE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_MASK (0x4U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_SHIFT (2U)
/*! REGRWIDLE - Register Read Write Idle
 *  0b0..Busy
 *  0b1..Idle
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_REGRWIDLE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_MASK (0x8U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_SHIFT (3U)
/*! SEQIDLE - SEQ Controller Idle
 *  0b0..Busy
 *  0b1..Idle
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_SEQIDLE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_MASK (0xF0U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_SHIFT (4U)
/*! RDOFR - Read Out-of-Range Counter */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_RDOFR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_MASK (0xF00U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_SHIFT (8U)
/*! WROFR - Write Out-of-Range Counter */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_WROFR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_MASK (0x1000U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_SHIFT (12U)
/*! ALLOWAXIRD - Allow AXI Read Access
 *  0b0..Denied
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIRD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_MASK (0x2000U)
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_SHIFT (13U)
/*! ALLOWAXIWR - Allow AXI Write Access
 *  0b0..Denied
 *  0b1..Allowed
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_STATUS_ALLOWAXIWR_MASK)
/*! @} */

/*! @name MODULE_INT - SPI FLR interrupt */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_SHIFT (0U)
/*! WOF - Write Overflow Interrupt
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_WOF_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_SHIFT (1U)
/*! RUF - Read Underflow
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_RUF_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_MASK (0x4U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_SHIFT (2U)
/*! ERRCMD - Error Command
 *  0b0..Not received
 *  0b1..Received
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_ERRCMD_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RADDR_OFR_MASK (0x8U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RADDR_OFR_SHIFT (3U)
/*! RADDR_OFR - Read Address Out-of-Range
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RADDR_OFR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_RADDR_OFR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_RADDR_OFR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WADDR_OFR_MASK (0x10U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WADDR_OFR_SHIFT (4U)
/*! WADDR_OFR - Write Address Out-of-Range
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WADDR_OFR(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_WADDR_OFR_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_WADDR_OFR_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RD_DONE_MASK (0x20U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RD_DONE_SHIFT (5U)
/*! RD_DONE - AXI Read Leader Done
 *  0b0..Read is not done
 *  0b1..Read is done
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_RD_DONE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_RD_DONE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_RD_DONE_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WR_DONE_MASK (0x40U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WR_DONE_SHIFT (6U)
/*! WR_DONE - AXI Write Leader Done
 *  0b0..Write is not done
 *  0b1..Write is done
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INT_WR_DONE(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INT_WR_DONE_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INT_WR_DONE_MASK)
/*! @} */

/*! @name MODULE_INTEN - SPI FLR Interrupt Enable */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_SHIFT (0U)
/*! WOFEN - Write Overflow Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WOFEN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_SHIFT (1U)
/*! RUFEN - Read Underflow Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RUFEN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_MASK (0x4U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_SHIFT (2U)
/*! ERRCMDEN - Error Command Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_ERRCMDEN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RADDR_OFREN_MASK (0x8U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RADDR_OFREN_SHIFT (3U)
/*! RADDR_OFREN - Read Address Out-of-Range Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RADDR_OFREN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RADDR_OFREN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RADDR_OFREN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WADDR_OFREN_MASK (0x10U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WADDR_OFREN_SHIFT (4U)
/*! WADDR_OFREN - Write Address Out-of-Range Interrupt Enable
 *  0b0..DISABLE
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WADDR_OFREN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WADDR_OFREN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WADDR_OFREN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RD_DONEEN_MASK (0x20U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RD_DONEEN_SHIFT (5U)
/*! RD_DONEEN - AXI Read Leader Done Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RD_DONEEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RD_DONEEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_RD_DONEEN_MASK)

#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WR_DONEEN_MASK (0x40U)
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WR_DONEEN_SHIFT (6U)
/*! WR_DONEEN - AXI Write Leader Done Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WR_DONEEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WR_DONEEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_MODULE_INTEN_WR_DONEEN_MASK)
/*! @} */

/*! @name SPI_MAIL_CTRL - SPI Mailbox control */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_MASK (0x1U)
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_SHIFT (0U)
/*! CLRINT - Clear Interrupt
 *  0b0..Do not clear
 *  0b1..Clear
 */
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_CLRINT_MASK)

#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_MASK (0x2U)
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_SHIFT (1U)
/*! SPIINTEN - XSPI leader Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPI_MAIL_CTRL_SPIINTEN_MASK)
/*! @} */

/*! @name SPIMAIL0 - SPI Mail Interrupt */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL0_MAILn_MASK)
/*! @} */

/*! @name SPIMAIL - SPI Mail Interrupt 1..SPI Mail Interrupt 8 */
/*! @{ */

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL1_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL2_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL3_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL4_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL5_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL6_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL7_MASK)

#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_MASK (0xFFFFFFFFU)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_SHIFT (0U)
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8(x)   (((uint32_t)(((uint32_t)(x)) << WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_SHIFT)) & WAKEUP_XSPI_RESPONDER_SPIMAIL_MAIL8_MASK)
/*! @} */

/* The count of WAKEUP_XSPI_RESPONDER_SPIMAIL */
#define WAKEUP_XSPI_RESPONDER_SPIMAIL_COUNT      (8U)


/*!
 * @}
 */ /* end of group WAKEUP_XSPI_RESPONDER_Register_Masks */


/*!
 * @}
 */ /* end of group WAKEUP_XSPI_RESPONDER_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* WAKEUP_XSPI_RESPONDER_H_ */

