#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0059E260 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v005E8148_0 .var "addr", 0 0;
v005E81A0_0 .var "clk", 0 0;
v005E81F8_0 .var "clr", 0 0;
v005E8250_0 .var "in", 0 0;
RS_005B5B74 .resolv tri, L_005EB898, L_005EB8F0, L_005EB948, L_005EB9A0;
v005E82A8_0 .net8 "out", 3 0, RS_005B5B74; 4 drivers
v005E8300_0 .var "preset", 0 0;
v005E8358_0 .var "rw", 0 0;
S_0059E480 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_0059E260;
 .timescale 0 0;
v005E7EE0_0 .net "addr", 0 0, v005E8148_0; 1 drivers
v005E7F38_0 .net "clk", 0 0, v005E81A0_0; 1 drivers
v005E7F90_0 .net "clr", 0 0, v005E81F8_0; 1 drivers
v005E7FE8_0 .net "in", 0 0, v005E8250_0; 1 drivers
v005E8040_0 .alias "out", 3 0, v005E82A8_0;
v005E8098_0 .net "preset", 0 0, v005E8300_0; 1 drivers
v005E80F0_0 .net "rw", 0 0, v005E8358_0; 1 drivers
L_005EB898 .part/pv L_005E9FC8, 3, 1, 4;
L_005EB8F0 .part/pv L_005EA150, 2, 1, 4;
L_005EB948 .part/pv L_005EA2A0, 1, 1, 4;
L_005EB9A0 .part/pv L_005EA3B8, 0, 1, 4;
S_0059E590 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0059E480;
 .timescale 0 0;
L_005E9F20 .functor AND 1, v005E81A0_0, v005E8148_0, v005E8358_0, C4<1>;
L_005E9F90 .functor OR 1, v005E8358_0, v005E8250_0, C4<0>, C4<0>;
L_005E9FC8 .functor AND 1, v005E8148_0, v005E7A38_0, C4<1>, C4<1>;
v005E7AE8_0 .alias "addr", 0 0, v005E7EE0_0;
v005E7B40_0 .alias "clock", 0 0, v005E7F38_0;
v005E7B98_0 .alias "clr", 0 0, v005E7F90_0;
v005E7BF0_0 .alias "in", 0 0, v005E7FE8_0;
v005E7C48_0 .net "out", 0 0, L_005E9FC8; 1 drivers
v005E7CA0_0 .alias "preset", 0 0, v005E8098_0;
v005E7D28_0 .net "q", 0 0, v005E7A38_0; 1 drivers
v005E7D80_0 .net "qnot", 0 0, v005E7A90_0; 1 drivers
v005E7DD8_0 .alias "rw", 0 0, v005E80F0_0;
v005E7E30_0 .net "s0", 0 0, L_005E9F20; 1 drivers
v005E7E88_0 .net "s1", 0 0, L_005E9F90; 1 drivers
S_0059E618 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059E590;
 .timescale 0 0;
v005E7880_0 .alias "clear", 0 0, v005E7F90_0;
v005E78D8_0 .alias "clk", 0 0, v005E7E30_0;
v005E7930_0 .alias "j", 0 0, v005E7E88_0;
v005E7988_0 .alias "k", 0 0, v005E7E88_0;
v005E79E0_0 .alias "preset", 0 0, v005E8098_0;
v005E7A38_0 .var "q", 0 0;
v005E7A90_0 .var "qnot", 0 0;
E_005B3200 .event posedge, v005E78D8_0;
S_0059DFB8 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0059E480;
 .timescale 0 0;
L_005EA0A8 .functor AND 1, v005E81A0_0, v005E8148_0, v005E8358_0, C4<1>;
L_005EA118 .functor OR 1, v005E8358_0, v005E8250_0, C4<0>, C4<0>;
L_005EA150 .functor AND 1, v005E8148_0, v005E7408_0, C4<1>, C4<1>;
v005E74B8_0 .alias "addr", 0 0, v005E7EE0_0;
v005E7510_0 .alias "clock", 0 0, v005E7F38_0;
v005E7568_0 .alias "clr", 0 0, v005E7F90_0;
v005E75C0_0 .alias "in", 0 0, v005E7FE8_0;
v005E7618_0 .net "out", 0 0, L_005EA150; 1 drivers
v005E7670_0 .alias "preset", 0 0, v005E8098_0;
v005E76C8_0 .net "q", 0 0, v005E7408_0; 1 drivers
v005E7720_0 .net "qnot", 0 0, v005E7460_0; 1 drivers
v005E7778_0 .alias "rw", 0 0, v005E80F0_0;
v005E77D0_0 .net "s0", 0 0, L_005EA0A8; 1 drivers
v005E7828_0 .net "s1", 0 0, L_005EA118; 1 drivers
S_0059DF30 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059DFB8;
 .timescale 0 0;
v005E7250_0 .alias "clear", 0 0, v005E7F90_0;
v005E72A8_0 .alias "clk", 0 0, v005E77D0_0;
v005E7300_0 .alias "j", 0 0, v005E7828_0;
v005E7358_0 .alias "k", 0 0, v005E7828_0;
v005E73B0_0 .alias "preset", 0 0, v005E8098_0;
v005E7408_0 .var "q", 0 0;
v005E7460_0 .var "qnot", 0 0;
E_005AF1F8 .event posedge, v005E72A8_0;
S_0059E0C8 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0059E480;
 .timescale 0 0;
L_005EA1F8 .functor AND 1, v005E81A0_0, v005E8148_0, v005E8358_0, C4<1>;
L_005EA268 .functor OR 1, v005E8358_0, v005E8250_0, C4<0>, C4<0>;
L_005EA2A0 .functor AND 1, v005E8148_0, v005E6DD8_0, C4<1>, C4<1>;
v005E6E88_0 .alias "addr", 0 0, v005E7EE0_0;
v005E6EE0_0 .alias "clock", 0 0, v005E7F38_0;
v005E6F38_0 .alias "clr", 0 0, v005E7F90_0;
v005E6F90_0 .alias "in", 0 0, v005E7FE8_0;
v005E6FE8_0 .net "out", 0 0, L_005EA2A0; 1 drivers
v005E7040_0 .alias "preset", 0 0, v005E8098_0;
v005E7098_0 .net "q", 0 0, v005E6DD8_0; 1 drivers
v005E70F0_0 .net "qnot", 0 0, v005E6E30_0; 1 drivers
v005E7148_0 .alias "rw", 0 0, v005E80F0_0;
v005E71A0_0 .net "s0", 0 0, L_005EA1F8; 1 drivers
v005E71F8_0 .net "s1", 0 0, L_005EA268; 1 drivers
S_0059E040 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059E0C8;
 .timescale 0 0;
v005ABCA0_0 .alias "clear", 0 0, v005E7F90_0;
v005ABCF8_0 .alias "clk", 0 0, v005E71A0_0;
v005ABD50_0 .alias "j", 0 0, v005E71F8_0;
v005E6D28_0 .alias "k", 0 0, v005E71F8_0;
v005E6D80_0 .alias "preset", 0 0, v005E8098_0;
v005E6DD8_0 .var "q", 0 0;
v005E6E30_0 .var "qnot", 0 0;
E_005AF3D8 .event posedge, v005ABCF8_0;
S_0059E3F8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0059E480;
 .timescale 0 0;
L_005EA310 .functor AND 1, v005E81A0_0, v005E8148_0, v005E8358_0, C4<1>;
L_005EA380 .functor OR 1, v005E8358_0, v005E8250_0, C4<0>, C4<0>;
L_005EA3B8 .functor AND 1, v005E8148_0, v005AB828_0, C4<1>, C4<1>;
v005AB8D8_0 .alias "addr", 0 0, v005E7EE0_0;
v005AB930_0 .alias "clock", 0 0, v005E7F38_0;
v005AB988_0 .alias "clr", 0 0, v005E7F90_0;
v005AB9E0_0 .alias "in", 0 0, v005E7FE8_0;
v005ABA38_0 .net "out", 0 0, L_005EA3B8; 1 drivers
v005ABA90_0 .alias "preset", 0 0, v005E8098_0;
v005ABAE8_0 .net "q", 0 0, v005AB828_0; 1 drivers
v005ABB40_0 .net "qnot", 0 0, v005AB880_0; 1 drivers
v005ABB98_0 .alias "rw", 0 0, v005E80F0_0;
v005ABBF0_0 .net "s0", 0 0, L_005EA310; 1 drivers
v005ABC48_0 .net "s1", 0 0, L_005EA380; 1 drivers
S_0059E370 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059E3F8;
 .timescale 0 0;
v005AB670_0 .alias "clear", 0 0, v005E7F90_0;
v005AB6C8_0 .alias "clk", 0 0, v005ABBF0_0;
v005AB720_0 .alias "j", 0 0, v005ABC48_0;
v005AB778_0 .alias "k", 0 0, v005ABC48_0;
v005AB7D0_0 .alias "preset", 0 0, v005E8098_0;
v005AB828_0 .var "q", 0 0;
v005AB880_0 .var "qnot", 0 0;
E_005AF3B8 .event posedge, v005AB6C8_0;
S_0059E508 .scope begin, "start" "start" 2 36, 2 36, S_0059E260;
 .timescale 0 0;
S_0059E150 .scope begin, "main" "main" 2 46, 2 46, S_0059E260;
 .timescale 0 0;
S_0059E1D8 .scope module, "exemplo0072" "exemplo0072" 5 28;
 .timescale 0 0;
v005EB5D8_0 .var "addr", 0 0;
v005EB630_0 .var "clk", 0 0;
v005EB688_0 .var "clr", 0 0;
v005EB6E0_0 .var "in", 0 0;
RS_005B600C .resolv tri, L_005EB9F8, L_005EBA50, L_005EBAA8, L_005EBB00;
v005EB738_0 .net8 "out0", 3 0, RS_005B600C; 4 drivers
RS_005B5DFC .resolv tri, L_005EBB58, L_005EBBB0, L_005EBC08, L_005EBC60;
v005EB790_0 .net8 "out1", 3 0, RS_005B5DFC; 4 drivers
v005EB7E8_0 .var "preset", 0 0;
v005EB840_0 .var "rw", 0 0;
S_0059E7B0 .scope module, "memo2_4" "memoria2x4" 5 35, 5 13, S_0059E1D8;
 .timescale 0 0;
L_005EA460 .functor NOT 1, v005EB5D8_0, C4<0>, C4<0>, C4<0>;
v005ED690_0 .net "addr", 0 0, v005EB5D8_0; 1 drivers
v005ED6E8_0 .net "addr_n", 0 0, L_005EA460; 1 drivers
v005ED740_0 .net "clk", 0 0, v005EB630_0; 1 drivers
v005ED798_0 .net "clr", 0 0, v005EB688_0; 1 drivers
v005ED7F0_0 .net "in", 0 0, v005EB6E0_0; 1 drivers
v005ED848_0 .alias "out0", 3 0, v005EB738_0;
v005ED8A0_0 .alias "out1", 3 0, v005EB790_0;
v005EB528_0 .net "preset", 0 0, v005EB7E8_0; 1 drivers
v005EB580_0 .net "rw", 0 0, v005EB840_0; 1 drivers
S_0059ED00 .scope module, "m1" "memoria1x4" 5 20, 2 13, S_0059E7B0;
 .timescale 0 0;
v005ED428_0 .alias "addr", 0 0, v005ED6E8_0;
v005ED480_0 .alias "clk", 0 0, v005ED740_0;
v005ED4D8_0 .alias "clr", 0 0, v005ED798_0;
v005ED530_0 .alias "in", 0 0, v005ED7F0_0;
v005ED588_0 .alias "out", 3 0, v005EB738_0;
v005ED5E0_0 .alias "preset", 0 0, v005EB528_0;
v005ED638_0 .alias "rw", 0 0, v005EB580_0;
L_005EB9F8 .part/pv L_005EDBB0, 3, 1, 4;
L_005EBA50 .part/pv L_005EDD00, 2, 1, 4;
L_005EBAA8 .part/pv L_005EDE18, 1, 1, 4;
L_005EBB00 .part/pv L_005EDF68, 0, 1, 4;
S_0059F0B8 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0059ED00;
 .timescale 0 0;
L_005EA498 .functor AND 1, v005EB630_0, L_005EA460, v005EB840_0, C4<1>;
L_005EDB78 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EDBB0 .functor AND 1, L_005EA460, v005ECFB0_0, C4<1>, C4<1>;
v005ED060_0 .alias "addr", 0 0, v005ED6E8_0;
v005ED0B8_0 .alias "clock", 0 0, v005ED740_0;
v005ED110_0 .alias "clr", 0 0, v005ED798_0;
v005ED168_0 .alias "in", 0 0, v005ED7F0_0;
v005ED1C0_0 .net "out", 0 0, L_005EDBB0; 1 drivers
v005ED218_0 .alias "preset", 0 0, v005EB528_0;
v005ED270_0 .net "q", 0 0, v005ECFB0_0; 1 drivers
v005ED2C8_0 .net "qnot", 0 0, v005ED008_0; 1 drivers
v005ED320_0 .alias "rw", 0 0, v005EB580_0;
v005ED378_0 .net "s0", 0 0, L_005EA498; 1 drivers
v005ED3D0_0 .net "s1", 0 0, L_005EDB78; 1 drivers
S_0059F140 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059F0B8;
 .timescale 0 0;
v005ECDF8_0 .alias "clear", 0 0, v005ED798_0;
v005ECE50_0 .alias "clk", 0 0, v005ED378_0;
v005ECEA8_0 .alias "j", 0 0, v005ED3D0_0;
v005ECF00_0 .alias "k", 0 0, v005ED3D0_0;
v005ECF58_0 .alias "preset", 0 0, v005EB528_0;
v005ECFB0_0 .var "q", 0 0;
v005ED008_0 .var "qnot", 0 0;
E_005A2148 .event posedge, v005ECE50_0;
S_0059EFA8 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0059ED00;
 .timescale 0 0;
L_005EDC58 .functor AND 1, v005EB630_0, L_005EA460, v005EB840_0, C4<1>;
L_005EDCC8 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EDD00 .functor AND 1, L_005EA460, v005EC980_0, C4<1>, C4<1>;
v005ECA30_0 .alias "addr", 0 0, v005ED6E8_0;
v005ECA88_0 .alias "clock", 0 0, v005ED740_0;
v005ECAE0_0 .alias "clr", 0 0, v005ED798_0;
v005ECB38_0 .alias "in", 0 0, v005ED7F0_0;
v005ECB90_0 .net "out", 0 0, L_005EDD00; 1 drivers
v005ECBE8_0 .alias "preset", 0 0, v005EB528_0;
v005ECC40_0 .net "q", 0 0, v005EC980_0; 1 drivers
v005ECC98_0 .net "qnot", 0 0, v005EC9D8_0; 1 drivers
v005ECCF0_0 .alias "rw", 0 0, v005EB580_0;
v005ECD48_0 .net "s0", 0 0, L_005EDC58; 1 drivers
v005ECDA0_0 .net "s1", 0 0, L_005EDCC8; 1 drivers
S_0059F030 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059EFA8;
 .timescale 0 0;
v005EB398_0 .alias "clear", 0 0, v005ED798_0;
v005EB3F0_0 .alias "clk", 0 0, v005ECD48_0;
v005EB448_0 .alias "j", 0 0, v005ECDA0_0;
v005EB4A0_0 .alias "k", 0 0, v005ECDA0_0;
v005EC928_0 .alias "preset", 0 0, v005EB528_0;
v005EC980_0 .var "q", 0 0;
v005EC9D8_0 .var "qnot", 0 0;
E_005A2008 .event posedge, v005EB3F0_0;
S_0059EE98 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0059ED00;
 .timescale 0 0;
L_005EDD70 .functor AND 1, v005EB630_0, L_005EA460, v005EB840_0, C4<1>;
L_005EDDE0 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EDE18 .functor AND 1, L_005EA460, v005EAF20_0, C4<1>, C4<1>;
v005EAFD0_0 .alias "addr", 0 0, v005ED6E8_0;
v005EB028_0 .alias "clock", 0 0, v005ED740_0;
v005EB080_0 .alias "clr", 0 0, v005ED798_0;
v005EB0D8_0 .alias "in", 0 0, v005ED7F0_0;
v005EB130_0 .net "out", 0 0, L_005EDE18; 1 drivers
v005EB188_0 .alias "preset", 0 0, v005EB528_0;
v005EB1E0_0 .net "q", 0 0, v005EAF20_0; 1 drivers
v005EB238_0 .net "qnot", 0 0, v005EAF78_0; 1 drivers
v005EB290_0 .alias "rw", 0 0, v005EB580_0;
v005EB2E8_0 .net "s0", 0 0, L_005EDD70; 1 drivers
v005EB340_0 .net "s1", 0 0, L_005EDDE0; 1 drivers
S_0059EF20 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059EE98;
 .timescale 0 0;
v005EAD68_0 .alias "clear", 0 0, v005ED798_0;
v005EADC0_0 .alias "clk", 0 0, v005EB2E8_0;
v005EAE18_0 .alias "j", 0 0, v005EB340_0;
v005EAE70_0 .alias "k", 0 0, v005EB340_0;
v005EAEC8_0 .alias "preset", 0 0, v005EB528_0;
v005EAF20_0 .var "q", 0 0;
v005EAF78_0 .var "qnot", 0 0;
E_005A2048 .event posedge, v005EADC0_0;
S_0059ED88 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0059ED00;
 .timescale 0 0;
L_005EDEC0 .functor AND 1, v005EB630_0, L_005EA460, v005EB840_0, C4<1>;
L_005EDF30 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EDF68 .functor AND 1, L_005EA460, v005EA8F0_0, C4<1>, C4<1>;
v005EA9A0_0 .alias "addr", 0 0, v005ED6E8_0;
v005EA9F8_0 .alias "clock", 0 0, v005ED740_0;
v005EAA50_0 .alias "clr", 0 0, v005ED798_0;
v005EAAA8_0 .alias "in", 0 0, v005ED7F0_0;
v005EAB00_0 .net "out", 0 0, L_005EDF68; 1 drivers
v005EAB58_0 .alias "preset", 0 0, v005EB528_0;
v005EABB0_0 .net "q", 0 0, v005EA8F0_0; 1 drivers
v005EAC08_0 .net "qnot", 0 0, v005EA948_0; 1 drivers
v005EAC60_0 .alias "rw", 0 0, v005EB580_0;
v005EACB8_0 .net "s0", 0 0, L_005EDEC0; 1 drivers
v005EAD10_0 .net "s1", 0 0, L_005EDF30; 1 drivers
S_0059EE10 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059ED88;
 .timescale 0 0;
v005EA738_0 .alias "clear", 0 0, v005ED798_0;
v005EA790_0 .alias "clk", 0 0, v005EACB8_0;
v005EA7E8_0 .alias "j", 0 0, v005EAD10_0;
v005EA840_0 .alias "k", 0 0, v005EAD10_0;
v005EA898_0 .alias "preset", 0 0, v005EB528_0;
v005EA8F0_0 .var "q", 0 0;
v005EA948_0 .var "qnot", 0 0;
E_005A21A8 .event posedge, v005EA790_0;
S_0059E838 .scope module, "m2" "memoria1x4" 5 21, 2 13, S_0059E7B0;
 .timescale 0 0;
v005E9CA0_0 .alias "addr", 0 0, v005ED690_0;
v005EA528_0 .alias "clk", 0 0, v005ED740_0;
v005EA580_0 .alias "clr", 0 0, v005ED798_0;
v005EA5D8_0 .alias "in", 0 0, v005ED7F0_0;
v005EA630_0 .alias "out", 3 0, v005EB790_0;
v005EA688_0 .alias "preset", 0 0, v005EB528_0;
v005EA6E0_0 .alias "rw", 0 0, v005EB580_0;
L_005EBB58 .part/pv L_005EE0B8, 3, 1, 4;
L_005EBBB0 .part/pv L_005EE208, 2, 1, 4;
L_005EBC08 .part/pv L_005EE320, 1, 1, 4;
L_005EBC60 .part/pv L_005EE9F0, 0, 1, 4;
S_0059EBF0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0059E838;
 .timescale 0 0;
L_005EE010 .functor AND 1, v005EB630_0, v005EB5D8_0, v005EB840_0, C4<1>;
L_005EE080 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EE0B8 .functor AND 1, v005EB5D8_0, v005E9828_0, C4<1>, C4<1>;
v005E98D8_0 .alias "addr", 0 0, v005ED690_0;
v005E9930_0 .alias "clock", 0 0, v005ED740_0;
v005E9988_0 .alias "clr", 0 0, v005ED798_0;
v005E99E0_0 .alias "in", 0 0, v005ED7F0_0;
v005E9A38_0 .net "out", 0 0, L_005EE0B8; 1 drivers
v005E9A90_0 .alias "preset", 0 0, v005EB528_0;
v005E9AE8_0 .net "q", 0 0, v005E9828_0; 1 drivers
v005E9B40_0 .net "qnot", 0 0, v005E9880_0; 1 drivers
v005E9B98_0 .alias "rw", 0 0, v005EB580_0;
v005E9BF0_0 .net "s0", 0 0, L_005EE010; 1 drivers
v005E9C48_0 .net "s1", 0 0, L_005EE080; 1 drivers
S_0059EC78 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059EBF0;
 .timescale 0 0;
v005E9670_0 .alias "clear", 0 0, v005ED798_0;
v005E96C8_0 .alias "clk", 0 0, v005E9BF0_0;
v005E9720_0 .alias "j", 0 0, v005E9C48_0;
v005E9778_0 .alias "k", 0 0, v005E9C48_0;
v005E97D0_0 .alias "preset", 0 0, v005EB528_0;
v005E9828_0 .var "q", 0 0;
v005E9880_0 .var "qnot", 0 0;
E_00694270 .event posedge, v005E96C8_0;
S_0059EAE0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0059E838;
 .timescale 0 0;
L_005EE160 .functor AND 1, v005EB630_0, v005EB5D8_0, v005EB840_0, C4<1>;
L_005EE1D0 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EE208 .functor AND 1, v005EB5D8_0, v005E91F8_0, C4<1>, C4<1>;
v005E92A8_0 .alias "addr", 0 0, v005ED690_0;
v005E9300_0 .alias "clock", 0 0, v005ED740_0;
v005E9358_0 .alias "clr", 0 0, v005ED798_0;
v005E93B0_0 .alias "in", 0 0, v005ED7F0_0;
v005E9408_0 .net "out", 0 0, L_005EE208; 1 drivers
v005E9460_0 .alias "preset", 0 0, v005EB528_0;
v005E94B8_0 .net "q", 0 0, v005E91F8_0; 1 drivers
v005E9510_0 .net "qnot", 0 0, v005E9250_0; 1 drivers
v005E9568_0 .alias "rw", 0 0, v005EB580_0;
v005E95C0_0 .net "s0", 0 0, L_005EE160; 1 drivers
v005E9618_0 .net "s1", 0 0, L_005EE1D0; 1 drivers
S_0059EB68 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059EAE0;
 .timescale 0 0;
v005E9040_0 .alias "clear", 0 0, v005ED798_0;
v005E9098_0 .alias "clk", 0 0, v005E95C0_0;
v005E90F0_0 .alias "j", 0 0, v005E9618_0;
v005E9148_0 .alias "k", 0 0, v005E9618_0;
v005E91A0_0 .alias "preset", 0 0, v005EB528_0;
v005E91F8_0 .var "q", 0 0;
v005E9250_0 .var "qnot", 0 0;
E_006947B0 .event posedge, v005E9098_0;
S_0059E9D0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0059E838;
 .timescale 0 0;
L_005EE278 .functor AND 1, v005EB630_0, v005EB5D8_0, v005EB840_0, C4<1>;
L_005EE2E8 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EE320 .functor AND 1, v005EB5D8_0, v005E8B98_0, C4<1>, C4<1>;
v005E8C48_0 .alias "addr", 0 0, v005ED690_0;
v005E8CA0_0 .alias "clock", 0 0, v005ED740_0;
v005E8D28_0 .alias "clr", 0 0, v005ED798_0;
v005E8D80_0 .alias "in", 0 0, v005ED7F0_0;
v005E8DD8_0 .net "out", 0 0, L_005EE320; 1 drivers
v005E8E30_0 .alias "preset", 0 0, v005EB528_0;
v005E8E88_0 .net "q", 0 0, v005E8B98_0; 1 drivers
v005E8EE0_0 .net "qnot", 0 0, v005E8BF0_0; 1 drivers
v005E8F38_0 .alias "rw", 0 0, v005EB580_0;
v005E8F90_0 .net "s0", 0 0, L_005EE278; 1 drivers
v005E8FE8_0 .net "s1", 0 0, L_005EE2E8; 1 drivers
S_0059EA58 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059E9D0;
 .timescale 0 0;
v005E89E0_0 .alias "clear", 0 0, v005ED798_0;
v005E8A38_0 .alias "clk", 0 0, v005E8F90_0;
v005E8A90_0 .alias "j", 0 0, v005E8FE8_0;
v005E8AE8_0 .alias "k", 0 0, v005E8FE8_0;
v005E8B40_0 .alias "preset", 0 0, v005EB528_0;
v005E8B98_0 .var "q", 0 0;
v005E8BF0_0 .var "qnot", 0 0;
E_006946F0 .event posedge, v005E8A38_0;
S_0059E8C0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0059E838;
 .timescale 0 0;
L_005EE948 .functor AND 1, v005EB630_0, v005EB5D8_0, v005EB840_0, C4<1>;
L_005EE9B8 .functor OR 1, v005EB840_0, v005EB6E0_0, C4<0>, C4<0>;
L_005EE9F0 .functor AND 1, v005EB5D8_0, v005E8568_0, C4<1>, C4<1>;
v005E8618_0 .alias "addr", 0 0, v005ED690_0;
v005E8670_0 .alias "clock", 0 0, v005ED740_0;
v005E86C8_0 .alias "clr", 0 0, v005ED798_0;
v005E8720_0 .alias "in", 0 0, v005ED7F0_0;
v005E8778_0 .net "out", 0 0, L_005EE9F0; 1 drivers
v005E87D0_0 .alias "preset", 0 0, v005EB528_0;
v005E8828_0 .net "q", 0 0, v005E8568_0; 1 drivers
v005E8880_0 .net "qnot", 0 0, v005E85C0_0; 1 drivers
v005E88D8_0 .alias "rw", 0 0, v005EB580_0;
v005E8930_0 .net "s0", 0 0, L_005EE948; 1 drivers
v005E8988_0 .net "s1", 0 0, L_005EE9B8; 1 drivers
S_0059E948 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059E8C0;
 .timescale 0 0;
v005E83B0_0 .alias "clear", 0 0, v005ED798_0;
v005E8408_0 .alias "clk", 0 0, v005E8930_0;
v005E8460_0 .alias "j", 0 0, v005E8988_0;
v005E84B8_0 .alias "k", 0 0, v005E8988_0;
v005E8510_0 .alias "preset", 0 0, v005EB528_0;
v005E8568_0 .var "q", 0 0;
v005E85C0_0 .var "qnot", 0 0;
E_00694770 .event posedge, v005E8408_0;
S_0059E728 .scope begin, "start" "start" 5 38, 5 38, S_0059E1D8;
 .timescale 0 0;
S_0059E6A0 .scope begin, "main" "main" 5 48, 5 48, S_0059E1D8;
 .timescale 0 0;
    .scope S_0059E618;
T_0 ;
    %wait E_005B3200;
    %load/v 8, v005E7880_0, 1;
    %load/v 9, v005E7930_0, 1;
    %inv 9, 1;
    %load/v 10, v005E7988_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A90_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005E7930_0, 1;
    %load/v 9, v005E7988_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E79E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A90_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005E7930_0, 1;
    %load/v 9, v005E7988_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v005E7A38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A38_0, 0, 8;
    %load/v 8, v005E7A90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A90_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0059DF30;
T_1 ;
    %wait E_005AF1F8;
    %load/v 8, v005E7250_0, 1;
    %load/v 9, v005E7300_0, 1;
    %inv 9, 1;
    %load/v 10, v005E7358_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7408_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7460_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005E7300_0, 1;
    %load/v 9, v005E7358_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E73B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7408_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7460_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005E7300_0, 1;
    %load/v 9, v005E7358_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v005E7408_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7408_0, 0, 8;
    %load/v 8, v005E7460_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7460_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0059E040;
T_2 ;
    %wait E_005AF3D8;
    %load/v 8, v005ABCA0_0, 1;
    %load/v 9, v005ABD50_0, 1;
    %inv 9, 1;
    %load/v 10, v005E6D28_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6DD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6E30_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005ABD50_0, 1;
    %load/v 9, v005E6D28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E6D80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6DD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6E30_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005ABD50_0, 1;
    %load/v 9, v005E6D28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005E6DD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6DD8_0, 0, 8;
    %load/v 8, v005E6E30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6E30_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0059E370;
T_3 ;
    %wait E_005AF3B8;
    %load/v 8, v005AB670_0, 1;
    %load/v 9, v005AB720_0, 1;
    %inv 9, 1;
    %load/v 10, v005AB778_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AB828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005AB880_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005AB720_0, 1;
    %load/v 9, v005AB778_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005AB7D0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AB828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AB880_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005AB720_0, 1;
    %load/v 9, v005AB778_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005AB828_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AB828_0, 0, 8;
    %load/v 8, v005AB880_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AB880_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0059E260;
T_4 ;
    %fork t_1, S_0059E508;
    %jmp t_0;
    .scope S_0059E508;
t_1 ;
    %set/v v005E81A0_0, 1, 1;
    %set/v v005E8148_0, 0, 1;
    %set/v v005E8358_0, 0, 1;
    %set/v v005E8250_0, 0, 1;
    %set/v v005E8300_0, 1, 1;
    %set/v v005E81F8_0, 0, 1;
    %end;
    .scope S_0059E260;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0059E260;
T_5 ;
    %fork t_3, S_0059E150;
    %jmp t_2;
    .scope S_0059E150;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v005E82A8_0;
    %delay 1, 0;
    %set/v v005E81F8_0, 1, 1;
    %delay 1, 0;
    %set/v v005E81F8_0, 0, 1;
    %delay 1, 0;
    %set/v v005E81A0_0, 1, 1;
    %set/v v005E8148_0, 1, 1;
    %set/v v005E8358_0, 1, 1;
    %set/v v005E8250_0, 1, 1;
    %delay 1, 0;
    %set/v v005E81A0_0, 1, 1;
    %set/v v005E8148_0, 1, 1;
    %set/v v005E8358_0, 1, 1;
    %set/v v005E8250_0, 0, 1;
    %delay 1, 0;
    %set/v v005E8148_0, 0, 1;
    %delay 1, 0;
    %set/v v005E8148_0, 1, 1;
    %end;
    .scope S_0059E260;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_0059F140;
T_6 ;
    %wait E_005A2148;
    %load/v 8, v005ECDF8_0, 1;
    %load/v 9, v005ECEA8_0, 1;
    %inv 9, 1;
    %load/v 10, v005ECF00_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ECFB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED008_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005ECEA8_0, 1;
    %load/v 9, v005ECF00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005ECF58_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ECFB0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED008_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005ECEA8_0, 1;
    %load/v 9, v005ECF00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005ECFB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ECFB0_0, 0, 8;
    %load/v 8, v005ED008_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED008_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0059F030;
T_7 ;
    %wait E_005A2008;
    %load/v 8, v005EB398_0, 1;
    %load/v 9, v005EB448_0, 1;
    %inv 9, 1;
    %load/v 10, v005EB4A0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC9D8_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005EB448_0, 1;
    %load/v 9, v005EB4A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EC928_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC980_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC9D8_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005EB448_0, 1;
    %load/v 9, v005EB4A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005EC980_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC980_0, 0, 8;
    %load/v 8, v005EC9D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC9D8_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0059EF20;
T_8 ;
    %wait E_005A2048;
    %load/v 8, v005EAD68_0, 1;
    %load/v 9, v005EAE18_0, 1;
    %inv 9, 1;
    %load/v 10, v005EAE70_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAF20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAF78_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005EAE18_0, 1;
    %load/v 9, v005EAE70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EAEC8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAF20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAF78_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005EAE18_0, 1;
    %load/v 9, v005EAE70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005EAF20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAF20_0, 0, 8;
    %load/v 8, v005EAF78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAF78_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0059EE10;
T_9 ;
    %wait E_005A21A8;
    %load/v 8, v005EA738_0, 1;
    %load/v 9, v005EA7E8_0, 1;
    %inv 9, 1;
    %load/v 10, v005EA840_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA8F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA948_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005EA7E8_0, 1;
    %load/v 9, v005EA840_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EA898_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA8F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA948_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005EA7E8_0, 1;
    %load/v 9, v005EA840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v005EA8F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA8F0_0, 0, 8;
    %load/v 8, v005EA948_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA948_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0059EC78;
T_10 ;
    %wait E_00694270;
    %load/v 8, v005E9670_0, 1;
    %load/v 9, v005E9720_0, 1;
    %inv 9, 1;
    %load/v 10, v005E9778_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9880_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005E9720_0, 1;
    %load/v 9, v005E9778_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E97D0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9880_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005E9720_0, 1;
    %load/v 9, v005E9778_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v005E9828_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9828_0, 0, 8;
    %load/v 8, v005E9880_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9880_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0059EB68;
T_11 ;
    %wait E_006947B0;
    %load/v 8, v005E9040_0, 1;
    %load/v 9, v005E90F0_0, 1;
    %inv 9, 1;
    %load/v 10, v005E9148_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E91F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9250_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005E90F0_0, 1;
    %load/v 9, v005E9148_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E91A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E91F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9250_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v005E90F0_0, 1;
    %load/v 9, v005E9148_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v005E91F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E91F8_0, 0, 8;
    %load/v 8, v005E9250_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9250_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0059EA58;
T_12 ;
    %wait E_006946F0;
    %load/v 8, v005E89E0_0, 1;
    %load/v 9, v005E8A90_0, 1;
    %inv 9, 1;
    %load/v 10, v005E8AE8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8B98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8BF0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005E8A90_0, 1;
    %load/v 9, v005E8AE8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E8B40_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8B98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8BF0_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v005E8A90_0, 1;
    %load/v 9, v005E8AE8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v005E8B98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8B98_0, 0, 8;
    %load/v 8, v005E8BF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8BF0_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0059E948;
T_13 ;
    %wait E_00694770;
    %load/v 8, v005E83B0_0, 1;
    %load/v 9, v005E8460_0, 1;
    %inv 9, 1;
    %load/v 10, v005E84B8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8568_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E85C0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005E8460_0, 1;
    %load/v 9, v005E84B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E8510_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8568_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E85C0_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005E8460_0, 1;
    %load/v 9, v005E84B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v005E8568_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8568_0, 0, 8;
    %load/v 8, v005E85C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E85C0_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0059E1D8;
T_14 ;
    %fork t_5, S_0059E728;
    %jmp t_4;
    .scope S_0059E728;
t_5 ;
    %set/v v005EB630_0, 1, 1;
    %set/v v005EB5D8_0, 0, 1;
    %set/v v005EB840_0, 0, 1;
    %set/v v005EB6E0_0, 0, 1;
    %set/v v005EB7E8_0, 1, 1;
    %set/v v005EB688_0, 0, 1;
    %end;
    .scope S_0059E1D8;
t_4 %join;
    %end;
    .thread T_14;
    .scope S_0059E1D8;
T_15 ;
    %fork t_7, S_0059E6A0;
    %jmp t_6;
    .scope S_0059E6A0;
t_7 ;
    %vpi_call 5 49 "$display", "Exemplo0072 - Josemar Alves Caetano - 448662.";
    %vpi_call 5 50 "$display", "Teste Mem\363ria RAM 2x4.\012";
    %vpi_call 5 52 "$display", "Sa\355das: 0\011e\0111\012";
    %vpi_call 5 53 "$monitor", "\011%b\011\011%b\012", v005EB738_0, v005EB790_0;
    %delay 1, 0;
    %set/v v005EB688_0, 1, 1;
    %delay 1, 0;
    %set/v v005EB688_0, 0, 1;
    %delay 1, 0;
    %set/v v005EB630_0, 1, 1;
    %set/v v005EB5D8_0, 0, 1;
    %set/v v005EB840_0, 1, 1;
    %set/v v005EB6E0_0, 1, 1;
    %delay 1, 0;
    %set/v v005EB630_0, 1, 1;
    %set/v v005EB5D8_0, 1, 1;
    %set/v v005EB840_0, 1, 1;
    %set/v v005EB6E0_0, 1, 1;
    %delay 1, 0;
    %set/v v005EB5D8_0, 0, 1;
    %delay 1, 0;
    %set/v v005EB5D8_0, 1, 1;
    %end;
    .scope S_0059E1D8;
t_6 %join;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
    "Exemplo0072.v";
