0.7
2020.2
Jun 16 2023
19:36:26
/home/kanish/System_Design_through_FPGA/Vivado/counter1/counter1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/counter1/counter1.srcs/sources_1/imports/counter/counter_led_works.v,1692317260,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/counter1/counter1.srcs/sources_1/imports/counter/test_counter.v,,counter,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/counter1/counter1.srcs/sources_1/imports/counter/test_counter.v,1692277632,verilog,,,,test_counter,,,,,,,,
