/*
 * Copyright 2007-2008 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

#ifndef _CDEF_BF54X_H
#define _CDEF_BF54X_H

#include <asm/blackfin.h>

#include "defBF54x_base.h"

/* ************************************************************** */
/* SYSTEM & MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF54x    */
/* ************************************************************** */

/* PLL Registers */

#define bfin_read_PLL_CTL()		bfin_read16(PLL_CTL)
#define bfin_read_PLL_DIV()		bfin_read16(PLL_DIV)
#define bfin_write_PLL_DIV(val)		bfin_write16(PLL_DIV, val)
#define bfin_read_VR_CTL()		bfin_read16(VR_CTL)
#define bfin_read_PLL_STAT()		bfin_read16(PLL_STAT)
#define bfin_write_PLL_STAT(val)	bfin_write16(PLL_STAT, val)
#define bfin_read_PLL_LOCKCNT()		bfin_read16(PLL_LOCKCNT)
#define bfin_write_PLL_LOCKCNT(val)	bfin_write16(PLL_LOCKCNT, val)

/* Debug/MP/Emulation Registers (0xFFC00014 - 0xFFC00014) */

#define bfin_read_CHIPID()		bfin_read32(CHIPID)
#define bfin_write_CHIPID(val)		bfin_write32(CHIPID, val)

/* System Reset and Interrubfin_read_()t Controller (0xFFC00100 - 0xFFC00104) */

#define bfin_read_SWRST()		bfin_read16(SWRST)
#define bfin_write_SWRST(val)		bfin_write16(SWRST, val)
#define bfin_read_SYSCR()		bfin_read16(SYSCR)
#define bfin_write_SYSCR(val)		bfin_write16(SYSCR, val)

/* SIC Registers */

#define bfin_read_SIC_IMASK0()		bfin_read32(SIC_IMASK0)
#define bfin_write_SIC_IMASK0(val)	bfin_write32(SIC_IMASK0, val)
#define bfin_read_SIC_IMASK1()		bfin_read32(SIC_IMASK1)
#define bfin_write_SIC_IMASK1(val)	bfin_write32(SIC_IMASK1, val)
#define bfin_read_SIC_IMASK2()		bfin_read32(SIC_IMASK2)
#define bfin_write_SIC_IMASK2(val)	bfin_write32(SIC_IMASK2, val)
#define bfin_read_SIC_IMASK(x)		bfin_read32(SIC_IMASK0 + (x << 2))
#define bfin_write_SIC_IMASK(x, val)	bfin_write32((SIC_IMASK0 + (x << 2)), val)

#define bfin_read_SIC_ISR0()		bfin_read32(SIC_ISR0)
#define bfin_write_SIC_ISR0(val)	bfin_write32(SIC_ISR0, val)
#define bfin_read_SIC_ISR1()		bfin_read32(SIC_ISR1)
#define bfin_write_SIC_ISR1(val)	bfin_write32(SIC_ISR1, val)
#define bfin_read_SIC_ISR2()		bfin_read32(SIC_ISR2)
#define bfin_write_SIC_ISR2(val)	bfin_write32(SIC_ISR2, val)
#define bfin_read_SIC_ISR(x)		bfin_read32(SIC_ISR0 + (x << 2))
#define bfin_write_SIC_ISR(x, val)	bfin_write32((SIC_ISR0 + (x << 2)), val)

#define bfin_read_SIC_IWR0()		bfin_read32(SIC_IWR0)
#define bfin_write_SIC_IWR0(val)	bfin_write32(SIC_IWR0, val)
#define bfin_read_SIC_IWR1()		bfin_read32(SIC_IWR1)
#define bfin_write_SIC_IWR1(val)	bfin_write32(SIC_IWR1, val)
#define bfin_read_SIC_IWR2()		bfin_read32(SIC_IWR2)
#define bfin_write_SIC_IWR2(val)	bfin_write32(SIC_IWR2, val)
#define bfin_read_SIC_IAR0()		bfin_read32(SIC_IAR0)
#define bfin_write_SIC_IAR0(val)	bfin_write32(SIC_IAR0, val)
#define bfin_read_SIC_IAR1()		bfin_read32(SIC_IAR1)
#define bfin_write_SIC_IAR1(val)	bfin_write32(SIC_IAR1, val)
#define bfin_read_SIC_IAR2()		bfin_read32(SIC_IAR2)
#define bfin_write_SIC_IAR2(val)	bfin_write32(SIC_IAR2, val)
#define bfin_read_SIC_IAR3()		bfin_read32(SIC_IAR3)
#define bfin_write_SIC_IAR3(val)	bfin_write32(SIC_IAR3, val)
#define bfin_read_SIC_IAR4()		bfin_read32(SIC_IAR4)
#define bfin_write_SIC_IAR4(val)	bfin_write32(SIC_IAR4, val)
#define bfin_read_SIC_IAR5()		bfin_read32(SIC_IAR5)
#define bfin_write_SIC_IAR5(val)	bfin_write32(SIC_IAR5, val)
#define bfin_read_SIC_IAR6()		bfin_read32(SIC_IAR6)
#define bfin_write_SIC_IAR6(val)	bfin_write32(SIC_IAR6, val)
#define bfin_read_SIC_IAR7()		bfin_read32(SIC_IAR7)
#define bfin_write_SIC_IAR7(val)	bfin_write32(SIC_IAR7, val)
#define bfin_read_SIC_IAR8()		bfin_read32(SIC_IAR8)
#define bfin_write_SIC_IAR8(val)	bfin_write32(SIC_IAR8, val)
#define bfin_read_SIC_IAR9()		bfin_read32(SIC_IAR9)
#define bfin_write_SIC_IAR9(val)	bfin_write32(SIC_IAR9, val)
#define bfin_read_SIC_IAR10()		bfin_read32(SIC_IAR10)
#define bfin_write_SIC_IAR10(val)	bfin_write32(SIC_IAR10, val)
#define bfin_read_SIC_IAR11()		bfin_read32(SIC_IAR11)
#define bfin_write_SIC_IAR11(val)	bfin_write32(SIC_IAR11, val)

/* Watchdog Timer Registers */

#define bfin_read_WDOG_CTL()		bfin_read16(WDOG_CTL)
#define bfin_write_WDOG_CTL(val)	bfin_write16(WDOG_CTL, val)
#define bfin_read_WDOG_CNT()		bfin_read32(WDOG_CNT)
#define bfin_write_WDOG_CNT(val)	bfin_write32(WDOG_CNT, val)
#define bfin_read_WDOG_STAT()		bfin_read32(WDOG_STAT)
#define bfin_write_WDOG_STAT(val)	bfin_write32(WDOG_STAT, val)

/* RTC Registers */

#define bfin_read_RTC_STAT()		bfin_read32(RTC_STAT)
#define bfin_write_RTC_STAT(val)	bfin_write32(RTC_STAT, val)
#define bfin_read_RTC_ICTL()		bfin_read16(RTC_ICTL)
#define bfin_write_RTC_ICTL(val)	bfin_write16(RTC_ICTL, val)
#define bfin_read_RTC_ISTAT()		bfin_read16(RTC_ISTAT)
#define bfin_write_RTC_ISTAT(val)	bfin_write16(RTC_ISTAT, val)
#define bfin_read_RTC_SWCNT()		bfin_read16(RTC_SWCNT)
#define bfin_write_RTC_SWCNT(val)	bfin_write16(RTC_SWCNT, val)
#define bfin_read_RTC_ALARM()		bfin_read32(RTC_ALARM)
#define bfin_write_RTC_ALARM(val)	bfin_write32(RTC_ALARM, val)
#define bfin_read_RTC_PREN()		bfin_read16(RTC_PREN)
#define bfin_write_RTC_PREN(val)	bfin_write16(RTC_PREN, val)

/* UART0 Registers */

#define bfin_read_UART0_DLL()		bfin_read16(UART0_DLL)
#define bfin_write_UART0_DLL(val)	bfin_write16(UART0_DLL, val)
#define bfin_read_UART0_DLH()		bfin_read16(UART0_DLH)
#define bfin_write_UART0_DLH(val)	bfin_write16(UART0_DLH, val)
#define bfin_read_UART0_GCTL()		bfin_read16(UART0_GCTL)
#define bfin_write_UART0_GCTL(val)	bfin_write16(UART0_GCTL, val)
#define bfin_read_UART0_LCR()		bfin_read16(UART0_LCR)
#define bfin_write_UART0_LCR(val)	bfin_write16(UART0_LCR, val)
#define bfin_read_UART0_MCR()		bfin_read16(UART0_MCR)
#define bfin_write_UART0_MCR(val)	bfin_write16(UART0_MCR, val)
#define bfin_read_UART0_LSR()		bfin_read16(UART0_LSR)
#define bfin_write_UART0_LSR(val)	bfin_write16(UART0_LSR, val)
#define bfin_read_UART0_MSR()		bfin_read16(UART0_MSR)
#define bfin_write_UART0_MSR(val)	bfin_write16(UART0_MSR, val)
#define bfin_read_UART0_SCR()		bfin_read16(UART0_SCR)
#define bfin_write_UART0_SCR(val)	bfin_write16(UART0_SCR, val)
#define bfin_read_UART0_IER_SET()	bfin_read16(UART0_IER_SET)
#define bfin_write_UART0_IER_SET(val)	bfin_write16(UART0_IER_SET, val)
#define bfin_read_UART0_IER_CLEAR()	bfin_read16(UART0_IER_CLEAR)
#define bfin_write_UART0_IER_CLEAR(val)	bfin_write16(UART0_IER_CLEAR, val)
#define bfin_read_UART0_THR()		bfin_read16(UART0_THR)
#define bfin_write_UART0_THR(val)	bfin_write16(UART0_THR, val)
#define bfin_read_UART0_RBR()		bfin_read16(UART0_RBR)
#define bfin_write_UART0_RBR(val)	bfin_write16(UART0_RBR, val)

/* SPI0 Registers */

#define bfin_read_SPI0_CTL()		bfin_read16(SPI0_CTL)
#define bfin_write_SPI0_CTL(val)	bfin_write16(SPI0_CTL, val)
#define bfin_read_SPI0_FLG()		bfin_read16(SPI0_FLG)
#define bfin_write_SPI0_FLG(val)	bfin_write16(SPI0_FLG, val)
#define bfin_read_SPI0_STAT()		bfin_read16(SPI0_STAT)
#define bfin_write_SPI0_STAT(val)	bfin_write16(SPI0_STAT, val)
#define bfin_read_SPI0_TDBR()		bfin_read16(SPI0_TDBR)
#define bfin_write_SPI0_TDBR(val)	bfin_write16(SPI0_TDBR, val)
#define bfin_read_SPI0_RDBR()		bfin_read16(SPI0_RDBR)
#define bfin_write_SPI0_RDBR(val)	bfin_write16(SPI0_RDBR, val)
#define bfin_read_SPI0_BAUD()		bfin_read16(SPI0_BAUD)
#define bfin_write_SPI0_BAUD(val)	bfin_write16(SPI0_BAUD, val)
#define bfin_read_SPI0_SHADOW()		bfin_read16(SPI0_SHADOW)
#define bfin_write_SPI0_SHADOW(val)	bfin_write16(SPI0_SHADOW, val)

/* Timer Groubfin_read_() of 3 registers are not defined in the shared file because they are not available on the ADSP-BF542 processor */

/* Two Wire Interface Registers (TWI0) */

/* SPORT0 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 bfin_read_()rocessors */

/* SPORT1 Registers */

#define bfin_read_SPORT1_TCR1()		bfin_read16(SPORT1_TCR1)
#define bfin_write_SPORT1_TCR1(val)	bfin_write16(SPORT1_TCR1, val)
#define bfin_read_SPORT1_TCR2()		bfin_read16(SPORT1_TCR2)
#define bfin_write_SPORT1_TCR2(val)	bfin_write16(SPORT1_TCR2, val)
#define bfin_read_SPORT1_TCLKDIV()	bfin_read16(SPORT1_TCLKDIV)
#define bfin_write_SPORT1_TCLKDIV(val)	bfin_write16(SPORT1_TCLKDIV, val)
#define bfin_read_SPORT1_TFSDIV()	bfin_read16(SPORT1_TFSDIV)
#define bfin_write_SPORT1_TFSDIV(val)	bfin_write16(SPORT1_TFSDIV, val)
#define bfin_read_SPORT1_TX()		bfin_read32(SPORT1_TX)
#define bfin_write_SPORT1_TX(val)	bfin_write32(SPORT1_TX, val)
#define bfin_read_SPORT1_RX()		bfin_read32(SPORT1_RX)
#define bfin_write_SPORT1_RX(val)	bfin_write32(SPORT1_RX, val)
#define bfin_read_SPORT1_RCR1()		bfin_read16(SPORT1_RCR1)
#define bfin_write_SPORT1_RCR1(val)	bfin_write16(SPORT1_RCR1, val)
#define bfin_read_SPORT1_RCR2()		bfin_read16(SPORT1_RCR2)
#define bfin_write_SPORT1_RCR2(val)	bfin_write16(SPORT1_RCR2, val)
#define bfin_read_SPORT1_RCLKDIV()	bfin_read16(SPORT1_RCLKDIV)
#define bfin_write_SPORT1_RCLKDIV(val)	bfin_write16(SPORT1_RCLKDIV, val)
#define bfin_read_SPORT1_RFSDIV()	bfin_read16(SPORT1_RFSDIV)
#define bfin_write_SPORT1_RFSDIV(val)	bfin_write16(SPORT1_RFSDIV, val)
#define bfin_read_SPORT1_STAT()		bfin_read16(SPORT1_STAT)
#define bfin_write_SPORT1_STAT(val)	bfin_write16(SPORT1_STAT, val)
#define bfin_read_SPORT1_CHNL()		bfin_read16(SPORT1_CHNL)
#define bfin_write_SPORT1_CHNL(val)	bfin_write16(SPORT1_CHNL, val)
#define bfin_read_SPORT1_MCMC1()	bfin_read16(SPORT1_MCMC1)
#define bfin_write_SPORT1_MCMC1(val)	bfin_write16(SPORT1_MCMC1, val)
#define bfin_read_SPORT1_MCMC2()	bfin_read16(SPORT1_MCMC2)
#define bfin_write_SPORT1_MCMC2(val)	bfin_write16(SPORT1_MCMC2, val)
#define bfin_read_SPORT1_MTCS0()	bfin_read32(SPORT1_MTCS0)
#define bfin_write_SPORT1_MTCS0(val)	bfin_write32(SPORT1_MTCS0, val)
#define bfin_read_SPORT1_MTCS1()	bfin_read32(SPORT1_MTCS1)
#define bfin_write_SPORT1_MTCS1(val)	bfin_write32(SPORT1_MTCS1, val)
#define bfin_read_SPORT1_MTCS2()	bfin_read32(SPORT1_MTCS2)
#define bfin_write_SPORT1_MTCS2(val)	bfin_write32(SPORT1_MTCS2, val)
#define bfin_read_SPORT1_MTCS3()	bfin_read32(SPORT1_MTCS3)
#define bfin_write_SPORT1_MTCS3(val)	bfin_write32(SPORT1_MTCS3, val)
#define bfin_read_SPORT1_MRCS0()	bfin_read32(SPORT1_MRCS0)
#define bfin_write_SPORT1_MRCS0(val)	bfin_write32(SPORT1_MRCS0, val)
#define bfin_read_SPORT1_MRCS1()	bfin_read32(SPORT1_MRCS1)
#define bfin_write_SPORT1_MRCS1(val)	bfin_write32(SPORT1_MRCS1, val)
#define bfin_read_SPORT1_MRCS2()	bfin_read32(SPORT1_MRCS2)
#define bfin_write_SPORT1_MRCS2(val)	bfin_write32(SPORT1_MRCS2, val)
#define bfin_read_SPORT1_MRCS3()	bfin_read32(SPORT1_MRCS3)
#define bfin_write_SPORT1_MRCS3(val)	bfin_write32(SPORT1_MRCS3, val)

/* Asynchronous Memory Control Registers */

#define bfin_read_EBIU_AMGCTL()		bfin_read16(EBIU_AMGCTL)
#define bfin_write_EBIU_AMGCTL(val)	bfin_write16(EBIU_AMGCTL, val)
#define bfin_read_EBIU_AMBCTL0()	bfin_read32(EBIU_AMBCTL0)
#define bfin_write_EBIU_AMBCTL0(val)	bfin_write32(EBIU_AMBCTL0, val)
#define bfin_read_EBIU_AMBCTL1()	bfin_read32(EBIU_AMBCTL1)
#define bfin_write_EBIU_AMBCTL1(val)	bfin_write32(EBIU_AMBCTL1, val)
#define bfin_read_EBIU_MBSCTL()		bfin_read16(EBIU_MBSCTL)
#define bfin_write_EBIU_MBSCTL(val)	bfin_write16(EBIU_MBSCTL, val)
#define bfin_read_EBIU_ARBSTAT()	bfin_read32(EBIU_ARBSTAT)
#define bfin_write_EBIU_ARBSTAT(val)	bfin_write32(EBIU_ARBSTAT, val)
#define bfin_read_EBIU_MODE()		bfin_read32(EBIU_MODE)
#define bfin_write_EBIU_MODE(val)	bfin_write32(EBIU_MODE, val)
#define bfin_read_EBIU_FCTL()		bfin_read16(EBIU_FCTL)
#define bfin_write_EBIU_FCTL(val)	bfin_write16(EBIU_FCTL, val)

/* DDR Memory Control Registers */

#define bfin_read_EBIU_DDRCTL0()	bfin_read32(EBIU_DDRCTL0)
#define bfin_write_EBIU_DDRCTL0(val)	bfin_write32(EBIU_DDRCTL0, val)
#define bfin_read_EBIU_DDRCTL1()	bfin_read32(EBIU_DDRCTL1)
#define bfin_write_EBIU_DDRCTL1(val)	bfin_write32(EBIU_DDRCTL1, val)
#define bfin_read_EBIU_DDRCTL2()	bfin_read32(EBIU_DDRCTL2)
#define bfin_write_EBIU_DDRCTL2(val)	bfin_write32(EBIU_DDRCTL2, val)
#define bfin_read_EBIU_DDRCTL3()	bfin_read32(EBIU_DDRCTL3)
#define bfin_write_EBIU_DDRCTL3(val)	bfin_write32(EBIU_DDRCTL3, val)
#define bfin_read_EBIU_DDRQUE()		bfin_read32(EBIU_DDRQUE)
#define bfin_write_EBIU_DDRQUE(val)	bfin_write32(EBIU_DDRQUE, val)
#define bfin_read_EBIU_ERRADD() 	bfin_read32(EBIU_ERRADD)
#define bfin_write_EBIU_ERRADD(val) 	bfin_write32(EBIU_ERRADD, val)
#define bfin_read_EBIU_ERRMST()		bfin_read16(EBIU_ERRMST)
#define bfin_write_EBIU_ERRMST(val)	bfin_write16(EBIU_ERRMST, val)
#define bfin_read_EBIU_RSTCTL()		bfin_read16(EBIU_RSTCTL)
#define bfin_write_EBIU_RSTCTL(val)	bfin_write16(EBIU_RSTCTL, val)

/* DDR BankRead and Write Count Registers */

#define bfin_read_EBIU_DDRBRC0()	bfin_read32(EBIU_DDRBRC0)
#define bfin_write_EBIU_DDRBRC0(val)	bfin_write32(EBIU_DDRBRC0, val)
#define bfin_read_EBIU_DDRBRC1()	bfin_read32(EBIU_DDRBRC1)
#define bfin_write_EBIU_DDRBRC1(val)	bfin_write32(EBIU_DDRBRC1, val)
#define bfin_read_EBIU_DDRBRC2()	bfin_read32(EBIU_DDRBRC2)
#define bfin_write_EBIU_DDRBRC2(val)	bfin_write32(EBIU_DDRBRC2, val)
#define bfin_read_EBIU_DDRBRC3()	bfin_read32(EBIU_DDRBRC3)
#define bfin_write_EBIU_DDRBRC3(val)	bfin_write32(EBIU_DDRBRC3, val)
#define bfin_read_EBIU_DDRBRC4()	bfin_read32(EBIU_DDRBRC4)
#define bfin_write_EBIU_DDRBRC4(val)	bfin_write32(EBIU_DDRBRC4, val)
#define bfin_read_EBIU_DDRBRC5()	bfin_read32(EBIU_DDRBRC5)
#define bfin_write_EBIU_DDRBRC5(val)	bfin_write32(EBIU_DDRBRC5, val)
#define bfin_read_EBIU_DDRBRC6()	bfin_read32(EBIU_DDRBRC6)
#define bfin_write_EBIU_DDRBRC6(val)	bfin_write32(EBIU_DDRBRC6, val)
#define bfin_read_EBIU_DDRBRC7()	bfin_read32(EBIU_DDRBRC7)
#define bfin_write_EBIU_DDRBRC7(val)	bfin_write32(EBIU_DDRBRC7, val)
#define bfin_read_EBIU_DDRBWC0()	bfin_read32(EBIU_DDRBWC0)
#define bfin_write_EBIU_DDRBWC0(val)	bfin_write32(EBIU_DDRBWC0, val)
#define bfin_read_EBIU_DDRBWC1()	bfin_read32(EBIU_DDRBWC1)
#define bfin_write_EBIU_DDRBWC1(val)	bfin_write32(EBIU_DDRBWC1, val)
#define bfin_read_EBIU_DDRBWC2()	bfin_read32(EBIU_DDRBWC2)
#define bfin_write_EBIU_DDRBWC2(val)	bfin_write32(EBIU_DDRBWC2, val)
#define bfin_read_EBIU_DDRBWC3()	bfin_read32(EBIU_DDRBWC3)
#define bfin_write_EBIU_DDRBWC3(val)	bfin_write32(EBIU_DDRBWC3, val)
#define bfin_read_EBIU_DDRBWC4()	bfin_read32(EBIU_DDRBWC4)
#define bfin_write_EBIU_DDRBWC4(val)	bfin_write32(EBIU_DDRBWC4, val)
#define bfin_read_EBIU_DDRBWC5()	bfin_read32(EBIU_DDRBWC5)
#define bfin_write_EBIU_DDRBWC5(val)	bfin_write32(EBIU_DDRBWC5, val)
#define bfin_read_EBIU_DDRBWC6()	bfin_read32(EBIU_DDRBWC6)
#define bfin_write_EBIU_DDRBWC6(val)	bfin_write32(EBIU_DDRBWC6, val)
#define bfin_read_EBIU_DDRBWC7()	bfin_read32(EBIU_DDRBWC7)
#define bfin_write_EBIU_DDRBWC7(val)	bfin_write32(EBIU_DDRBWC7, val)
#define bfin_read_EBIU_DDRACCT()	bfin_read32(EBIU_DDRACCT)
#define bfin_write_EBIU_DDRACCT(val)	bfin_write32(EBIU_DDRACCT, val)
#define bfin_read_EBIU_DDRTACT()	bfin_read32(EBIU_DDRTACT)
#define bfin_write_EBIU_DDRTACT(val)	bfin_write32(EBIU_DDRTACT, val)
#define bfin_read_EBIU_DDRARCT()	bfin_read32(EBIU_DDRARCT)
#define bfin_write_EBIU_DDRARCT(val)	bfin_write32(EBIU_DDRARCT, val)
#define bfin_read_EBIU_DDRGC0()		bfin_read32(EBIU_DDRGC0)
#define bfin_write_EBIU_DDRGC0(val)	bfin_write32(EBIU_DDRGC0, val)
#define bfin_read_EBIU_DDRGC1()		bfin_read32(EBIU_DDRGC1)
#define bfin_write_EBIU_DDRGC1(val)	bfin_write32(EBIU_DDRGC1, val)
#define bfin_read_EBIU_DDRGC2()		bfin_read32(EBIU_DDRGC2)
#define bfin_write_EBIU_DDRGC2(val)	bfin_write32(EBIU_DDRGC2, val)
#define bfin_read_EBIU_DDRGC3()		bfin_read32(EBIU_DDRGC3)
#define bfin_write_EBIU_DDRGC3(val)	bfin_write32(EBIU_DDRGC3, val)
#define bfin_read_EBIU_DDRMCEN()	bfin_read32(EBIU_DDRMCEN)
#define bfin_write_EBIU_DDRMCEN(val)	bfin_write32(EBIU_DDRMCEN, val)
#define bfin_read_EBIU_DDRMCCL()	bfin_read32(EBIU_DDRMCCL)
#define bfin_write_EBIU_DDRMCCL(val)	bfin_write32(EBIU_DDRMCCL, val)

/* DMAC0 Registers */

#define bfin_read_DMAC0_TCPER()		bfin_read16(DMAC0_TCPER)
#define bfin_write_DMAC0_TCPER(val)	bfin_write16(DMAC0_TCPER, val)
#define bfin_read_DMAC0_TCCNT()		bfin_read16(DMAC0_TCCNT)
#define bfin_write_DMAC0_TCCNT(val)	bfin_write16(DMAC0_TCCNT, val)

/* DMA Channel 0 Registers */

#define bfin_read_DMA0_NEXT_DESC_PTR() 		bfin_read32(DMA0_NEXT_DESC_PTR)
#define bfin_write_DMA0_NEXT_DESC_PTR(val) 	bfin_write32(DMA0_NEXT_DESC_PTR, val)
#define bfin_read_DMA0_START_ADDR() 		bfin_read32(DMA0_START_ADDR)
#define bfin_write_DMA0_START_ADDR(val) 	bfin_write32(DMA0_START_ADDR, val)
#define bfin_read_DMA0_CONFIG()			bfin_read16(DMA0_CONFIG)
#define bfin_write_DMA0_CONFIG(val)		bfin_write16(DMA0_CONFIG, val)
#define bfin_read_DMA0_X_COUNT()		bfin_read16(DMA0_X_COUNT)
#define bfin_write_DMA0_X_COUNT(val)		bfin_write16(DMA0_X_COUNT, val)
#define bfin_read_DMA0_X_MODIFY()		bfin_read16(DMA0_X_MODIFY)
#define bfin_write_DMA0_X_MODIFY(val) 		bfin_write16(DMA0_X_MODIFY, val)
#define bfin_read_DMA0_Y_COUNT()		bfin_read16(DMA0_Y_COUNT)
#define bfin_write_DMA0_Y_COUNT(val)		bfin_write16(DMA0_Y_COUNT, val)
#define bfin_read_DMA0_Y_MODIFY()		bfin_read16(DMA0_Y_MODIFY)
#define bfin_write_DMA0_Y_MODIFY(val) 		bfin_write16(DMA0_Y_MODIFY, val)
#define bfin_read_DMA0_CURR_DESC_PTR() 		bfin_read32(DMA0_CURR_DESC_PTR)
#define bfin_write_DMA0_CURR_DESC_PTR(val) 	bfin_write32(DMA0_CURR_DESC_PTR, val)
#define bfin_read_DMA0_CURR_ADDR() 		bfin_read32(DMA0_CURR_ADDR)
#define bfin_write_DMA0_CURR_ADDR(val) 		bfin_write32(DMA0_CURR_ADDR, val)
#define bfin_read_DMA0_IRQ_STATUS()		bfin_read16(DMA0_IRQ_STATUS)
#define bfin_write_DMA0_IRQ_STATUS(val)		bfin_write16(DMA0_IRQ_STATUS, val)
#define bfin_read_DMA0_PERIPHERAL_MAP()		bfin_read16(DMA0_PERIPHERAL_MAP)
#define bfin_write_DMA0_PERIPHERAL_MAP(val)	bfin_write16(DMA0_PERIPHERAL_MAP, val)
#define bfin_read_DMA0_CURR_X_COUNT()		bfin_read16(DMA0_CURR_X_COUNT)
#define bfin_write_DMA0_CURR_X_COUNT(val)	bfin_write16(DMA0_CURR_X_COUNT, val)
#define bfin_read_DMA0_CURR_Y_COUNT()		bfin_read16(DMA0_CURR_Y_COUNT)
#define bfin_write_DMA0_CURR_Y_COUNT(val)	bfin_write16(DMA0_CURR_Y_COUNT, val)

/* DMA Channel 1 Registers */

#define bfin_read_DMA1_NEXT_DESC_PTR() 		bfin_read32(DMA1_NEXT_DESC_PTR)
#define bfin_write_DMA1_NEXT_DESC_PTR(val) 	bfin_write32(DMA1_NEXT_DESC_PTR, val)
#define bfin_read_DMA1_START_ADDR() 		bfin_read32(DMA1_START_ADDR)
#define bfin_write_DMA1_START_ADDR(val) 	bfin_write32(DMA1_START_ADDR, val)
#define bfin_read_DMA1_CONFIG()			bfin_read16(DMA1_CONFIG)
#define bfin_write_DMA1_CONFIG(val)		bfin_write16(DMA1_CONFIG, val)
#define bfin_read_DMA1_X_COUNT()		bfin_read16(DMA1_X_COUNT)
#define bfin_write_DMA1_X_COUNT(val)		bfin_write16(DMA1_X_COUNT, val)
#define bfin_read_DMA1_X_MODIFY()		bfin_read16(DMA1_X_MODIFY)
#define bfin_write_DMA1_X_MODIFY(val) 		bfin_write16(DMA1_X_MODIFY, val)
#define bfin_read_DMA1_Y_COUNT()		bfin_read16(DMA1_Y_COUNT)
#define bfin_write_DMA1_Y_COUNT(val)		bfin_write16(DMA1_Y_COUNT, val)
#define bfin_read_DMA1_Y_MODIFY()		bfin_read16(DMA1_Y_MODIFY)
#define bfin_write_DMA1_Y_MODIFY(val) 		bfin_write16(DMA1_Y_MODIFY, val)
#define bfin_read_DMA1_CURR_DESC_PTR() 		bfin_read32(DMA1_CURR_DESC_PTR)
#define bfin_write_DMA1_CURR_DESC_PTR(val) 	bfin_write32(DMA1_CURR_DESC_PTR, val)
#define bfin_read_DMA1_CURR_ADDR() 		bfin_read32(DMA1_CURR_ADDR)
#define bfin_write_DMA1_CURR_ADDR(val) 		bfin_write32(DMA1_CURR_ADDR, val)
#define bfin_read_DMA1_IRQ_STATUS()		bfin_read16(DMA1_IRQ_STATUS)
#define bfin_write_DMA1_IRQ_STATUS(val)		bfin_write16(DMA1_IRQ_STATUS, val)
#define bfin_read_DMA1_PERIPHERAL_MAP()		bfin_read16(DMA1_PERIPHERAL_MAP)
#define bfin_write_DMA1_PERIPHERAL_MAP(val)	bfin_write16(DMA1_PERIPHERAL_MAP, val)
#define bfin_read_DMA1_CURR_X_COUNT()		bfin_read16(DMA1_CURR_X_COUNT)
#define bfin_write_DMA1_CURR_X_COUNT(val)	bfin_write16(DMA1_CURR_X_COUNT, val)
#define bfin_read_DMA1_CURR_Y_COUNT()		bfin_read16(DMA1_CURR_Y_COUNT)
#define bfin_write_DMA1_CURR_Y_COUNT(val)	bfin_write16(DMA1_CURR_Y_COUNT, val)

/* DMA Channel 2 Registers */

#define bfin_read_DMA2_NEXT_DESC_PTR() 		bfin_read32(DMA2_NEXT_DESC_PTR)
#define bfin_write_DMA2_NEXT_DESC_PTR(val) 	bfin_write32(DMA2_NEXT_DESC_PTR, val)
#define bfin_read_DMA2_START_ADDR() 		bfin_read32(DMA2_START_ADDR)
#define bfin_write_DMA2_START_ADDR(val) 	bfin_write32(DMA2_START_ADDR, val)
#define bfin_read_DMA2_CONFIG()			bfin_read16(DMA2_CONFIG)
#define bfin_write_DMA2_CONFIG(val)		bfin_write16(DMA2_CONFIG, val)
#define bfin_read_DMA2_X_COUNT()		bfin_read16(DMA2_X_COUNT)
#define bfin_write_DMA2_X_COUNT(val)		bfin_write16(DMA2_X_COUNT, val)
#define bfin_read_DMA2_X_MODIFY()		bfin_read16(DMA2_X_MODIFY)
#define bfin_write_DMA2_X_MODIFY(val) 		bfin_write16(DMA2_X_MODIFY, val)
#define bfin_read_DMA2_Y_COUNT()		bfin_read16(DMA2_Y_COUNT)
#define bfin_write_DMA2_Y_COUNT(val)		bfin_write16(DMA2_Y_COUNT, val)
#define bfin_read_DMA2_Y_MODIFY()		bfin_read16(DMA2_Y_MODIFY)
#define bfin_write_DMA2_Y_MODIFY(val) 		bfin_write16(DMA2_Y_MODIFY, val)
#define bfin_read_DMA2_CURR_DESC_PTR() 		bfin_read32(DMA2_CURR_DESC_PTR)
#define bfin_write_DMA2_CURR_DESC_PTR(val) 	bfin_write32(DMA2_CURR_DESC_PTR, val)
#define bfin_read_DMA2_CURR_ADDR() 		bfin_read32(DMA2_CURR_ADDR)
#define bfin_write_DMA2_CURR_ADDR(val) 		bfin_write32(DMA2_CURR_ADDR, val)
#define bfin_read_DMA2_IRQ_STATUS()		bfin_read16(DMA2_IRQ_STATUS)
#define bfin_write_DMA2_IRQ_STATUS(val)		bfin_write16(DMA2_IRQ_STATUS, val)
#define bfin_read_DMA2_PERIPHERAL_MAP()		bfin_read16(DMA2_PERIPHERAL_MAP)
#define bfin_write_DMA2_PERIPHERAL_MAP(val)	bfin_write16(DMA2_PERIPHERAL_MAP, val)
#define bfin_read_DMA2_CURR_X_COUNT()		bfin_read16(DMA2_CURR_X_COUNT)
#define bfin_write_DMA2_CURR_X_COUNT(val)	bfin_write16(DMA2_CURR_X_COUNT, val)
#define bfin_read_DMA2_CURR_Y_COUNT()		bfin_read16(DMA2_CURR_Y_COUNT)
#define bfin_write_DMA2_CURR_Y_COUNT(val)	bfin_write16(DMA2_CURR_Y_COUNT, val)

/* DMA Channel 3 Registers */

#define bfin_read_DMA3_NEXT_DESC_PTR() 		bfin_read32(DMA3_NEXT_DESC_PTR)
#define bfin_write_DMA3_NEXT_DESC_PTR(val) 	bfin_write32(DMA3_NEXT_DESC_PTR, val)
#define bfin_read_DMA3_START_ADDR() 		bfin_read32(DMA3_START_ADDR)
#define bfin_write_DMA3_START_ADDR(val) 	bfin_write32(DMA3_START_ADDR, val)
#define bfin_read_DMA3_CONFIG()			bfin_read16(DMA3_CONFIG)
#define bfin_write_DMA3_CONFIG(val)		bfin_write16(DMA3_CONFIG, val)
#define bfin_read_DMA3_X_COUNT()		bfin_read16(DMA3_X_COUNT)
#define bfin_write_DMA3_X_COUNT(val)		bfin_write16(DMA3_X_COUNT, val)
#define bfin_read_DMA3_X_MODIFY()		bfin_read16(DMA3_X_MODIFY)
#define bfin_write_DMA3_X_MODIFY(val) 		bfin_write16(DMA3_X_MODIFY, val)
#define bfin_read_DMA3_Y_COUNT()		bfin_read16(DMA3_Y_COUNT)
#define bfin_write_DMA3_Y_COUNT(val)		bfin_write16(DMA3_Y_COUNT, val)
#define bfin_read_DMA3_Y_MODIFY()		bfin_read16(DMA3_Y_MODIFY)
#define bfin_write_DMA3_Y_MODIFY(val) 		bfin_write16(DMA3_Y_MODIFY, val)
#define bfin_read_DMA3_CURR_DESC_PTR() 		bfin_read32(DMA3_CURR_DESC_PTR)
#define bfin_write_DMA3_CURR_DESC_PTR(val) 	bfin_write32(DMA3_CURR_DESC_PTR, val)
#define bfin_read_DMA3_CURR_ADDR() 		bfin_read32(DMA3_CURR_ADDR)
#define bfin_write_DMA3_CURR_ADDR(val) 		bfin_write32(DMA3_CURR_ADDR, val)
#define bfin_read_DMA3_IRQ_STATUS()		bfin_read16(DMA3_IRQ_STATUS)
#define bfin_write_DMA3_IRQ_STATUS(val)		bfin_write16(DMA3_IRQ_STATUS, val)
#define bfin_read_DMA3_PERIPHERAL_MAP()		bfin_read16(DMA3_PERIPHERAL_MAP)
#define bfin_write_DMA3_PERIPHERAL_MAP(val)	bfin_write16(DMA3_PERIPHERAL_MAP, val)
#define bfin_read_DMA3_CURR_X_COUNT()		bfin_read16(DMA3_CURR_X_COUNT)
#define bfin_write_DMA3_CURR_X_COUNT(val)	bfin_write16(DMA3_CURR_X_COUNT, val)
#define bfin_read_DMA3_CURR_Y_COUNT()		bfin_read16(DMA3_CURR_Y_COUNT)
#define bfin_write_DMA3_CURR_Y_COUNT(val)	bfin_write16(DMA3_CURR_Y_COUNT, val)

/* DMA Channel 4 Registers */

#define bfin_read_DMA4_NEXT_DESC_PTR() 		bfin_read32(DMA4_NEXT_DESC_PTR)
#define bfin_write_DMA4_NEXT_DESC_PTR(val) 	bfin_write32(DMA4_NEXT_DESC_PTR, val)
#define bfin_read_DMA4_START_ADDR() 		bfin_read32(DMA4_START_ADDR)
#define bfin_write_DMA4_START_ADDR(val) 	bfin_write32(DMA4_START_ADDR, val)
#define bfin_read_DMA4_CONFIG()			bfin_read16(DMA4_CONFIG)
#define bfin_write_DMA4_CONFIG(val)		bfin_write16(DMA4_CONFIG, val)
#define bfin_read_DMA4_X_COUNT()		bfin_read16(DMA4_X_COUNT)
#define bfin_write_DMA4_X_COUNT(val)		bfin_write16(DMA4_X_COUNT, val)
#define bfin_read_DMA4_X_MODIFY()		bfin_read16(DMA4_X_MODIFY)
#define bfin_write_DMA4_X_MODIFY(val) 		bfin_write16(DMA4_X_MODIFY, val)
#define bfin_read_DMA4_Y_COUNT()		bfin_read16(DMA4_Y_COUNT)
#define bfin_write_DMA4_Y_COUNT(val)		bfin_write16(DMA4_Y_COUNT, val)
#define bfin_read_DMA4_Y_MODIFY()		bfin_read16(DMA4_Y_MODIFY)
#define bfin_write_DMA4_Y_MODIFY(val) 		bfin_write16(DMA4_Y_MODIFY, val)
#define bfin_read_DMA4_CURR_DESC_PTR() 		bfin_read32(DMA4_CURR_DESC_PTR)
#define bfin_write_DMA4_CURR_DESC_PTR(val) 	bfin_write32(DMA4_CURR_DESC_PTR, val)
#define bfin_read_DMA4_CURR_ADDR() 		bfin_read32(DMA4_CURR_ADDR)
#define bfin_write_DMA4_CURR_ADDR(val) 		bfin_write32(DMA4_CURR_ADDR, val)
#define bfin_read_DMA4_IRQ_STATUS()		bfin_read16(DMA4_IRQ_STATUS)
#define bfin_write_DMA4_IRQ_STATUS(val)		bfin_write16(DMA4_IRQ_STATUS, val)
#define bfin_read_DMA4_PERIPHERAL_MAP()		bfin_read16(DMA4_PERIPHERAL_MAP)
#define bfin_write_DMA4_PERIPHERAL_MAP(val)	bfin_write16(DMA4_PERIPHERAL_MAP, val)
#define bfin_read_DMA4_CURR_X_COUNT()		bfin_read16(DMA4_CURR_X_COUNT)
#define bfin_write_DMA4_CURR_X_COUNT(val)	bfin_write16(DMA4_CURR_X_COUNT, val)
#define bfin_read_DMA4_CURR_Y_COUNT()		bfin_read16(DMA4_CURR_Y_COUNT)
#define bfin_write_DMA4_CURR_Y_COUNT(val)	bfin_write16(DMA4_CURR_Y_COUNT, val)

/* DMA Channel 5 Registers */

#define bfin_read_DMA5_NEXT_DESC_PTR() 		bfin_read32(DMA5_NEXT_DESC_PTR)
#define bfin_write_DMA5_NEXT_DESC_PTR(val) 	bfin_write32(DMA5_NEXT_DESC_PTR, val)
#define bfin_read_DMA5_START_ADDR() 		bfin_read32(DMA5_START_ADDR)
#define bfin_write_DMA5_START_ADDR(val) 	bfin_write32(DMA5_START_ADDR, val)
#define bfin_read_DMA5_CONFIG()			bfin_read16(DMA5_CONFIG)
#define bfin_write_DMA5_CONFIG(val)		bfin_write16(DMA5_CONFIG, val)
#define bfin_read_DMA5_X_COUNT()		bfin_read16(DMA5_X_COUNT)
#define bfin_write_DMA5_X_COUNT(val)		bfin_write16(DMA5_X_COUNT, val)
#define bfin_read_DMA5_X_MODIFY()		bfin_read16(DMA5_X_MODIFY)
#define bfin_write_DMA5_X_MODIFY(val) 		bfin_write16(DMA5_X_MODIFY, val)
#define bfin_read_DMA5_Y_COUNT()		bfin_read16(DMA5_Y_COUNT)
#define bfin_write_DMA5_Y_COUNT(val)		bfin_write16(DMA5_Y_COUNT, val)
#define bfin_read_DMA5_Y_MODIFY()		bfin_read16(DMA5_Y_MODIFY)
#define bfin_write_DMA5_Y_MODIFY(val) 		bfin_write16(DMA5_Y_MODIFY, val)
#define bfin_read_DMA5_CURR_DESC_PTR() 		bfin_read32(DMA5_CURR_DESC_PTR)
#define bfin_write_DMA5_CURR_DESC_PTR(val) 	bfin_write32(DMA5_CURR_DESC_PTR, val)
#define bfin_read_DMA5_CURR_ADDR() 		bfin_read32(DMA5_CURR_ADDR)
#define bfin_write_DMA5_CURR_ADDR(val) 		bfin_write32(DMA5_CURR_ADDR, val)
#define bfin_read_DMA5_IRQ_STATUS()		bfin_read16(DMA5_IRQ_STATUS)
#define bfin_write_DMA5_IRQ_STATUS(val)		bfin_write16(DMA5_IRQ_STATUS, val)
#define bfin_read_DMA5_PERIPHERAL_MAP()		bfin_read16(DMA5_PERIPHERAL_MAP)
#define bfin_write_DMA5_PERIPHERAL_MAP(val)	bfin_write16(DMA5_PERIPHERAL_MAP, val)
#define bfin_read_DMA5_CURR_X_COUNT()		bfin_read16(DMA5_CURR_X_COUNT)
#define bfin_write_DMA5_CURR_X_COUNT(val)	bfin_write16(DMA5_CURR_X_COUNT, val)
#define bfin_read_DMA5_CURR_Y_COUNT()		bfin_read16(DMA5_CURR_Y_COUNT)
#define bfin_write_DMA5_CURR_Y_COUNT(val)	bfin_write16(DMA5_CURR_Y_COUNT, val)

/* DMA Channel 6 Registers */

#define bfin_read_DMA6_NEXT_DESC_PTR() 		bfin_read32(DMA6_NEXT_DESC_PTR)
#define bfin_write_DMA6_NEXT_DESC_PTR(val) 	bfin_write32(DMA6_NEXT_DESC_PTR, val)
#define bfin_read_DMA6_START_ADDR() 		bfin_read32(DMA6_START_ADDR)
#define bfin_write_DMA6_START_ADDR(val) 	bfin_write32(DMA6_START_ADDR, val)
#define bfin_read_DMA6_CONFIG()			bfin_read16(DMA6_CONFIG)
#define bfin_write_DMA6_CONFIG(val)		bfin_write16(DMA6_CONFIG, val)
#define bfin_read_DMA6_X_COUNT()		bfin_read16(DMA6_X_COUNT)
#define bfin_write_DMA6_X_COUNT(val)		bfin_write16(DMA6_X_COUNT, val)
#define bfin_read_DMA6_X_MODIFY()		bfin_read16(DMA6_X_MODIFY)
#define bfin_write_DMA6_X_MODIFY(val) 		bfin_write16(DMA6_X_MODIFY, val)
#define bfin_read_DMA6_Y_COUNT()		bfin_read16(DMA6_Y_COUNT)
#define bfin_write_DMA6_Y_COUNT(val)		bfin_write16(DMA6_Y_COUNT, val)
#define bfin_read_DMA6_Y_MODIFY()		bfin_read16(DMA6_Y_MODIFY)
#define bfin_write_DMA6_Y_MODIFY(val) 		bfin_write16(DMA6_Y_MODIFY, val)
#define bfin_read_DMA6_CURR_DESC_PTR() 		bfin_read32(DMA6_CURR_DESC_PTR)
#define bfin_write_DMA6_CURR_DESC_PTR(val) 	bfin_write32(DMA6_CURR_DESC_PTR, val)
#define bfin_read_DMA6_CURR_ADDR() 		bfin_read32(DMA6_CURR_ADDR)
#define bfin_write_DMA6_CURR_ADDR(val) 		bfin_write32(DMA6_CURR_ADDR, val)
#define bfin_read_DMA6_IRQ_STATUS()		bfin_read16(DMA6_IRQ_STATUS)
#define bfin_write_DMA6_IRQ_STATUS(val)		bfin_write16(DMA6_IRQ_STATUS, val)
#define bfin_read_DMA6_PERIPHERAL_MAP()		bfin_read16(DMA6_PERIPHERAL_MAP)
#define bfin_write_DMA6_PERIPHERAL_MAP(val)	bfin_write16(DMA6_PERIPHERAL_MAP, val)
#define bfin_read_DMA6_CURR_X_COUNT()		bfin_read16(DMA6_CURR_X_COUNT)
#define bfin_write_DMA6_CURR_X_COUNT(val)	bfin_write16(DMA6_CURR_X_COUNT, val)
#define bfin_read_DMA6_CURR_Y_COUNT()		bfin_read16(DMA6_CURR_Y_COUNT)
#define bfin_write_DMA6_CURR_Y_COUNT(val)	bfin_write16(DMA6_CURR_Y_COUNT, val)

/* DMA Channel 7 Registers */

#define bfin_read_DMA7_NEXT_DESC_PTR() 		bfin_read32(DMA7_NEXT_DESC_PTR)
#define bfin_write_DMA7_NEXT_DESC_PTR(val) 	bfin_write32(DMA7_NEXT_DESC_PTR, val)
#define bfin_read_DMA7_START_ADDR() 		bfin_read32(DMA7_START_ADDR)
#define bfin_write_DMA7_START_ADDR(val) 	bfin_write32(DMA7_START_ADDR, val)
#define bfin_read_DMA7_CONFIG()			bfin_read16(DMA7_CONFIG)
#define bfin_write_DMA7_CONFIG(val)		bfin_write16(DMA7_CONFIG, val)
#define bfin_read_DMA7_X_COUNT()		bfin_read16(DMA7_X_COUNT)
#define bfin_write_DMA7_X_COUNT(val)		bfin_write16(DMA7_X_COUNT, val)
#define bfin_read_DMA7_X_MODIFY()		bfin_read16(DMA7_X_MODIFY)
#define bfin_write_DMA7_X_MODIFY(val) 		bfin_write16(DMA7_X_MODIFY, val)
#define bfin_read_DMA7_Y_COUNT()		bfin_read16(DMA7_Y_COUNT)
#define bfin_write_DMA7_Y_COUNT(val)		bfin_write16(DMA7_Y_COUNT, val)
#define bfin_read_DMA7_Y_MODIFY()		bfin_read16(DMA7_Y_MODIFY)
#define bfin_write_DMA7_Y_MODIFY(val) 		bfin_write16(DMA7_Y_MODIFY, val)
#define bfin_read_DMA7_CURR_DESC_PTR() 		bfin_read32(DMA7_CURR_DESC_PTR)
#define bfin_write_DMA7_CURR_DESC_PTR(val) 	bfin_write32(DMA7_CURR_DESC_PTR, val)
#define bfin_read_DMA7_CURR_ADDR() 		bfin_read32(DMA7_CURR_ADDR)
#define bfin_write_DMA7_CURR_ADDR(val) 		bfin_write32(DMA7_CURR_ADDR, val)
#define bfin_read_DMA7_IRQ_STATUS()		bfin_read16(DMA7_IRQ_STATUS)
#define bfin_write_DMA7_IRQ_STATUS(val)		bfin_write16(DMA7_IRQ_STATUS, val)
#define bfin_read_DMA7_PERIPHERAL_MAP()		bfin_read16(DMA7_PERIPHERAL_MAP)
#define bfin_write_DMA7_PERIPHERAL_MAP(val)	bfin_write16(DMA7_PERIPHERAL_MAP, val)
#define bfin_read_DMA7_CURR_X_COUNT()		bfin_read16(DMA7_CURR_X_COUNT)
#define bfin_write_DMA7_CURR_X_COUNT(val)	bfin_write16(DMA7_CURR_X_COUNT, val)
#define bfin_read_DMA7_CURR_Y_COUNT()		bfin_read16(DMA7_CURR_Y_COUNT)
#define bfin_write_DMA7_CURR_Y_COUNT(val)	bfin_write16(DMA7_CURR_Y_COUNT, val)

/* DMA Channel 8 Registers */

#define bfin_read_DMA8_NEXT_DESC_PTR() 		bfin_read32(DMA8_NEXT_DESC_PTR)
#define bfin_write_DMA8_NEXT_DESC_PTR(val) 	bfin_write32(DMA8_NEXT_DESC_PTR, val)
#define bfin_read_DMA8_START_ADDR() 		bfin_read32(DMA8_START_ADDR)
#define bfin_write_DMA8_START_ADDR(val) 	bfin_write32(DMA8_START_ADDR, val)
#define bfin_read_DMA8_CONFIG()			bfin_read16(DMA8_CONFIG)
#define bfin_write_DMA8_CONFIG(val)		bfin_write16(DMA8_CONFIG, val)
#define bfin_read_DMA8_X_COUNT()		bfin_read16(DMA8_X_COUNT)
#define bfin_write_DMA8_X_COUNT(val)		bfin_write16(DMA8_X_COUNT, val)
#define bfin_read_DMA8_X_MODIFY()		bfin_read16(DMA8_X_MODIFY)
#define bfin_write_DMA8_X_MODIFY(val) 		bfin_write16(DMA8_X_MODIFY, val)
#define bfin_read_DMA8_Y_COUNT()		bfin_read16(DMA8_Y_COUNT)
#define bfin_write_DMA8_Y_COUNT(val)		bfin_write16(DMA8_Y_COUNT, val)
#define bfin_read_DMA8_Y_MODIFY()		bfin_read16(DMA8_Y_MODIFY)
#define bfin_write_DMA8_Y_MODIFY(val) 		bfin_write16(DMA8_Y_MODIFY, val)
#define bfin_read_DMA8_CURR_DESC_PTR() 		bfin_read32(DMA8_CURR_DESC_PTR)
#define bfin_write_DMA8_CURR_DESC_PTR(val) 	bfin_write32(DMA8_CURR_DESC_PTR, val)
#define bfin_read_DMA8_CURR_ADDR() 		bfin_read32(DMA8_CURR_ADDR)
#define bfin_write_DMA8_CURR_ADDR(val) 		bfin_write32(DMA8_CURR_ADDR, val)
#define bfin_read_DMA8_IRQ_STATUS()		bfin_read16(DMA8_IRQ_STATUS)
#define bfin_write_DMA8_IRQ_STATUS(val)		bfin_write16(DMA8_IRQ_STATUS, val)
#define bfin_read_DMA8_PERIPHERAL_MAP()		bfin_read16(DMA8_PERIPHERAL_MAP)
#define bfin_write_DMA8_PERIPHERAL_MAP(val)	bfin_write16(DMA8_PERIPHERAL_MAP, val)
#define bfin_read_DMA8_CURR_X_COUNT()		bfin_read16(DMA8_CURR_X_COUNT)
#define bfin_write_DMA8_CURR_X_COUNT(val)	bfin_write16(DMA8_CURR_X_COUNT, val)
#define bfin_read_DMA8_CURR_Y_COUNT()		bfin_read16(DMA8_CURR_Y_COUNT)
#define bfin_write_DMA8_CURR_Y_COUNT(val)	bfin_write16(DMA8_CURR_Y_COUNT, val)

/* DMA Channel 9 Registers */

#define bfin_read_DMA9_NEXT_DESC_PTR() 		bfin_read32(DMA9_NEXT_DESC_PTR)
#define bfin_write_DMA9_NEXT_DESC_PTR(val) 	bfin_write32(DMA9_NEXT_DESC_PTR, val)
#define bfin_read_DMA9_START_ADDR() 		bfin_read32(DMA9_START_ADDR)
#define bfin_write_DMA9_START_ADDR(val) 	bfin_write32(DMA9_START_ADDR, val)
#define bfin_read_DMA9_CONFIG()			bfin_read16(DMA9_CONFIG)
#define bfin_write_DMA9_CONFIG(val)		bfin_write16(DMA9_CONFIG, val)
#define bfin_read_DMA9_X_COUNT()		bfin_read16(DMA9_X_COUNT)
#define bfin_write_DMA9_X_COUNT(val)		bfin_write16(DMA9_X_COUNT, val)
#define bfin_read_DMA9_X_MODIFY()		bfin_read16(DMA9_X_MODIFY)
#define bfin_write_DMA9_X_MODIFY(val) 		bfin_write16(DMA9_X_MODIFY, val)
#define bfin_read_DMA9_Y_COUNT()		bfin_read16(DMA9_Y_COUNT)
#define bfin_write_DMA9_Y_COUNT(val)		bfin_write16(DMA9_Y_COUNT, val)
#define bfin_read_DMA9_Y_MODIFY()		bfin_read16(DMA9_Y_MODIFY)
#define bfin_write_DMA9_Y_MODIFY(val) 		bfin_write16(DMA9_Y_MODIFY, val)
#define bfin_read_DMA9_CURR_DESC_PTR() 		bfin_read32(DMA9_CURR_DESC_PTR)
#define bfin_write_DMA9_CURR_DESC_PTR(val) 	bfin_write32(DMA9_CURR_DESC_PTR, val)
#define bfin_read_DMA9_CURR_ADDR() 		bfin_read32(DMA9_CURR_ADDR)
#define bfin_write_DMA9_CURR_ADDR(val) 		bfin_write32(DMA9_CURR_ADDR, val)
#define bfin_read_DMA9_IRQ_STATUS()		bfin_read16(DMA9_IRQ_STATUS)
#define bfin_write_DMA9_IRQ_STATUS(val)		bfin_write16(DMA9_IRQ_STATUS, val)
#define bfin_read_DMA9_PERIPHERAL_MAP()		bfin_read16(DMA9_PERIPHERAL_MAP)
#define bfin_write_DMA9_PERIPHERAL_MAP(val)	bfin_write16(DMA9_PERIPHERAL_MAP, val)
#define bfin_read_DMA9_CURR_X_COUNT()		bfin_read16(DMA9_CURR_X_COUNT)
#define bfin_write_DMA9_CURR_X_COUNT(val)	bfin_write16(DMA9_CURR_X_COUNT, val)
#define bfin_read_DMA9_CURR_Y_COUNT()		bfin_read16(DMA9_CURR_Y_COUNT)
#define bfin_write_DMA9_CURR_Y_COUNT(val)	bfin_write16(DMA9_CURR_Y_COUNT, val)

/* DMA Channel 10 Registers */

#define bfin_read_DMA10_NEXT_DESC_PTR() 	bfin_read32(DMA10_NEXT_DESC_PTR)
#define bfin_write_DMA10_NEXT_DESC_PTR(val) 	bfin_write32(DMA10_NEXT_DESC_PTR, val)
#define bfin_read_DMA10_START_ADDR() 		bfin_read32(DMA10_START_ADDR)
#define bfin_write_DMA10_START_ADDR(val) 	bfin_write32(DMA10_START_ADDR, val)
#define bfin_read_DMA10_CONFIG()		bfin_read16(DMA10_CONFIG)
#define bfin_write_DMA10_CONFIG(val)		bfin_write16(DMA10_CONFIG, val)
#define bfin_read_DMA10_X_COUNT()		bfin_read16(DMA10_X_COUNT)
#define bfin_write_DMA10_X_COUNT(val)		bfin_write16(DMA10_X_COUNT, val)
#define bfin_read_DMA10_X_MODIFY()		bfin_read16(DMA10_X_MODIFY)
#define bfin_write_DMA10_X_MODIFY(val) 		bfin_write16(DMA10_X_MODIFY, val)
#define bfin_read_DMA10_Y_COUNT()		bfin_read16(DMA10_Y_COUNT)
#define bfin_write_DMA10_Y_COUNT(val)		bfin_write16(DMA10_Y_COUNT, val)
#define bfin_read_DMA10_Y_MODIFY()		bfin_read16(DMA10_Y_MODIFY)
#define bfin_write_DMA10_Y_MODIFY(val) 		bfin_write16(DMA10_Y_MODIFY, val)
#define bfin_read_DMA10_CURR_DESC_PTR() 	bfin_read32(DMA10_CURR_DESC_PTR)
#define bfin_write_DMA10_CURR_DESC_PTR(val) 	bfin_write32(DMA10_CURR_DESC_PTR, val)
#define bfin_read_DMA10_CURR_ADDR() 		bfin_read32(DMA10_CURR_ADDR)
#define bfin_write_DMA10_CURR_ADDR(val) 	bfin_write32(DMA10_CURR_ADDR, val)
#define bfin_read_DMA10_IRQ_STATUS()		bfin_read16(DMA10_IRQ_STATUS)
#define bfin_write_DMA10_IRQ_STATUS(val)	bfin_write16(DMA10_IRQ_STATUS, val)
#define bfin_read_DMA10_PERIPHERAL_MAP()	bfin_read16(DMA10_PERIPHERAL_MAP)
#define bfin_write_DMA10_PERIPHERAL_MAP(val)	bfin_write16(DMA10_PERIPHERAL_MAP, val)
#define bfin_read_DMA10_CURR_X_COUNT()		bfin_read16(DMA10_CURR_X_COUNT)
#define bfin_write_DMA10_CURR_X_COUNT(val)	bfin_write16(DMA10_CURR_X_COUNT, val)
#define bfin_read_DMA10_CURR_Y_COUNT()		bfin_read16(DMA10_CURR_Y_COUNT)
#define bfin_write_DMA10_CURR_Y_COUNT(val)	bfin_write16(DMA10_CURR_Y_COUNT, val)

/* DMA Channel 11 Registers */

#define bfin_read_DMA11_NEXT_DESC_PTR() 	bfin_read32(DMA11_NEXT_DESC_PTR)
#define bfin_write_DMA11_NEXT_DESC_PTR(val) 	bfin_write32(DMA11_NEXT_DESC_PTR, val)
#define bfin_read_DMA11_START_ADDR() 		bfin_read32(DMA11_START_ADDR)
#define bfin_write_DMA11_START_ADDR(val) 	bfin_write32(DMA11_START_ADDR, val)
#define bfin_read_DMA11_CONFIG()		bfin_read16(DMA11_CONFIG)
#define bfin_write_DMA11_CONFIG(val)		bfin_write16(DMA11_CONFIG, val)
#define bfin_read_DMA11_X_COUNT()		bfin_read16(DMA11_X_COUNT)
#define bfin_write_DMA11_X_COUNT(val)		bfin_write16(DMA11_X_COUNT, val)
#define bfin_read_DMA11_X_MODIFY()		bfin_read16(DMA11_X_MODIFY)
#define bfin_write_DMA11_X_MODIFY(val) 		bfin_write16(DMA11_X_MODIFY, val)
#define bfin_read_DMA11_Y_COUNT()		bfin_read16(DMA11_Y_COUNT)
#define bfin_write_DMA11_Y_COUNT(val)		bfin_write16(DMA11_Y_COUNT, val)
#define bfin_read_DMA11_Y_MODIFY()		bfin_read16(DMA11_Y_MODIFY)
#define bfin_write_DMA11_Y_MODIFY(val) 		bfin_write16(DMA11_Y_MODIFY, val)
#define bfin_read_DMA11_CURR_DESC_PTR() 	bfin_read32(DMA11_CURR_DESC_PTR)
#define bfin_write_DMA11_CURR_DESC_PTR(val) 	bfin_write32(DMA11_CURR_DESC_PTR, val)
#define bfin_read_DMA11_CURR_ADDR() 		bfin_read32(DMA11_CURR_ADDR)
#define bfin_write_DMA11_CURR_ADDR(val) 	bfin_write32(DMA11_CURR_ADDR, val)
#define bfin_read_DMA11_IRQ_STATUS()		bfin_read16(DMA11_IRQ_STATUS)
#define bfin_write_DMA11_IRQ_STATUS(val)	bfin_write16(DMA11_IRQ_STATUS, val)
#define bfin_read_DMA11_PERIPHERAL_MAP()	bfin_read16(DMA11_PERIPHERAL_MAP)
#define bfin_write_DMA11_PERIPHERAL_MAP(val)	bfin_write16(DMA11_PERIPHERAL_MAP, val)
#define bfin_read_DMA11_CURR_X_COUNT()		bfin_read16(DMA11_CURR_X_COUNT)
#define bfin_write_DMA11_CURR_X_COUNT(val)	bfin_write16(DMA11_CURR_X_COUNT, val)
#define bfin_read_DMA11_CURR_Y_COUNT()		bfin_read16(DMA11_CURR_Y_COUNT)
#define bfin_write_DMA11_CURR_Y_COUNT(val)	bfin_write16(DMA11_CURR_Y_COUNT, val)

/* MDMA Stream 0 Registers */

#define bfin_read_MDMA_D0_NEXT_DESC_PTR() 	bfin_read32(MDMA_D0_NEXT_DESC_PTR)
#define bfin_write_MDMA_D0_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_D0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D0_START_ADDR() 		bfin_read32(MDMA_D0_START_ADDR)
#define bfin_write_MDMA_D0_START_ADDR(val) 	bfin_write32(MDMA_D0_START_ADDR, val)
#define bfin_read_MDMA_D0_CONFIG()		bfin_read16(MDMA_D0_CONFIG)
#define bfin_write_MDMA_D0_CONFIG(val)		bfin_write16(MDMA_D0_CONFIG, val)
#define bfin_read_MDMA_D0_X_COUNT()		bfin_read16(MDMA_D0_X_COUNT)
#define bfin_write_MDMA_D0_X_COUNT(val)		bfin_write16(MDMA_D0_X_COUNT, val)
#define bfin_read_MDMA_D0_X_MODIFY()		bfin_read16(MDMA_D0_X_MODIFY)
#define bfin_write_MDMA_D0_X_MODIFY(val) 	bfin_write16(MDMA_D0_X_MODIFY, val)
#define bfin_read_MDMA_D0_Y_COUNT()		bfin_read16(MDMA_D0_Y_COUNT)
#define bfin_write_MDMA_D0_Y_COUNT(val)		bfin_write16(MDMA_D0_Y_COUNT, val)
#define bfin_read_MDMA_D0_Y_MODIFY()		bfin_read16(MDMA_D0_Y_MODIFY)
#define bfin_write_MDMA_D0_Y_MODIFY(val) 	bfin_write16(MDMA_D0_Y_MODIFY, val)
#define bfin_read_MDMA_D0_CURR_DESC_PTR() 	bfin_read32(MDMA_D0_CURR_DESC_PTR)
#define bfin_write_MDMA_D0_CURR_DESC_PTR(val) 	bfin_write32(MDMA_D0_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D0_CURR_ADDR() 		bfin_read32(MDMA_D0_CURR_ADDR)
#define bfin_write_MDMA_D0_CURR_ADDR(val) 	bfin_write32(MDMA_D0_CURR_ADDR, val)
#define bfin_read_MDMA_D0_IRQ_STATUS()		bfin_read16(MDMA_D0_IRQ_STATUS)
#define bfin_write_MDMA_D0_IRQ_STATUS(val)	bfin_write16(MDMA_D0_IRQ_STATUS, val)
#define bfin_read_MDMA_D0_PERIPHERAL_MAP()	bfin_read16(MDMA_D0_PERIPHERAL_MAP)
#define bfin_write_MDMA_D0_PERIPHERAL_MAP(val)	bfin_write16(MDMA_D0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D0_CURR_X_COUNT()	bfin_read16(MDMA_D0_CURR_X_COUNT)
#define bfin_write_MDMA_D0_CURR_X_COUNT(val)	bfin_write16(MDMA_D0_CURR_X_COUNT, val)
#define bfin_read_MDMA_D0_CURR_Y_COUNT()	bfin_read16(MDMA_D0_CURR_Y_COUNT)
#define bfin_write_MDMA_D0_CURR_Y_COUNT(val)	bfin_write16(MDMA_D0_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S0_NEXT_DESC_PTR() 	bfin_read32(MDMA_S0_NEXT_DESC_PTR)
#define bfin_write_MDMA_S0_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_S0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S0_START_ADDR() 		bfin_read32(MDMA_S0_START_ADDR)
#define bfin_write_MDMA_S0_START_ADDR(val) 	bfin_write32(MDMA_S0_START_ADDR, val)
#define bfin_read_MDMA_S0_CONFIG()		bfin_read16(MDMA_S0_CONFIG)
#define bfin_write_MDMA_S0_CONFIG(val)		bfin_write16(MDMA_S0_CONFIG, val)
#define bfin_read_MDMA_S0_X_COUNT()		bfin_read16(MDMA_S0_X_COUNT)
#define bfin_write_MDMA_S0_X_COUNT(val)		bfin_write16(MDMA_S0_X_COUNT, val)
#define bfin_read_MDMA_S0_X_MODIFY()		bfin_read16(MDMA_S0_X_MODIFY)
#define bfin_write_MDMA_S0_X_MODIFY(val) 	bfin_write16(MDMA_S0_X_MODIFY, val)
#define bfin_read_MDMA_S0_Y_COUNT()		bfin_read16(MDMA_S0_Y_COUNT)
#define bfin_write_MDMA_S0_Y_COUNT(val)		bfin_write16(MDMA_S0_Y_COUNT, val)
#define bfin_read_MDMA_S0_Y_MODIFY()		bfin_read16(MDMA_S0_Y_MODIFY)
#define bfin_write_MDMA_S0_Y_MODIFY(val) 	bfin_write16(MDMA_S0_Y_MODIFY, val)
#define bfin_read_MDMA_S0_CURR_DESC_PTR() 	bfin_read32(MDMA_S0_CURR_DESC_PTR)
#define bfin_write_MDMA_S0_CURR_DESC_PTR(val) 	bfin_write32(MDMA_S0_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S0_CURR_ADDR() 		bfin_read32(MDMA_S0_CURR_ADDR)
#define bfin_write_MDMA_S0_CURR_ADDR(val) 	bfin_write32(MDMA_S0_CURR_ADDR, val)
#define bfin_read_MDMA_S0_IRQ_STATUS()		bfin_read16(MDMA_S0_IRQ_STATUS)
#define bfin_write_MDMA_S0_IRQ_STATUS(val)	bfin_write16(MDMA_S0_IRQ_STATUS, val)
#define bfin_read_MDMA_S0_PERIPHERAL_MAP()	bfin_read16(MDMA_S0_PERIPHERAL_MAP)
#define bfin_write_MDMA_S0_PERIPHERAL_MAP(val)	bfin_write16(MDMA_S0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S0_CURR_X_COUNT()	bfin_read16(MDMA_S0_CURR_X_COUNT)
#define bfin_write_MDMA_S0_CURR_X_COUNT(val)	bfin_write16(MDMA_S0_CURR_X_COUNT, val)
#define bfin_read_MDMA_S0_CURR_Y_COUNT()	bfin_read16(MDMA_S0_CURR_Y_COUNT)
#define bfin_write_MDMA_S0_CURR_Y_COUNT(val)	bfin_write16(MDMA_S0_CURR_Y_COUNT, val)

/* MDMA Stream 1 Registers */

#define bfin_read_MDMA_D1_NEXT_DESC_PTR() 	bfin_read32(MDMA_D1_NEXT_DESC_PTR)
#define bfin_write_MDMA_D1_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_D1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D1_START_ADDR() 		bfin_read32(MDMA_D1_START_ADDR)
#define bfin_write_MDMA_D1_START_ADDR(val) 	bfin_write32(MDMA_D1_START_ADDR, val)
#define bfin_read_MDMA_D1_CONFIG()		bfin_read16(MDMA_D1_CONFIG)
#define bfin_write_MDMA_D1_CONFIG(val)		bfin_write16(MDMA_D1_CONFIG, val)
#define bfin_read_MDMA_D1_X_COUNT()		bfin_read16(MDMA_D1_X_COUNT)
#define bfin_write_MDMA_D1_X_COUNT(val)		bfin_write16(MDMA_D1_X_COUNT, val)
#define bfin_read_MDMA_D1_X_MODIFY()		bfin_read16(MDMA_D1_X_MODIFY)
#define bfin_write_MDMA_D1_X_MODIFY(val) 	bfin_write16(MDMA_D1_X_MODIFY, val)
#define bfin_read_MDMA_D1_Y_COUNT()		bfin_read16(MDMA_D1_Y_COUNT)
#define bfin_write_MDMA_D1_Y_COUNT(val)		bfin_write16(MDMA_D1_Y_COUNT, val)
#define bfin_read_MDMA_D1_Y_MODIFY()		bfin_read16(MDMA_D1_Y_MODIFY)
#define bfin_write_MDMA_D1_Y_MODIFY(val) 	bfin_write16(MDMA_D1_Y_MODIFY, val)
#define bfin_read_MDMA_D1_CURR_DESC_PTR() 	bfin_read32(MDMA_D1_CURR_DESC_PTR)
#define bfin_write_MDMA_D1_CURR_DESC_PTR(val) 	bfin_write32(MDMA_D1_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D1_CURR_ADDR() 		bfin_read32(MDMA_D1_CURR_ADDR)
#define bfin_write_MDMA_D1_CURR_ADDR(val) 	bfin_write32(MDMA_D1_CURR_ADDR, val)
#define bfin_read_MDMA_D1_IRQ_STATUS()		bfin_read16(MDMA_D1_IRQ_STATUS)
#define bfin_write_MDMA_D1_IRQ_STATUS(val)	bfin_write16(MDMA_D1_IRQ_STATUS, val)
#define bfin_read_MDMA_D1_PERIPHERAL_MAP()	bfin_read16(MDMA_D1_PERIPHERAL_MAP)
#define bfin_write_MDMA_D1_PERIPHERAL_MAP(val)	bfin_write16(MDMA_D1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D1_CURR_X_COUNT()	bfin_read16(MDMA_D1_CURR_X_COUNT)
#define bfin_write_MDMA_D1_CURR_X_COUNT(val)	bfin_write16(MDMA_D1_CURR_X_COUNT, val)
#define bfin_read_MDMA_D1_CURR_Y_COUNT()	bfin_read16(MDMA_D1_CURR_Y_COUNT)
#define bfin_write_MDMA_D1_CURR_Y_COUNT(val)	bfin_write16(MDMA_D1_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S1_NEXT_DESC_PTR() 	bfin_read32(MDMA_S1_NEXT_DESC_PTR)
#define bfin_write_MDMA_S1_NEXT_DESC_PTR(val) 	bfin_write32(MDMA_S1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S1_START_ADDR() 		bfin_read32(MDMA_S1_START_ADDR)
#define bfin_write_MDMA_S1_START_ADDR(val) 	bfin_write32(MDMA_S1_START_ADDR, val)
#define bfin_read_MDMA_S1_CONFIG()		bfin_read16(MDMA_S1_CONFIG)
#define bfin_write_MDMA_S1_CONFIG(val)		bfin_write16(MDMA_S1_CONFIG, val)
#define bfin_read_MDMA_S1_X_COUNT()		bfin_read16(MDMA_S1_X_COUNT)
#define bfin_write_MDMA_S1_X_COUNT(val)		bfin_write16(MDMA_S1_X_COUNT, val)
#define bfin_read_MDMA_S1_X_MODIFY()		bfin_read16(MDMA_S1_X_MODIFY)
#define bfin_write_MDMA_S1_X_MODIFY(val) 	bfin_write16(MDMA_S1_X_MODIFY, val)
#define bfin_read_MDMA_S1_Y_COUNT()		bfin_read16(MDMA_S1_Y_COUNT)
#define bfin_write_MDMA_S1_Y_COUNT(val)		bfin_write16(MDMA_S1_Y_COUNT, val)
#define bfin_read_MDMA_S1_Y_MODIFY()		bfin_read16(MDMA_S1_Y_MODIFY)
#define bfin_write_MDMA_S1_Y_MODIFY(val) 	bfin_write16(MDMA_S1_Y_MODIFY, val)
#define bfin_read_MDMA_S1_CURR_DESC_PTR() 	bfin_read32(MDMA_S1_CURR_DESC_PTR)
#define bfin_write_MDMA_S1_CURR_DESC_PTR(val) 	bfin_write32(MDMA_S1_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S1_CURR_ADDR() 		bfin_read32(MDMA_S1_CURR_ADDR)
#define bfin_write_MDMA_S1_CURR_ADDR(val) 	bfin_write32(MDMA_S1_CURR_ADDR, val)
#define bfin_read_MDMA_S1_IRQ_STATUS()		bfin_read16(MDMA_S1_IRQ_STATUS)
#define bfin_write_MDMA_S1_IRQ_STATUS(val)	bfin_write16(MDMA_S1_IRQ_STATUS, val)
#define bfin_read_MDMA_S1_PERIPHERAL_MAP()	bfin_read16(MDMA_S1_PERIPHERAL_MAP)
#define bfin_write_MDMA_S1_PERIPHERAL_MAP(val)	bfin_write16(MDMA_S1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S1_CURR_X_COUNT()	bfin_read16(MDMA_S1_CURR_X_COUNT)
#define bfin_write_MDMA_S1_CURR_X_COUNT(val)	bfin_write16(MDMA_S1_CURR_X_COUNT, val)
#define bfin_read_MDMA_S1_CURR_Y_COUNT()	bfin_read16(MDMA_S1_CURR_Y_COUNT)
#define bfin_write_MDMA_S1_CURR_Y_COUNT(val)	bfin_write16(MDMA_S1_CURR_Y_COUNT, val)

/* EPPI1 Registers */

#define bfin_read_EPPI1_STATUS()		bfin_read16(EPPI1_STATUS)
#define bfin_write_EPPI1_STATUS(val)		bfin_write16(EPPI1_STATUS, val)
#define bfin_read_EPPI1_HCOUNT()		bfin_read16(EPPI1_HCOUNT)
#define bfin_write_EPPI1_HCOUNT(val)		bfin_write16(EPPI1_HCOUNT, val)
#define bfin_read_EPPI1_HDELAY()		bfin_read16(EPPI1_HDELAY)
#define bfin_write_EPPI1_HDELAY(val)		bfin_write16(EPPI1_HDELAY, val)
#define bfin_read_EPPI1_VCOUNT()		bfin_read16(EPPI1_VCOUNT)
#define bfin_write_EPPI1_VCOUNT(val)		bfin_write16(EPPI1_VCOUNT, val)
#define bfin_read_EPPI1_VDELAY()		bfin_read16(EPPI1_VDELAY)
#define bfin_write_EPPI1_VDELAY(val)		bfin_write16(EPPI1_VDELAY, val)
#define bfin_read_EPPI1_FRAME()			bfin_read16(EPPI1_FRAME)
#define bfin_write_EPPI1_FRAME(val)		bfin_write16(EPPI1_FRAME, val)
#define bfin_read_EPPI1_LINE()			bfin_read16(EPPI1_LINE)
#define bfin_write_EPPI1_LINE(val)		bfin_write16(EPPI1_LINE, val)
#define bfin_read_EPPI1_CLKDIV()		bfin_read16(EPPI1_CLKDIV)
#define bfin_write_EPPI1_CLKDIV(val)		bfin_write16(EPPI1_CLKDIV, val)
#define bfin_read_EPPI1_CONTROL()		bfin_read32(EPPI1_CONTROL)
#define bfin_write_EPPI1_CONTROL(val)		bfin_write32(EPPI1_CONTROL, val)
#define bfin_read_EPPI1_FS1W_HBL()		bfin_read32(EPPI1_FS1W_HBL)
#define bfin_write_EPPI1_FS1W_HBL(val)		bfin_write32(EPPI1_FS1W_HBL, val)
#define bfin_read_EPPI1_FS1P_AVPL()		bfin_read32(EPPI1_FS1P_AVPL)
#define bfin_write_EPPI1_FS1P_AVPL(val)		bfin_write32(EPPI1_FS1P_AVPL, val)
#define bfin_read_EPPI1_FS2W_LVB()		bfin_read32(EPPI1_FS2W_LVB)
#define bfin_write_EPPI1_FS2W_LVB(val)		bfin_write32(EPPI1_FS2W_LVB, val)
#define bfin_read_EPPI1_FS2P_LAVF()		bfin_read32(EPPI1_FS2P_LAVF)
#define bfin_write_EPPI1_FS2P_LAVF(val)		bfin_write32(EPPI1_FS2P_LAVF, val)
#define bfin_read_EPPI1_CLIP()			bfin_read32(EPPI1_CLIP)
#define bfin_write_EPPI1_CLIP(val)		bfin_write32(EPPI1_CLIP, val)

/* Port Interrubfin_read_()t 0 Registers (32-bit) */

#define bfin_read_PINT0_MASK_SET()		bfin_read32(PINT0_MASK_SET)
#define bfin_write_PINT0_MASK_SET(val)		bfin_write32(PINT0_MASK_SET, val)
#define bfin_read_PINT0_MASK_CLEAR()		bfin_read32(PINT0_MASK_CLEAR)
#define bfin_write_PINT0_MASK_CLEAR(val)	bfin_write32(PINT0_MASK_CLEAR, val)
#define bfin_read_PINT0_REQUEST()		bfin_read32(PINT0_REQUEST)
#define bfin_write_PINT0_REQUEST(val)		bfin_write32(PINT0_REQUEST, val)
#define bfin_read_PINT0_ASSIGN()		bfin_read32(PINT0_ASSIGN)
#define bfin_write_PINT0_ASSIGN(val)		bfin_write32(PINT0_ASSIGN, val)
#define bfin_read_PINT0_EDGE_SET()		bfin_read32(PINT0_EDGE_SET)
#define bfin_write_PINT0_EDGE_SET(val)		bfin_write32(PINT0_EDGE_SET, val)
#define bfin_read_PINT0_EDGE_CLEAR()		bfin_read32(PINT0_EDGE_CLEAR)
#define bfin_write_PINT0_EDGE_CLEAR(val)	bfin_write32(PINT0_EDGE_CLEAR, val)
#define bfin_read_PINT0_INVERT_SET()		bfin_read32(PINT0_INVERT_SET)
#define bfin_write_PINT0_INVERT_SET(val)	bfin_write32(PINT0_INVERT_SET, val)
#define bfin_read_PINT0_INVERT_CLEAR()		bfin_read32(PINT0_INVERT_CLEAR)
#define bfin_write_PINT0_INVERT_CLEAR(val)	bfin_write32(PINT0_INVERT_CLEAR, val)
#define bfin_read_PINT0_PINSTATE()		bfin_read32(PINT0_PINSTATE)
#define bfin_write_PINT0_PINSTATE(val)		bfin_write32(PINT0_PINSTATE, val)
#define bfin_read_PINT0_LATCH()			bfin_read32(PINT0_LATCH)
#define bfin_write_PINT0_LATCH(val)		bfin_write32(PINT0_LATCH, val)

/* Port Interrubfin_read_()t 1 Registers (32-bit) */

#define bfin_read_PINT1_MASK_SET()		bfin_read32(PINT1_MASK_SET)
#define bfin_write_PINT1_MASK_SET(val)		bfin_write32(PINT1_MASK_SET, val)
#define bfin_read_PINT1_MASK_CLEAR()		bfin_read32(PINT1_MASK_CLEAR)
#define bfin_write_PINT1_MASK_CLEAR(val)	bfin_write32(PINT1_MASK_CLEAR, val)
#define bfin_read_PINT1_REQUEST()		bfin_read32(PINT1_REQUEST)
#define bfin_write_PINT1_REQUEST(val)		bfin_write32(PINT1_REQUEST, val)
#define bfin_read_PINT1_ASSIGN()		bfin_read32(PINT1_ASSIGN)
#define bfin_write_PINT1_ASSIGN(val)		bfin_write32(PINT1_ASSIGN, val)
#define bfin_read_PINT1_EDGE_SET()		bfin_read32(PINT1_EDGE_SET)
#define bfin_write_PINT1_EDGE_SET(val)		bfin_write32(PINT1_EDGE_SET, val)
#define bfin_read_PINT1_EDGE_CLEAR()		bfin_read32(PINT1_EDGE_CLEAR)
#define bfin_write_PINT1_EDGE_CLEAR(val)	bfin_write32(PINT1_EDGE_CLEAR, val)
#define bfin_read_PINT1_INVERT_SET()		bfin_read32(PINT1_INVERT_SET)
#define bfin_write_PINT1_INVERT_SET(val)	bfin_write32(PINT1_INVERT_SET, val)
#define bfin_read_PINT1_INVERT_CLEAR()		bfin_read32(PINT1_INVERT_CLEAR)
#define bfin_write_PINT1_INVERT_CLEAR(val)	bfin_write32(PINT1_INVERT_CLEAR, val)
#define bfin_read_PINT1_PINSTATE()		bfin_read32(PINT1_PINSTATE)
#define bfin_write_PINT1_PINSTATE(val)		bfin_write32(PINT1_PINSTATE, val)
#define bfin_read_PINT1_LATCH()			bfin_read32(PINT1_LATCH)
#define bfin_write_PINT1_LATCH(val)		bfin_write32(PINT1_LATCH, val)

/* Port Interrubfin_read_()t 2 Registers (32-bit) */

#define bfin_read_PINT2_MASK_SET()		bfin_read32(PINT2_MASK_SET)
#define bfin_write_PINT2_MASK_SET(val)		bfin_write32(PINT2_MASK_SET, val)
#define bfin_read_PINT2_MASK_CLEAR()		bfin_read32(PINT2_MASK_CLEAR)
#define bfin_write_PINT2_MASK_CLEAR(val)	bfin_write32(PINT2_MASK_CLEAR, val)
#define bfin_read_PINT2_REQUEST()		bfin_read32(PINT2_REQUEST)
#define bfin_write_PINT2_REQUEST(val)		bfin_write32(PINT2_REQUEST, val)
#define bfin_read_PINT2_ASSIGN()		bfin_read32(PINT2_ASSIGN)
#define bfin_write_PINT2_ASSIGN(val)		bfin_write32(PINT2_ASSIGN, val)
#define bfin_read_PINT2_EDGE_SET()		bfin_read32(PINT2_EDGE_SET)
#define bfin_write_PINT2_EDGE_SET(val)		bfin_write32(PINT2_EDGE_SET, val)
#define bfin_read_PINT2_EDGE_CLEAR()		bfin_read32(PINT2_EDGE_CLEAR)
#define bfin_write_PINT2_EDGE_CLEAR(val)	bfin_write32(PINT2_EDGE_CLEAR, val)
#define bfin_read_PINT2_INVERT_SET()		bfin_read32(PINT2_INVERT_SET)
#define bfin_write_PINT2_INVERT_SET(val)	bfin_write32(PINT2_INVERT_SET, val)
#define bfin_read_PINT2_INVERT_CLEAR()		bfin_read32(PINT2_INVERT_CLEAR)
#define bfin_write_PINT2_INVERT_CLEAR(val)	bfin_write32(PINT2_INVERT_CLEAR, val)
#define bfin_read_PINT2_PINSTATE()		bfin_read32(PINT2_PINSTATE)
#define bfin_write_PINT2_PINSTATE(val)		bfin_write32(PINT2_PINSTATE, val)
#define bfin_read_PINT2_LATCH()			bfin_read32(PINT2_LATCH)
#define bfin_write_PINT2_LATCH(val)		bfin_write32(PINT2_LATCH, val)

/* Port Interrubfin_read_()t 3 Registers (32-bit) */

#define bfin_read_PINT3_MASK_SET()		bfin_read32(PINT3_MASK_SET)
#define bfin_write_PINT3_MASK_SET(val)		bfin_write32(PINT3_MASK_SET, val)
#define bfin_read_PINT3_MASK_CLEAR()		bfin_read32(PINT3_MASK_CLEAR)
#define bfin_write_PINT3_MASK_CLEAR(val)	bfin_write32(PINT3_MASK_CLEAR, val)
#define bfin_read_PINT3_REQUEST()		bfin_read32(PINT3_REQUEST)
#define bfin_write_PINT3_REQUEST(val)		bfin_write32(PINT3_REQUEST, val)
#define bfin_read_PINT3_ASSIGN()		bfin_read32(PINT3_ASSIGN)
#define bfin_write_PINT3_ASSIGN(val)		bfin_write32(PINT3_ASSIGN, val)
#define bfin_read_PINT3_EDGE_SET()		bfin_read32(PINT3_EDGE_SET)
#define bfin_write_PINT3_EDGE_SET(val)		bfin_write32(PINT3_EDGE_SET, val)
#define bfin_read_PINT3_EDGE_CLEAR()		bfin_read32(PINT3_EDGE_CLEAR)
#define bfin_write_PINT3_EDGE_CLEAR(val)	bfin_write32(PINT3_EDGE_CLEAR, val)
#define bfin_read_PINT3_INVERT_SET()		bfin_read32(PINT3_INVERT_SET)
#define bfin_write_PINT3_INVERT_SET(val)	bfin_write32(PINT3_INVERT_SET, val)
#define bfin_read_PINT3_INVERT_CLEAR()		bfin_read32(PINT3_INVERT_CLEAR)
#define bfin_write_PINT3_INVERT_CLEAR(val)	bfin_write32(PINT3_INVERT_CLEAR, val)
#define bfin_read_PINT3_PINSTATE()		bfin_read32(PINT3_PINSTATE)
#define bfin_write_PINT3_PINSTATE(val)		bfin_write32(PINT3_PINSTATE, val)
#define bfin_read_PINT3_LATCH()			bfin_read32(PINT3_LATCH)
#define bfin_write_PINT3_LATCH(val)		bfin_write32(PINT3_LATCH, val)

/* Port A Registers */

#define bfin_read_PORTA_FER()		bfin_read16(PORTA_FER)
#define bfin_write_PORTA_FER(val)	bfin_write16(PORTA_FER, val)
#define bfin_read_PORTA()		bfin_read16(PORTA)
#define bfin_write_PORTA(val)		bfin_write16(PORTA, val)
#define bfin_read_PORTA_SET()		bfin_read16(PORTA_SET)
#define bfin_write_PORTA_SET(val)	bfin_write16(PORTA_SET, val)
#define bfin_read_PORTA_CLEAR()		bfin_read16(PORTA_CLEAR)
#define bfin_write_PORTA_CLEAR(val)	bfin_write16(PORTA_CLEAR, val)
#define bfin_read_PORTA_DIR_SET()	bfin_read16(PORTA_DIR_SET)
#define bfin_write_PORTA_DIR_SET(val)	bfin_write16(PORTA_DIR_SET, val)
#define bfin_read_PORTA_DIR_CLEAR()	bfin_read16(PORTA_DIR_CLEAR)
#define bfin_write_PORTA_DIR_CLEAR(val)	bfin_write16(PORTA_DIR_CLEAR, val)
#define bfin_read_PORTA_INEN()		bfin_read16(PORTA_INEN)
#define bfin_write_PORTA_INEN(val)	bfin_write16(PORTA_INEN, val)
#define bfin_read_PORTA_MUX()		bfin_read32(PORTA_MUX)
#define bfin_write_PORTA_MUX(val)	bfin_write32(PORTA_MUX, val)

/* Port B Registers */

#define bfin_read_PORTB_FER()		bfin_read16(PORTB_FER)
#define bfin_write_PORTB_FER(val)	bfin_write16(PORTB_FER, val)
#define bfin_read_PORTB()		bfin_read16(PORTB)
#define bfin_write_PORTB(val)		bfin_write16(PORTB, val)
#define bfin_read_PORTB_SET()		bfin_read16(PORTB_SET)
#define bfin_write_PORTB_SET(val)	bfin_write16(PORTB_SET, val)
#define bfin_read_PORTB_CLEAR()		bfin_read16(PORTB_CLEAR)
#define bfin_write_PORTB_CLEAR(val)	bfin_write16(PORTB_CLEAR, val)
#define bfin_read_PORTB_DIR_SET()	bfin_read16(PORTB_DIR_SET)
#define bfin_write_PORTB_DIR_SET(val)	bfin_write16(PORTB_DIR_SET, val)
#define bfin_read_PORTB_DIR_CLEAR()	bfin_read16(PORTB_DIR_CLEAR)
#define bfin_write_PORTB_DIR_CLEAR(val)	bfin_write16(PORTB_DIR_CLEAR, val)
#define bfin_read_PORTB_INEN()		bfin_read16(PORTB_INEN)
#define bfin_write_PORTB_INEN(val)	bfin_write16(PORTB_INEN, val)
#define bfin_read_PORTB_MUX()		bfin_read32(PORTB_MUX)
#define bfin_write_PORTB_MUX(val)	bfin_write32(PORTB_MUX, val)

/* Port C Registers */

#define bfin_read_PORTC_FER()		bfin_read16(PORTC_FER)
#define bfin_write_PORTC_FER(val)	bfin_write16(PORTC_FER, val)
#define bfin_read_PORTC()		bfin_read16(PORTC)
#define bfin_write_PORTC(val)		bfin_write16(PORTC, val)
#define bfin_read_PORTC_SET()		bfin_read16(PORTC_SET)
#define bfin_write_PORTC_SET(val)	bfin_write16(PORTC_SET, val)
#define bfin_read_PORTC_CLEAR()		bfin_read16(PORTC_CLEAR)
#define bfin_write_PORTC_CLEAR(val)	bfin_write16(PORTC_CLEAR, val)
#define bfin_read_PORTC_DIR_SET()	bfin_read16(PORTC_DIR_SET)
#define bfin_write_PORTC_DIR_SET(val)	bfin_write16(PORTC_DIR_SET, val)
#define bfin_read_PORTC_DIR_CLEAR()	bfin_read16(PORTC_DIR_CLEAR)
#define bfin_write_PORTC_DIR_CLEAR(val)	bfin_write16(PORTC_DIR_CLEAR, val)
#define bfin_read_PORTC_INEN()		bfin_read16(PORTC_INEN)
#define bfin_write_PORTC_INEN(val)	bfin_write16(PORTC_INEN, val)
#define bfin_read_PORTC_MUX()		bfin_read32(PORTC_MUX)
#define bfin_write_PORTC_MUX(val)	bfin_write32(PORTC_MUX, val)

/* Port D Registers */

#define bfin_read_PORTD_FER()		bfin_read16(PORTD_FER)
#define bfin_write_PORTD_FER(val)	bfin_write16(PORTD_FER, val)
#define bfin_read_PORTD()		bfin_read16(PORTD)
#define bfin_write_PORTD(val)		bfin_write16(PORTD, val)
#define bfin_read_PORTD_SET()		bfin_read16(PORTD_SET)
#define bfin_write_PORTD_SET(val)	bfin_write16(PORTD_SET, val)
#define bfin_read_PORTD_CLEAR()		bfin_read16(PORTD_CLEAR)
#define bfin_write_PORTD_CLEAR(val)	bfin_write16(PORTD_CLEAR, val)
#define bfin_read_PORTD_DIR_SET()	bfin_read16(PORTD_DIR_SET)
#define bfin_write_PORTD_DIR_SET(val)	bfin_write16(PORTD_DIR_SET, val)
#define bfin_read_PORTD_DIR_CLEAR()	bfin_read16(PORTD_DIR_CLEAR)
#define bfin_write_PORTD_DIR_CLEAR(val)	bfin_write16(PORTD_DIR_CLEAR, val)
#define bfin_read_PORTD_INEN()		bfin_read16(PORTD_INEN)
#define bfin_write_PORTD_INEN(val)	bfin_write16(PORTD_INEN, val)
#define bfin_read_PORTD_MUX()		bfin_read32(PORTD_MUX)
#define bfin_write_PORTD_MUX(val)	bfin_write32(PORTD_MUX, val)

/* Port E Registers */

#define bfin_read_PORTE_FER()		bfin_read16(PORTE_FER)
#define bfin_write_PORTE_FER(val)	bfin_write16(PORTE_FER, val)
#define bfin_read_PORTE()		bfin_read16(PORTE)
#define bfin_write_PORTE(val)		bfin_write16(PORTE, val)
#define bfin_read_PORTE_SET()		bfin_read16(PORTE_SET)
#define bfin_write_PORTE_SET(val)	bfin_write16(PORTE_SET, val)
#define bfin_read_PORTE_CLEAR()		bfin_read16(PORTE_CLEAR)
#define bfin_write_PORTE_CLEAR(val)	bfin_write16(PORTE_CLEAR, val)
#define bfin_read_PORTE_DIR_SET()	bfin_read16(PORTE_DIR_SET)
#define bfin_write_PORTE_DIR_SET(val)	bfin_write16(PORTE_DIR_SET, val)
#define bfin_read_PORTE_DIR_CLEAR()	bfin_read16(PORTE_DIR_CLEAR)
#define bfin_write_PORTE_DIR_CLEAR(val)	bfin_write16(PORTE_DIR_CLEAR, val)
#define bfin_read_PORTE_INEN()		bfin_read16(PORTE_INEN)
#define bfin_write_PORTE_INEN(val)	bfin_write16(PORTE_INEN, val)
#define bfin_read_PORTE_MUX()		bfin_read32(PORTE_MUX)
#define bfin_write_PORTE_MUX(val)	bfin_write32(PORTE_MUX, val)

/* Port F Registers */

#define bfin_read_PORTF_FER()		bfin_read16(PORTF_FER)
#define bfin_write_PORTF_FER(val)	bfin_write16(PORTF_FER, val)
#define bfin_read_PORTF()		bfin_read16(PORTF)
#define bfin_write_PORTF(val)		bfin_write16(PORTF, val)
#define bfin_read_PORTF_SET()		bfin_read16(PORTF_SET)
#define bfin_write_PORTF_SET(val)	bfin_write16(PORTF_SET, val)
#define bfin_read_PORTF_CLEAR()		bfin_read16(PORTF_CLEAR)
#define bfin_write_PORTF_CLEAR(val)	bfin_write16(PORTF_CLEAR, val)
#define bfin_read_PORTF_DIR_SET()	bfin_read16(PORTF_DIR_SET)
#define bfin_write_PORTF_DIR_SET(val)	bfin_write16(PORTF_DIR_SET, val)
#define bfin_read_PORTF_DIR_CLEAR()	bfin_read16(PORTF_DIR_CLEAR)
#define bfin_write_PORTF_DIR_CLEAR(val)	bfin_write16(PORTF_DIR_CLEAR, val)
#define bfin_read_PORTF_INEN()		bfin_read16(PORTF_INEN)
#define bfin_write_PORTF_INEN(val)	bfin_write16(PORTF_INEN, val)
#define bfin_read_PORTF_MUX()		bfin_read32(PORTF_MUX)
#define bfin_write_PORTF_MUX(val)	bfin_write32(PORTF_MUX, val)

/* Port G Registers */

#define bfin_read_PORTG_FER()		bfin_read16(PORTG_FER)
#define bfin_write_PORTG_FER(val)	bfin_write16(PORTG_FER, val)
#define bfin_read_PORTG()		bfin_read16(PORTG)
#define bfin_write_PORTG(val)		bfin_write16(PORTG, val)
#define bfin_read_PORTG_SET()		bfin_read16(PORTG_SET)
#define bfin_write_PORTG_SET(val)	bfin_write16(PORTG_SET, val)
#define bfin_read_PORTG_CLEAR()		bfin_read16(PORTG_CLEAR)
#define bfin_write_PORTG_CLEAR(val)	bfin_write16(PORTG_CLEAR, val)
#define bfin_read_PORTG_DIR_SET()	bfin_read16(PORTG_DIR_SET)
#define bfin_write_PORTG_DIR_SET(val)	bfin_write16(PORTG_DIR_SET, val)
#define bfin_read_PORTG_DIR_CLEAR()	bfin_read16(PORTG_DIR_CLEAR)
#define bfin_write_PORTG_DIR_CLEAR(val)	bfin_write16(PORTG_DIR_CLEAR, val)
#define bfin_read_PORTG_INEN()		bfin_read16(PORTG_INEN)
#define bfin_write_PORTG_INEN(val)	bfin_write16(PORTG_INEN, val)
#define bfin_read_PORTG_MUX()		bfin_read32(PORTG_MUX)
#define bfin_write_PORTG_MUX(val)	bfin_write32(PORTG_MUX, val)

/* Port H Registers */

#define bfin_read_PORTH_FER()		bfin_read16(PORTH_FER)
#define bfin_write_PORTH_FER(val)	bfin_write16(PORTH_FER, val)
#define bfin_read_PORTH()		bfin_read16(PORTH)
#define bfin_write_PORTH(val)		bfin_write16(PORTH, val)
#define bfin_read_PORTH_SET()		bfin_read16(PORTH_SET)
#define bfin_write_PORTH_SET(val)	bfin_write16(PORTH_SET, val)
#define bfin_read_PORTH_CLEAR()		bfin_read16(PORTH_CLEAR)
#define bfin_write_PORTH_CLEAR(val)	bfin_write16(PORTH_CLEAR, val)
#define bfin_read_PORTH_DIR_SET()	bfin_read16(PORTH_DIR_SET)
#define bfin_write_PORTH_DIR_SET(val)	bfin_write16(PORTH_DIR_SET, val)
#define bfin_read_PORTH_DIR_CLEAR()	bfin_read16(PORTH_DIR_CLEAR)
#define bfin_write_PORTH_DIR_CLEAR(val)	bfin_write16(PORTH_DIR_CLEAR, val)
#define bfin_read_PORTH_INEN()		bfin_read16(PORTH_INEN)
#define bfin_write_PORTH_INEN(val)	bfin_write16(PORTH_INEN, val)
#define bfin_read_PORTH_MUX()		bfin_read32(PORTH_MUX)
#define bfin_write_PORTH_MUX(val)	bfin_write32(PORTH_MUX, val)

/* Port I Registers */

#define bfin_read_PORTI_FER()		bfin_read16(PORTI_FER)
#define bfin_write_PORTI_FER(val)	bfin_write16(PORTI_FER, val)
#define bfin_read_PORTI()		bfin_read16(PORTI)
#define bfin_write_PORTI(val)		bfin_write16(PORTI, val)
#define bfin_read_PORTI_SET()		bfin_read16(PORTI_SET)
#define bfin_write_PORTI_SET(val)	bfin_write16(PORTI_SET, val)
#define bfin_read_PORTI_CLEAR()		bfin_read16(PORTI_CLEAR)
#define bfin_write_PORTI_CLEAR(val)	bfin_write16(PORTI_CLEAR, val)
#define bfin_read_PORTI_DIR_SET()	bfin_read16(PORTI_DIR_SET)
#define bfin_write_PORTI_DIR_SET(val)	bfin_write16(PORTI_DIR_SET, val)
#define bfin_read_PORTI_DIR_CLEAR()	bfin_read16(PORTI_DIR_CLEAR)
#define bfin_write_PORTI_DIR_CLEAR(val)	bfin_write16(PORTI_DIR_CLEAR, val)
#define bfin_read_PORTI_INEN()		bfin_read16(PORTI_INEN)
#define bfin_write_PORTI_INEN(val)	bfin_write16(PORTI_INEN, val)
#define bfin_read_PORTI_MUX()		bfin_read32(PORTI_MUX)
#define bfin_write_PORTI_MUX(val)	bfin_write32(PORTI_MUX, val)

/* Port J Registers */

#define bfin_read_PORTJ_FER()		bfin_read16(PORTJ_FER)
#define bfin_write_PORTJ_FER(val)	bfin_write16(PORTJ_FER, val)
#define bfin_read_PORTJ()		bfin_read16(PORTJ)
#define bfin_write_PORTJ(val)		bfin_write16(PORTJ, val)
#define bfin_read_PORTJ_SET()		bfin_read16(PORTJ_SET)
#define bfin_write_PORTJ_SET(val)	bfin_write16(PORTJ_SET, val)
#define bfin_read_PORTJ_CLEAR()		bfin_read16(PORTJ_CLEAR)
#define bfin_write_PORTJ_CLEAR(val)	bfin_write16(PORTJ_CLEAR, val)
#define bfin_read_PORTJ_DIR_SET()	bfin_read16(PORTJ_DIR_SET)
#define bfin_write_PORTJ_DIR_SET(val)	bfin_write16(PORTJ_DIR_SET, val)
#define bfin_read_PORTJ_DIR_CLEAR()	bfin_read16(PORTJ_DIR_CLEAR)
#define bfin_write_PORTJ_DIR_CLEAR(val)	bfin_write16(PORTJ_DIR_CLEAR, val)
#define bfin_read_PORTJ_INEN()		bfin_read16(PORTJ_INEN)
#define bfin_write_PORTJ_INEN(val)	bfin_write16(PORTJ_INEN, val)
#define bfin_read_PORTJ_MUX()		bfin_read32(PORTJ_MUX)
#define bfin_write_PORTJ_MUX(val)	bfin_write32(PORTJ_MUX, val)

/* PWM Timer Registers */

#define bfin_read_TIMER0_CONFIG()		bfin_read16(TIMER0_CONFIG)
#define bfin_write_TIMER0_CONFIG(val)		bfin_write16(TIMER0_CONFIG, val)
#define bfin_read_TIMER0_COUNTER()		bfin_read32(TIMER0_COUNTER)
#define bfin_write_TIMER0_COUNTER(val)		bfin_write32(TIMER0_COUNTER, val)
#define bfin_read_TIMER0_PERIOD()		bfin_read32(TIMER0_PERIOD)
#define bfin_write_TIMER0_PERIOD(val)		bfin_write32(TIMER0_PERIOD, val)
#define bfin_read_TIMER0_WIDTH()		bfin_read32(TIMER0_WIDTH)
#define bfin_write_TIMER0_WIDTH(val)		bfin_write32(TIMER0_WIDTH, val)
#define bfin_read_TIMER1_CONFIG()		bfin_read16(TIMER1_CONFIG)
#define bfin_write_TIMER1_CONFIG(val)		bfin_write16(TIMER1_CONFIG, val)
#define bfin_read_TIMER1_COUNTER()		bfin_read32(TIMER1_COUNTER)
#define bfin_write_TIMER1_COUNTER(val)		bfin_write32(TIMER1_COUNTER, val)
#define bfin_read_TIMER1_PERIOD()		bfin_read32(TIMER1_PERIOD)
#define bfin_write_TIMER1_PERIOD(val)		bfin_write32(TIMER1_PERIOD, val)
#define bfin_read_TIMER1_WIDTH()		bfin_read32(TIMER1_WIDTH)
#define bfin_write_TIMER1_WIDTH(val)		bfin_write32(TIMER1_WIDTH, val)
#define bfin_read_TIMER2_CONFIG()		bfin_read16(TIMER2_CONFIG)
#define bfin_write_TIMER2_CONFIG(val)		bfin_write16(TIMER2_CONFIG, val)
#define bfin_read_TIMER2_COUNTER()		bfin_read32(TIMER2_COUNTER)
#define bfin_write_TIMER2_COUNTER(val)		bfin_write32(TIMER2_COUNTER, val)
#define bfin_read_TIMER2_PERIOD()		bfin_read32(TIMER2_PERIOD)
#define bfin_write_TIMER2_PERIOD(val)		bfin_write32(TIMER2_PERIOD, val)
#define bfin_read_TIMER2_WIDTH()		bfin_read32(TIMER2_WIDTH)
#define bfin_write_TIMER2_WIDTH(val)		bfin_write32(TIMER2_WIDTH, val)
#define bfin_read_TIMER3_CONFIG()		bfin_read16(TIMER3_CONFIG)
#define bfin_write_TIMER3_CONFIG(val)		bfin_write16(TIMER3_CONFIG, val)
#define bfin_read_TIMER3_COUNTER()		bfin_read32(TIMER3_COUNTER)
#define bfin_write_TIMER3_COUNTER(val)		bfin_write32(TIMER3_COUNTER, val)
#define bfin_read_TIMER3_PERIOD()		bfin_read32(TIMER3_PERIOD)
#define bfin_write_TIMER3_PERIOD(val)		bfin_write32(TIMER3_PERIOD, val)
#define bfin_read_TIMER3_WIDTH()		bfin_read32(TIMER3_WIDTH)
#define bfin_write_TIMER3_WIDTH(val)		bfin_write32(TIMER3_WIDTH, val)
#define bfin_read_TIMER4_CONFIG()		bfin_read16(TIMER4_CONFIG)
#define bfin_write_TIMER4_CONFIG(val)		bfin_write16(TIMER4_CONFIG, val)
#define bfin_read_TIMER4_COUNTER()		bfin_read32(TIMER4_COUNTER)
#define bfin_write_TIMER4_COUNTER(val)		bfin_write32(TIMER4_COUNTER, val)
#define bfin_read_TIMER4_PERIOD()		bfin_read32(TIMER4_PERIOD)
#define bfin_write_TIMER4_PERIOD(val)		bfin_write32(TIMER4_PERIOD, val)
#define bfin_read_TIMER4_WIDTH()		bfin_read32(TIMER4_WIDTH)
#define bfin_write_TIMER4_WIDTH(val)		bfin_write32(TIMER4_WIDTH, val)
#define bfin_read_TIMER5_CONFIG()		bfin_read16(TIMER5_CONFIG)
#define bfin_write_TIMER5_CONFIG(val)		bfin_write16(TIMER5_CONFIG, val)
#define bfin_read_TIMER5_COUNTER()		bfin_read32(TIMER5_COUNTER)
#define bfin_write_TIMER5_COUNTER(val)		bfin_write32(TIMER5_COUNTER, val)
#define bfin_read_TIMER5_PERIOD()		bfin_read32(TIMER5_PERIOD)
#define bfin_write_TIMER5_PERIOD(val)		bfin_write32(TIMER5_PERIOD, val)
#define bfin_read_TIMER5_WIDTH()		bfin_read32(TIMER5_WIDTH)
#define bfin_write_TIMER5_WIDTH(val)		bfin_write32(TIMER5_WIDTH, val)
#define bfin_read_TIMER6_CONFIG()		bfin_read16(TIMER6_CONFIG)
#define bfin_write_TIMER6_CONFIG(val)		bfin_write16(TIMER6_CONFIG, val)
#define bfin_read_TIMER6_COUNTER()		bfin_read32(TIMER6_COUNTER)
#define bfin_write_TIMER6_COUNTER(val)		bfin_write32(TIMER6_COUNTER, val)
#define bfin_read_TIMER6_PERIOD()		bfin_read32(TIMER6_PERIOD)
#define bfin_write_TIMER6_PERIOD(val)		bfin_write32(TIMER6_PERIOD, val)
#define bfin_read_TIMER6_WIDTH()		bfin_read32(TIMER6_WIDTH)
#define bfin_write_TIMER6_WIDTH(val)		bfin_write32(TIMER6_WIDTH, val)
#define bfin_read_TIMER7_CONFIG()		bfin_read16(TIMER7_CONFIG)
#define bfin_write_TIMER7_CONFIG(val)		bfin_write16(TIMER7_CONFIG, val)
#define bfin_read_TIMER7_COUNTER()		bfin_read32(TIMER7_COUNTER)
#define bfin_write_TIMER7_COUNTER(val)		bfin_write32(TIMER7_COUNTER, val)
#define bfin_read_TIMER7_PERIOD()		bfin_read32(TIMER7_PERIOD)
#define bfin_write_TIMER7_PERIOD(val)		bfin_write32(TIMER7_PERIOD, val)
#define bfin_read_TIMER7_WIDTH()		bfin_read32(TIMER7_WIDTH)
#define bfin_write_TIMER7_WIDTH(val)		bfin_write32(TIMER7_WIDTH, val)

/* Timer Groubfin_read_() of 8 */

#define bfin_read_TIMER_ENABLE0()		bfin_read16(TIMER_ENABLE0)
#define bfin_write_TIMER_ENABLE0(val)		bfin_write16(TIMER_ENABLE0, val)
#define bfin_read_TIMER_DISABLE0()		bfin_read16(TIMER_DISABLE0)
#define bfin_write_TIMER_DISABLE0(val)		bfin_write16(TIMER_DISABLE0, val)
#define bfin_read_TIMER_STATUS0()		bfin_read32(TIMER_STATUS0)
#define bfin_write_TIMER_STATUS0(val)		bfin_write32(TIMER_STATUS0, val)

/* DMAC1 Registers */

#define bfin_read_DMAC1_TCPER()			bfin_read16(DMAC1_TCPER)
#define bfin_write_DMAC1_TCPER(val)		bfin_write16(DMAC1_TCPER, val)
#define bfin_read_DMAC1_TCCNT()			bfin_read16(DMAC1_TCCNT)
#define bfin_write_DMAC1_TCCNT(val)		bfin_write16(DMAC1_TCCNT, val)

/* DMA Channel 12 Registers */

#define bfin_read_DMA12_NEXT_DESC_PTR() 	bfin_read32(DMA12_NEXT_DESC_PTR)
#define bfin_write_DMA12_NEXT_DESC_PTR(val) 	bfin_write32(DMA12_NEXT_DESC_PTR, val)
#define bfin_read_DMA12_START_ADDR() 		bfin_read32(DMA12_START_ADDR)
#define bfin_write_DMA12_START_ADDR(val) 	bfin_write32(DMA12_START_ADDR, val)
#define bfin_read_DMA12_CONFIG()		bfin_read16(DMA12_CONFIG)
#define bfin_write_DMA12_CONFIG(val)		bfin_write16(DMA12_CONFIG, val)
#define bfin_read_DMA12_X_COUNT()		bfin_read16(DMA12_X_COUNT)
#define bfin_write_DMA12_X_COUNT(val)		bfin_write16(DMA12_X_COUNT, val)
#define bfin_read_DMA12_X_MODIFY()		bfin_read16(DMA12_X_MODIFY)
#define bfin_write_DMA12_X_MODIFY(val) 		bfin_write16(DMA12_X_MODIFY, val)
#define bfin_read_DMA12_Y_COUNT()		bfin_read16(DMA12_Y_COUNT)
#define bfin_write_DMA12_Y_COUNT(val)		bfin_write16(DMA12_Y_COUNT, val)
#define bfin_read_DMA12_Y_MODIFY()		bfin_read16(DMA12_Y_MODIFY)
#define bfin_write_DMA12_Y_MODIFY(val) 		bfin_write16(DMA12_Y_MODIFY, val)
#define bfin_read_DMA12_CURR_DESC_PTR() 	bfin_read32(DMA12_CURR_DESC_PTR)
#define bfin_write_DMA12_CURR_DESC_PTR(val) 	bfin_write32(DMA12_CURR_DESC_PTR, val)
#define bfin_read_DMA12_CURR_ADDR() 		bfin_read32(DMA12_CURR_ADDR)
#define bfin_write_DMA12_CURR_ADDR(val) 	bfin_write32(DMA12_CURR_ADDR, val)
#define bfin_read_DMA12_IRQ_STATUS()		bfin_read16(DMA12_IRQ_STATUS)
#define bfin_write_DMA12_IRQ_STATUS(val)	bfin_write16(DMA12_IRQ_STATUS, val)
#define bfin_read_DMA12_PERIPHERAL_MAP()	bfin_read16(DMA12_PERIPHERAL_MAP)
#define bfin_write_DMA12_PERIPHERAL_MAP(val)	bfin_write16(DMA12_PERIPHERAL_MAP, val)
#define bfin_read_DMA12_CURR_X_COUNT()		bfin_read16(DMA12_CURR_X_COUNT)
#define bfin_write_DMA12_CURR_X_COUNT(val)	bfin_write16(DMA12_CURR_X_COUNT, val)
#define bfin_read_DMA12_CURR_Y_COUNT()		bfin_read16(DMA12_CURR_Y_COUNT)
#define bfin_write_DMA12_CURR_Y_COUNT(val)	bfin_write16(DMA12_CURR_Y_COUNT, val)

/* DMA Channel 13 Registers */

#define bfin_read_DMA13_NEXT_DESC_PTR() 	bfin_read32(DMA13_NEXT_DESC_PTR)
#define bfin_write_DMA13_NEXT_DESC_PTR(val) 	bfin_write32(DMA13_NEXT_DESC_PTR, val)
#define bfin_read_DMA13_START_ADDR() 		bfin_read32(DMA13_START_ADDR)
#define bfin_write_DMA13_START_ADDR(val) 	bfin_write32(DMA13_START_ADDR, val)
#define bfin_read_DMA13_CONFIG()		bfin_read16(DMA13_CONFIG)
#define bfin_write_DMA13_CONFIG(val)		bfin_write16(DMA13_CONFIG, val)
#define bfin_read_DMA13_X_COUNT()		bfin_read16(DMA13_X_COUNT)
#define bfin_write_DMA13_X_COUNT(val)		bfin_write16(DMA13_X_COUNT, val)
#define bfin_read_DMA13_X_MODIFY()		bfin_read16(DMA13_X_MODIFY)
#define bfin_write_DMA13_X_MODIFY(val) 		bfin_write16(DMA13_X_MODIFY, val)
#define bfin_read_DMA13_Y_COUNT()		bfin_read16(DMA13_Y_COUNT)
#define bfin_write_DMA13_Y_COUNT(val)		bfin_write16(DMA13_Y_COUNT, val)
#define bfin_read_DMA13_Y_MODIFY()		bfin_read16(DMA13_Y_MODIFY)
#define bfin_write_DMA13_Y_MODIFY(val) 		bfin_write16(DMA13_Y_MODIFY, val)
#define bfin_read_DMA13_CURR_DESC_PTR() 	bfin_read32(DMA13_CURR_DESC_PTR)
#define bfin_write_DMA13_CURR_DESC_PTR(val) 	bfin_write32(DMA13_CURR_DESC_PTR, val)
#define bfin_read_DMA13_CURR_ADDR() 		bfin_read32(DMA13_CURR_ADDR)
#define bfin_write_DMA13_CURR_ADDR(val) 	bfin_write32(DMA13_CURR_ADDR, val)
#define bfin_read_DMA13_IRQ_STATUS()		bfin_read16(DMA13_IRQ_STATUS)
#define bfin_write_DMA13_IRQ_STATUS(val)	bfin_write16(DMA13_IRQ_STATUS, val)
#define bfin_read_DMA13_PERIPHERAL_MAP()	bfin_read16(DMA13_PERIPHERAL_MAP)
#define bfin_write_DMA13_PERIPHERAL_MAP(val)	bfin_write16(DMA13_PERIPHERAL_MAP, val)
#define bfin_read_DMA13_CURR_X_COUNT()		bfin_read16(DMA13_CURR_X_COUNT)
#define bfin_write_DMA13_CURR_X_COUNT(val)	bfin_write16(DMA13_CURR_X_COUNT, val)
#define bfin_read_DMA13_CURR_Y_COUNT()		bfin_read16(DMA13_CURR_Y_COUNT)
#define bfin_write_DMA13_CURR_Y_COUNT(val)	bfin_write16(DMA13_CURR_Y_COUNT, val)

/* DMA Channel 14 Registers */

#define bfin_read_DMA14_NEXT_DESC_PTR() 	bfin_read32(DMA14_NEXT_DESC_PTR)
#define bfin_write_DMA14_NEXT_DESC_PTR(val) 	bfin_write32(DMA14_NEXT_DESC_PTR, val)
#define bfin_read_DMA14_START_ADDR() 		bfin_read32(DMA14_START_ADDR)
#define bfin_write_DMA14_START_ADDR(val) 	bfin_write32(DMA14_START_ADDR, val)
#define bfin_read_DMA14_CONFIG()		bfin_read16(DMA14_CONFIG)
#define bfin_write_DMA14_CONFIG(val)		bfin_write16(DMA14_CONFIG, val)
#define bfin_read_DMA14_X_COUNT()		bfin_read16(DMA14_X_COUNT)
#define bfin_write_DMA14_X_COUNT(val)		bfin_write16(DMA14_X_COUNT, val)
#define bfin_read_DMA14_X_MODIFY()		bfin_read16(DMA14_X_MODIFY)
#define bfin_write_DMA14_X_MODIFY(val) 		bfin_write16(DMA14_X_MODIFY, val)
#define bfin_read_DMA14_Y_COUNT()		bfin_read16(DMA14_Y_COUNT)
#define bfin_write_DMA14_Y_COUNT(val)		bfin_write16(DMA14_Y_COUNT, val)
#define bfin_read_DMA14_Y_MODIFY()		bfin_read16(DMA14_Y_MODIFY)
#define bfin_write_DMA14_Y_MODIFY(val) 		bfin_write16(DMA14_Y_MODIFY, val)
#define bfin_read_DMA14_CURR_DESC_PTR() 	bfin_read32(DMA14_CURR_DESC_PTR)
#define bfin_write_DMA14_CURR_DESC_PTR(val) 	bfin_write32(DMA14_CURR_DESC_PTR, val)
#define bfin_read_DMA14_CURR_ADDR() 		bfin_read32(DMA14_CURR_ADDR)
#define bfin_write_DMA14_CURR_ADDR(val) 	bfin_write32(DMA14_CURR_ADDR, val)
#define bfin_read_DMA14_IRQ_STATUS()		bfin_read16(DMA14_IRQ_STATUS)
#define bfin_write_DMA14_IRQ_STATUS(val)	bfin_write16(DMA14_IRQ_STATUS, val)
#define bfin_read_DMA14_PERIPHERAL_MAP()	bfin_read16(DMA14_PERIPHERAL_MAP)
#define bfin_write_DMA14_PERIPHERAL_MAP(val)	bfin_write16(DMA14_PERIPHERAL_MAP, val)
#define bfin_read_DMA14_CURR_X_COUNT()		bfin_read16(DMA14_CURR_X_COUNT)
#define bfin_write_DMA14_CURR_X_COUNT(val)	bfin_write16(DMA14_CURR_X_COUNT, val)
#define bfin_read_DMA14_CURR_Y_COUNT()		bfin_read16(DMA14_CURR_Y_COUNT)
#define bfin_write_DMA14_CURR_Y_COUNT(val)	bfin_write16(DMA14_CURR_Y_COUNT, val)

/* DMA Channel 15 Registers */

#define bfin_read_DMA15_NEXT_DESC_PTR() 	bfin_read32(DMA15_NEXT_DESC_PTR)
#define bfin_write_DMA15_NEXT_DESC_PTR(val) 	bfin_write32(DMA15_NEXT_DESC_PTR, val)
#define bfin_read_DMA15_START_ADDR() 		bfin_read32(DMA15_START_ADDR)
#define bfin_write_DMA15_START_ADDR(val) 	bfin_write32(DMA15_START_ADDR, val)
#define bfin_read_DMA15_CONFIG()		bfin_read16(DMA15_CONFIG)
#define bfin_write_DMA15_CONFIG(val)		bfin_write16(DMA15_CONFIG, val)
#define bfin_read_DMA15_X_COUNT()		bfin_read16(DMA15_X_COUNT)
#define bfin_write_DMA15_X_COUNT(val)		bfin_write16(DMA15_X_COUNT, val)
#define bfin_read_DMA15_X_MODIFY()		bfin_read16(DMA15_X_MODIFY)
#define bfin_write_DMA15_X_MODIFY(val) 		bfin_write16(DMA15_X_MODIFY, val)
#define bfin_read_DMA15_Y_COUNT()		bfin_read16(DMA15_Y_COUNT)
#define bfin_write_DMA15_Y_COUNT(val)		bfin_write16(DMA15_Y_COUNT, val)
#define bfin_read_DMA15_Y_MODIFY()		bfin_read16(DMA15_Y_MODIFY)
#define bfin_write_DMA15_Y_MODIFY(val) 		bfin_write16(DMA15_Y_MODIFY, val)
#define bfin_read_DMA15_CURR_DESC_PTR() 	bfin_read32(DMA15_CURR_DESC_PTR)
#define bfin_write_DMA15_CURR_DESC_PTR(val) 	bfin_write32(DMA15_CURR_DESC_PTR, val)
#define bfin_read_DMA15_CURR_ADDR() 		bfin_read32(DMA15_CURR_ADDR)
#define bfin_write_DMA15_CURR_ADDR(val) 	bfin_write32(DMA15_CURR_ADDR, val)
#define bfin_read_DMA15_IRQ_STATUS()		bfin_read16(DMA15_IRQ_STATUS)
#define bfin_write_DMA15_IRQ_STATUS(val)	bfin_write16(DMA15_IRQ_STATUS, val)
#define bfin_read_DMA15_PERIPHERAL_MAP()	bfin_read16(DMA15_PERIPHERAL_MAP)
#define bfin_write_DMA15_PERIPHERAL_MAP(val)	bfin_write16(DMA15_PERIPHERAL_MAP, val)
#define bfin_read_DMA15_CURR_X_COUNT()		bfin_read16(DMA15_CURR_X_COUNT)
#define bfin_write_DMA15_CURR_X_COUNT(val)	bfin_write16(DMA15_CURR_X_COUNT, val)
#define bfin_read_DMA15_CURR_Y_COUNT()		bfin_read16(DMA15_CURR_Y_COUNT)
#define bfin_write_DMA15_CURR_Y_COUNT(val)	bfin_write16(DMA15_CURR_Y_COUNT, val)

/* DMA Channel 16 Registers */

#define bfin_read_DMA16_NEXT_DESC_PTR() 	bfin_read32(DMA16_NEXT_DESC_PTR)
#define bfin_write_DMA16_NEXT_DESC_PTR(val) 	bfin_write32(DMA16_NEXT_DESC_PTR, val)
#define bfin_read_DMA16_START_ADDR() 		bfin_read32(DMA16_START_ADDR)
#define bfin_write_DMA16_START_ADDR(val) 	bfin_write32(DMA16_START_ADDR, val)
#define bfin_read_DMA16_CONFIG()		bfin_read16(DMA16_CONFIG)
#define bfin_write_DMA16_CONFIG(val)		bfin_write16(DMA16_CONFIG, val)
#define bfin_read_DMA16_X_COUNT()		bfin_read16(DMA16_X_COUNT)
#define bfin_write_DMA16_X_COUNT(val)		bfin_write16(DMA16_X_COUNT, val)
#define bfin_read_DMA16_X_MODIFY()		bfin_read16(DMA16_X_MODIFY)
#define bfin_write_DMA16_X_MODIFY(val) 		bfin_write16(DMA16_X_MODIFY, val)
#define bfin_read_DMA16_Y_COUNT()		bfin_read16(DMA16_Y_COUNT)
#define bfin_write_DMA16_Y_COUNT(val)		bfin_write16(DMA16_Y_COUNT, val)
#define bfin_read_DMA16_Y_MODIFY()		bfin_read16(DMA16_Y_MODIFY)
#define bfin_write_DMA16_Y_MODIFY(val) 		bfin_write16(DMA16_Y_MODIFY, val)
#define bfin_read_DMA16_CURR_DESC_PTR() 	bfin_read32(DMA16_CURR_DESC_PTR)
#define bfin_write_DMA16_CURR_DESC_PTR(val) 	bfin_write32(DMA16_CURR_DESC_PTR, val)
#define bfin_read_DMA16_CURR_ADDR() 		bfin_read32(DMA16_CURR_ADDR)
#define bfin_write_DMA16_CURR_ADDR(val) 	bfin_write32(DMA16_CURR_ADDR, val)
#define bfin_read_DMA16_IRQ_STATUS()		bfin_read16(DMA16_IRQ_STATUS)
#define bfin_write_DMA16_IRQ_STATUS(val)	bfin_write16(DMA16_IRQ_STATUS, val)
#define bfin_read_DMA16_PERIPHERAL_MAP()	bfin_read16(DMA16_PERIPHERAL_MAP)
#define bfin_write_DMA16_PERIPHERAL_MAP(val)	bfin_write16(DMA16_PERIPHERAL_MAP, val)
#define bfin_read_DMA16_CURR_X_COUNT()		bfin_read16(DMA16_CURR_X_COUNT)
#define bfin_write_DMA16_CURR_X_COUNT(val)	bfin_write16(DMA16_CURR_X_COUNT, val)
#define bfin_read_DMA16_CURR_Y_COUNT()		bfin_read16(DMA16_CURR_Y_COUNT)
#define bfin_write_DMA16_CURR_Y_COUNT(val)	bfin_write16(DMA16_CURR_Y_COUNT, val)

/* DMA Channel 17 Registers */

#define bfin_read_DMA17_NEXT_DESC_PTR() 	bfin_read32(DMA17_NEXT_DESC_PTR)
#define bfin_write_DMA17_NEXT_DESC_PTR(val) 	bfin_write32(DMA17_NEXT_DESC_PTR, val)
#define bfin_read_DMA17_START_ADDR() 		bfin_read32(DMA17_START_ADDR)
#define bfin_write_DMA17_START_ADDR(val) 	bfin_write32(DMA17_START_ADDR, val)
#define bfin_read_DMA17_CONFIG()		bfin_read16(DMA17_CONFIG)
#define bfin_write_DMA17_CONFIG(val)		bfin_write16(DMA17_CONFIG, val)
#define bfin_read_DMA17_X_COUNT()		bfin_read16(DMA17_X_COUNT)
#define bfin_write_DMA17_X_COUNT(val)		bfin_write16(DMA17_X_COUNT, val)
#define bfin_read_DMA17_X_MODIFY()		bfin_read16(DMA17_X_MODIFY)
#define bfin_write_DMA17_X_MODIFY(val) 		bfin_write16(DMA17_X_MODIFY, val)
#define bfin_read_DMA17_Y_COUNT()		bfin_read16(DMA17_Y_COUNT)
#define bfin_write_DMA17_Y_COUNT(val)		bfin_write16(DMA17_Y_COUNT, val)
#define bfin_read_DMA17_Y_MODIFY()		bfin_read16(DMA17_Y_MODIFY)
#define bfin_write_DMA17_Y_MODIFY(val) 		bfin_write16(DMA17_Y_MODIFY, val)
#define bfin_read_DMA17_CURR_DESC_PTR() 	bfin_read32(DMA17_CURR_DESC_PTR)
#define bfin_write_DMA17_CURR_DESC_PTR(val) 	bfin_write32(DMA17_CURR_DESC_PTR, val)
#define bfin_read_DMA17_CURR_ADDR() 		bfin_read32(DMA17_CURR_ADDR)
#define bfin_write_DMA17_CURR_ADDR(val) 	bfin_write32(DMA17_CURR_ADDR, val)
#define bfin_read_DMA17_IRQ_STATUS()		bfin_read16(DMA17_IRQ_STATUS)
#define bfin_write_DMA17_IRQ_STATUS(val)	bfin_write16(DMA17_IRQ_STATUS, val)
#define bfin_read_DMA17_PERIPHERAL_MAP()	bfin_read16(DMA17_PERIPHERAL_MAP)
#define bfin_write_DMA17_PERIPHERAL_MAP(val)	bfin_write16(DMA17_PERIPHERAL_MAP, val)
#define bfin_read_DMA17_CURR_X_COUNT()		bfin_read16(DMA17_CURR_X_COUNT)
#define bfin_write_DMA17_CURR_X_COUNT(val)	bfin_write16(DMA17_CURR_X_COUNT, val)
#define bfin_read_DMA17_CURR_Y_COUNT()		bfin_read16(DMA17_CURR_Y_COUNT)
#define bfin_write_DMA17_CURR_Y_COUNT(val)	bfin_write16(DMA17_CURR_Y_COUNT, val)

/* DMA Channel 18 Registers */

#define bfin_read_DMA18_NEXT_DESC_PTR() 	bfin_read32(DMA18_NEXT_DESC_PTR)
#define bfin_write_DMA18_NEXT_DESC_PTR(val) 	bfin_write32(DMA18_NEXT_DESC_PTR, val)
#define bfin_read_DMA18_START_ADDR() 		bfin_read32(DMA18_START_ADDR)
#define bfin_write_DMA18_START_ADDR(val) 	bfin_write32(DMA18_START_ADDR, val)
#define bfin_read_DMA18_CONFIG()		bfin_read16(DMA18_CONFIG)
#define bfin_write_DMA18_CONFIG(val)		bfin_write16(DMA18_CONFIG, val)
#define bfin_read_DMA18_X_COUNT()		bfin_read16(DMA18_X_COUNT)
#define bfin_write_DMA18_X_COUNT(val)		bfin_write16(DMA18_X_COUNT, val)
#define bfin_read_DMA18_X_MODIFY()		bfin_read16(DMA18_X_MODIFY)
#define bfin_write_DMA18_X_MODIFY(val) 		bfin_write16(DMA18_X_MODIFY, val)
#define bfin_read_DMA18_Y_COUNT()		bfin_read16(DMA18_Y_COUNT)
#define bfin_write_DMA18_Y_COUNT(val)		bfin_write16(DMA18_Y_COUNT, val)
#define bfin_read_DMA18_Y_MODIFY()		bfin_read16(DMA18_Y_MODIFY)
#define bfin_write_DMA18_Y_MODIFY(val) 		bfin_write16(DMA18_Y_MODIFY, val)
#define bfin_read_DMA18_CURR_DESC_PTR() 	bfin_read32(DMA18_CURR_DESC_PTR)
#define bfin_write_DMA18_CURR_DESC_PTR(val) 	bfin_write32(DMA18_CURR_DESC_PTR, val)
#define bfin_read_DMA18_CURR_ADDR() 		bfin_read32(DMA18_CURR_ADDR)
#define bfin_write_DMA18_CURR_ADDR(val) 	bfin_write32(DMA18_CURR_ADDR, val)
#define bfin_read_DMA18_IRQ_STATUS()		bfin_read16(DMA18_IRQ_STATUS)
#define bfin_write_DMA18_IRQ_STATUS(val)	bfin_write16(DMA18_IRQ_STATUS, val)
#define bfin_read_DMA18_PERIPHERAL_MAP()	bfin_read16(DMA18_PERIPHERAL_MAP)
#define bfin_write_DMA18_PERIPHERAL_MAP(val)	bfin_write16(DMA18_PERIPHERAL_MAP, val)
#define bfin_read_DMA18_CURR_X_COUNT()		bfin_read16(DMA18_CURR_X_COUNT)
#define bfin_write_DMA18_CURR_X_COUNT(val)	bfin_write16(DMA18_CURR_X_COUNT, val)
#define bfin_read_DMA18_CURR_Y_COUNT()		bfin_read16(DMA18_CURR_Y_COUNT)
#define bfin_write_DMA18_CURR_Y_COUNT(val)	bfin_write16(DMA18_CURR_Y_COUNT, val)

/* DMA Channel 19 Registers */

#define bfin_read_DMA19_NEXT_DESC_PTR() 	bfin_read32(DMA19_NEXT_DESC_PTR)
#define bfin_write_DMA19_NEXT_DESC_PTR(val) 	bfin_write32(DMA19_NEXT_DESC_PTR, val)
#define bfin_read_DMA19_START_ADDR() 		bfin_read32(DMA19_START_ADDR)
#define bfin_write_DMA19_START_ADDR(val) 	bfin_write32(DMA19_START_ADDR, val)
#define bfin_read_DMA19_CONFIG()		bfin_read16(DMA19_CONFIG)
#define bfin_write_DMA19_CONFIG(val)		bfin_write16(DMA19_CONFIG, val)
#define bfin_read_DMA19_X_COUNT()		bfin_read16(DMA19_X_COUNT)
#define bfin_write_DMA19_X_COUNT(val)		bfin_write16(DMA19_X_COUNT, val)
#define bfin_read_DMA19_X_MODIFY()		bfin_read16(DMA19_X_MODIFY)
#define bfin_write_DMA19_X_MODIFY(val) 		bfin_write16(DMA19_X_MODIFY, val)
#define bfin_read_DMA19_Y_COUNT()		bfin_read16(DMA19_Y_COUNT)
#define bfin_write_DMA19_Y_COUNT(val)		bfin_write16(DMA19_Y_COUNT, val)
#define bfin_read_DMA19_Y_MODIFY()		bfin_read16(DMA19_Y_MODIFY)
#define bfin_write_DMA19_Y_MODIFY(val) 		bfin_write16(DMA19_Y_MODIFY, val)
#define bfin_read_DMA19_CURR_DESC_PTR() 	bfin_read32(DMA19_CURR_DESC_PTR)
#define bfin_write_DMA19_CURR_DESC_PTR(val) 	bfin_write32(DMA19_CURR_DESC_PTR, val)
#define bfin_read_DMA19_CURR_ADDR() 		bfin_read32(DMA19_CURR_ADDR)
#define bfin_write_DMA19_CURR_ADDR(val) 	bfin_write32(DMA19_CURR_ADDR, val)
#define bfin_read_DMA19_IRQ_STATUS()		bfin_read16(DMA19_IRQ_STATUS)
#define bfin_write_DMA19_IRQ_STATUS(val)	bfin_write16(DMA19_IRQ_STATUS, val)
#define bfin_read_DMA19_PERIPHERAL_MAP()	bfin_read16(DMA19_PERIPHERAL_MAP)
#define bfin_write_DMA19_PERIPHERAL_MAP(val)	bfin_write16(DMA19_PERIPHERAL_MAP, val)
#define bfin_read_DMA19_CURR_X_COUNT()		bfin_read16(DMA19_CURR_X_COUNT)
#define bfin_write_DMA19_CURR_X_COUNT(val)	bfin_write16(DMA19_CURR_X_COUNT, val)
#define bfin_read_DMA19_CURR_Y_COUNT()		bfin_read16(DMA19_CURR_Y_COUNT)
#define bfin_write_DMA19_CURR_Y_COUNT(val)	bfin_write16(DMA19_CURR_Y_COUNT, val)

/* DMA Channel 20 Registers */

#define bfin_read_DMA20_NEXT_DESC_PTR() 	bfin_read32(DMA20_NEXT_DESC_PTR)
#define bfin_write_DMA20_NEXT_DESC_PTR(val) 	bfin_write32(DMA20_NEXT_DESC_PTR, val)
#define bfin_read_DMA20_START_ADDR() 		bfin_read32(DMA20_START_ADDR)
#define bfin_write_DMA20_START_ADDR(val) 	bfin_write32(DMA20_START_ADDR, val)
#define bfin_read_DMA20_CONFIG()		bfin_read16(DMA20_CONFIG)
#define bfin_write_DMA20_CONFIG(val)		bfin_write16(DMA20_CONFIG, val)
#define bfin_read_DMA20_X_COUNT()		bfin_read16(DMA20_X_COUNT)
#define bfin_write_DMA20_X_COUNT(val)		bfin_write16(DMA20_X_COUNT, val)
#define bfin_read_DMA20_X_MODIFY()		bfin_read16(DMA20_X_MODIFY)
#define bfin_write_DMA20_X_MODIFY(val) 		bfin_write16(DMA20_X_MODIFY, val)
#define bfin_read_DMA20_Y_COUNT()		bfin_read16(DMA20_Y_COUNT)
#define bfin_write_DMA20_Y_COUNT(val)		bfin_write16(DMA20_Y_COUNT, val)
#define bfin_read_DMA20_Y_MODIFY()		bfin_read16(DMA20_Y_MODIFY)
#define bfin_write_DMA20_Y_MODIFY(val) 		bfin_write16(DMA20_Y_MODIFY, val)
#define bfin_read_DMA20_CURR_DESC_PTR() 	bfin_read32(DMA20_CURR_DESC_PTR)
#define bfin_write_DMA20_CURR_DESC_PTR(val) 	bfin_write32(DMA20_CURR_DESC_PTR, val)
#define bfin_read_DMA20_CURR_ADDR() 		bfin_read32(DMA20_CURR_ADDR)
#define bfin_write_DMA20_CURR_ADDR(val) 	bfin_write32(DMA20_CURR_ADDR, val)
#define bfin_read_DMA20_IRQ_STATUS()		bfin_read16(DMA20_IRQ_STATUS)
#define bfin_write_DMA20_IRQ_STATUS(val)	bfin_write16(DMA20_IRQ_STATUS, val)
#define bfin_read_DMA20_PERIPHERAL_MAP()	bfin_read16(DMA20_PERIPHERAL_MAP)
#define bfin_write_DMA20_PERIPHERAL_MAP(val)	bfin_write16(DMA20_PERIPHERAL_MAP, val)
#define bfin_read_DMA20_CURR_X_COUNT()		bfin_read16(DMA20_CURR_X_COUNT)
#define bfin_write_DMA20_CURR_X_COUNT(val)	bfin_write16(DMA20_CURR_X_COUNT, val)
#define bfin_read_DMA20_CURR_Y_COUNT()		bfin_read16(DMA20_CURR_Y_COUNT)
#define bfin_write_DMA20_CURR_Y_COUNT(val)	bfin_write16(DMA20_CURR_Y_COUNT, val)

/* DMA Channel 21 Registers */

#define bfin_read_DMA21_NEXT_DESC_PTR() 	bfin_read32(DMA21_NEXT_DESC_PTR)
#define bfin_write_DMA21_NEXT_DESC_PTR(val) 	bfin_write32(DMA21_NEXT_DESC_PTR, val)
#define bfin_read_DMA21_START_ADDR() 		bfin_read32(DMA21_START_ADDR)
#define bfin_write_DMA21_START_ADDR(val) 	bfin_write32(DMA21_START_ADDR, val)
#define bfin_read_DMA21_CONFIG()		bfin_read16(DMA21_CONFIG)
#define bfin_write_DMA21_CONFIG(val)		bfin_write16(DMA21_CONFIG, val)
#define bfin_read_DMA21_X_COUNT()		bfin_read16(DMA21_X_COUNT)
#define bfin_write_DMA21_X_COUNT(val)		bfin_write16(DMA21_X_COUNT, val)
#define bfin_read_DMA21_X_MODIFY()		bfin_read16(DMA21_X_MODIFY)
#define bfin_write_DMA21_X_MODIFY(val) 		bfin_write16(DMA21_X_MODIFY, val)
#define bfin_read_DMA21_Y_COUNT()		bfin_read16(DMA21_Y_COUNT)
#define bfin_write_DMA21_Y_COUNT(val)		bfin_write16(DMA21_Y_COUNT, val)
#define bfin_read_DMA21_Y_MODIFY()		bfin_read16(DMA21_Y_MODIFY)
#define bfin_write_DMA21_Y_MODIFY(val) 		bfin_write16(DMA21_Y_MODIFY, val)
#define bfin_read_DMA21_CURR_DESC_PTR() 	bfin_read32(DMA21_CURR_DESC_PTR)
#define bfin_write_DMA21_CURR_DESC_PTR(val) 	bfin_write32(DMA21_CURR_DESC_PTR, val)
#define bfin_read_DMA21_CURR_ADDR() 		bfin_read32(DMA21_CURR_ADDR)
#define bfin_write_DMA21_CURR_ADDR(val) 	bfin_write32(DMA21_CURR_ADDR, val)
#define bfin_read_DMA21_IRQ_STATUS()		bfin_read16(DMA21_IRQ_STATUS)
#define bfin_write_DMA21_IRQ_STATUS(val)	bfin_write16(DMA21_IRQ_STATUS, val)
#define bfin_read_DMA21_PERIPHERAL_MAP()	bfin_read16(DMA21_PERIPHERAL_MAP)
#define bfin_write_DMA21_PERIPHERAL_MAP(val)	bfin_write16(DMA21_PERIPHERAL_MAP, val)
#define bfin_read_DMA21_CURR_X_COUNT()		bfin_read16(DMA21_CURR_X_COUNT)
#define bfin_write_DMA21_CURR_X_COUNT(val)	bfin_write16(DMA21_CURR_X_COUNT, val)
#define bfin_read_DMA21_CURR_Y_COUNT()		bfin_read16(DMA21_CURR_Y_COUNT)
#define bfin_write_DMA21_CURR_Y_COUNT(val)	bfin_write16(DMA21_CURR_Y_COUNT, val)

/* DMA Channel 22 Registers */

#define bfin_read_DMA22_NEXT_DESC_PTR() 	bfin_read32(DMA22_NEXT_DESC_PTR)
#define bfin_write_DMA22_NEXT_DESC_PTR(val) 	bfin_write32(DMA22_NEXT_DESC_PTR, val)
#define bfin_read_DMA22_START_ADDR() 		bfin_read32(DMA22_START_ADDR)
#define bfin_write_DMA22_START_ADDR(val) 	bfin_write32(DMA22_START_ADDR, val)
#define bfin_read_DMA22_CONFIG()		bfin_read16(DMA22_CONFIG)
#define bfin_write_DMA22_CONFIG(val)		bfin_write16(DMA22_CONFIG, val)
#define bfin_read_DMA22_X_COUNT()		bfin_read16(DMA22_X_COUNT)
#define bfin_write_DMA22_X_COUNT(val)		bfin_write16(DMA22_X_COUNT, val)
#define bfin_read_DMA22_X_MODIFY()		bfin_read16(DMA22_X_MODIFY)
#define bfin_write_DMA22_X_MODIFY(val) 		bfin_write16(DMA22_X_MODIFY, val)
#define bfin_read_DMA22_Y_COUNT()		bfin_read16(DMA22_Y_COUNT)
#define bfin_write_DMA22_Y_COUNT(val)		bfin_write16(DMA22_Y_COUNT, val)
#define bfin_read_DMA22_Y_MODIFY()		bfin_read16(DMA22_Y_MODIFY)
#define bfin_write_DMA22_Y_MODIFY(val) 		bfin_write16(DMA22_Y_MODIFY, val)
#define bfin_read_DMA22_CURR_DESC_PTR() 	bfin_read32(DMA22_CURR_DESC_PTR)
#define bfin_write_DMA22_CURR_DESC_PTR(val) 	bfin_write32(DMA22_CURR_DESC_PTR, val)
#define bfin_read_DMA22_CURR_ADDR() 		bfin_read32(DMA22_CURR_ADDR)
#define bfin_write_DMA22_CURR_ADDR(val) 	bfin_write32(DMA22_CURR_ADDR, val)
#define bfin_read_DMA22_IRQ_STATUS()		bfin_read16(DMA22_IRQ_STATUS)
#define bfin_write_DMA22_IRQ_STATUS(val)	bfin_write16(DMA22_IRQ_STATUS, val)
#define bfin_read_DMA22_PERIPHERAL_MAP()	bfin_read16(DMA22_PERIPHERAL_MAP)
#define bfin_write_DMA22_PERIPHERAL_MAP(val)	bfin_write16(DMA22_PERIPHERAL_MAP, val)
#define bfin_read_DMA22_CURR_X_COUNT()		bfin_read16(DMA22_CURR_X_COUNT)
#define bfin_write_DMA22_CURR_X_COUNT(val)	bfin_write16(DMA22_CURR_X_COUNT, val)
#define bfin_read_DMA22_CURR_Y_COUNT()		bfin_read16(DMA22_CURR_Y_COUNT)
#define bfin_write_DMA22_CURR_Y_COUNT(val)	bfin_write16(DMA22_CURR_Y_COUNT, val)

/* DMA Channel 23 Registers */

#define bfin_read_DMA23_NEXT_DESC_PTR() 		bfin_read32(DMA23_NEXT_DESC_PTR)
#define bfin_write_DMA23_NEXT_DESC_PTR(val) 		bfin_write32(DMA23_NEXT_DESC_PTR, val)
#define bfin_read_DMA23_START_ADDR() 			bfin_read32(DMA23_START_ADDR)
#define bfin_write_DMA23_START_ADDR(val) 		bfin_write32(DMA23_START_ADDR, val)
#define bfin_read_DMA23_CONFIG()			bfin_read16(DMA23_CONFIG)
#define bfin_write_DMA23_CONFIG(val)			bfin_write16(DMA23_CONFIG, val)
#define bfin_read_DMA23_X_COUNT()			bfin_read16(DMA23_X_COUNT)
#define bfin_write_DMA23_X_COUNT(val)			bfin_write16(DMA23_X_COUNT, val)
#define bfin_read_DMA23_X_MODIFY()			bfin_read16(DMA23_X_MODIFY)
#define bfin_write_DMA23_X_MODIFY(val) 			bfin_write16(DMA23_X_MODIFY, val)
#define bfin_read_DMA23_Y_COUNT()			bfin_read16(DMA23_Y_COUNT)
#define bfin_write_DMA23_Y_COUNT(val)			bfin_write16(DMA23_Y_COUNT, val)
#define bfin_read_DMA23_Y_MODIFY()			bfin_read16(DMA23_Y_MODIFY)
#define bfin_write_DMA23_Y_MODIFY(val) 			bfin_write16(DMA23_Y_MODIFY, val)
#define bfin_read_DMA23_CURR_DESC_PTR() 		bfin_read32(DMA23_CURR_DESC_PTR)
#define bfin_write_DMA23_CURR_DESC_PTR(val) 		bfin_write32(DMA23_CURR_DESC_PTR, val)
#define bfin_read_DMA23_CURR_ADDR() 			bfin_read32(DMA23_CURR_ADDR)
#define bfin_write_DMA23_CURR_ADDR(val) 		bfin_write32(DMA23_CURR_ADDR, val)
#define bfin_read_DMA23_IRQ_STATUS()			bfin_read16(DMA23_IRQ_STATUS)
#define bfin_write_DMA23_IRQ_STATUS(val)		bfin_write16(DMA23_IRQ_STATUS, val)
#define bfin_read_DMA23_PERIPHERAL_MAP()		bfin_read16(DMA23_PERIPHERAL_MAP)
#define bfin_write_DMA23_PERIPHERAL_MAP(val)		bfin_write16(DMA23_PERIPHERAL_MAP, val)
#define bfin_read_DMA23_CURR_X_COUNT()			bfin_read16(DMA23_CURR_X_COUNT)
#define bfin_write_DMA23_CURR_X_COUNT(val)		bfin_write16(DMA23_CURR_X_COUNT, val)
#define bfin_read_DMA23_CURR_Y_COUNT()			bfin_read16(DMA23_CURR_Y_COUNT)
#define bfin_write_DMA23_CURR_Y_COUNT(val)		bfin_write16(DMA23_CURR_Y_COUNT, val)

/* MDMA Stream 2 Registers */

#define bfin_read_MDMA_D2_NEXT_DESC_PTR() 		bfin_read32(MDMA_D2_NEXT_DESC_PTR)
#define bfin_write_MDMA_D2_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_D2_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D2_START_ADDR() 			bfin_read32(MDMA_D2_START_ADDR)
#define bfin_write_MDMA_D2_START_ADDR(val) 		bfin_write32(MDMA_D2_START_ADDR, val)
#define bfin_read_MDMA_D2_CONFIG()			bfin_read16(MDMA_D2_CONFIG)
#define bfin_write_MDMA_D2_CONFIG(val)			bfin_write16(MDMA_D2_CONFIG, val)
#define bfin_read_MDMA_D2_X_COUNT()			bfin_read16(MDMA_D2_X_COUNT)
#define bfin_write_MDMA_D2_X_COUNT(val)			bfin_write16(MDMA_D2_X_COUNT, val)
#define bfin_read_MDMA_D2_X_MODIFY()			bfin_read16(MDMA_D2_X_MODIFY)
#define bfin_write_MDMA_D2_X_MODIFY(val) 		bfin_write16(MDMA_D2_X_MODIFY, val)
#define bfin_read_MDMA_D2_Y_COUNT()			bfin_read16(MDMA_D2_Y_COUNT)
#define bfin_write_MDMA_D2_Y_COUNT(val)			bfin_write16(MDMA_D2_Y_COUNT, val)
#define bfin_read_MDMA_D2_Y_MODIFY()			bfin_read16(MDMA_D2_Y_MODIFY)
#define bfin_write_MDMA_D2_Y_MODIFY(val) 		bfin_write16(MDMA_D2_Y_MODIFY, val)
#define bfin_read_MDMA_D2_CURR_DESC_PTR() 		bfin_read32(MDMA_D2_CURR_DESC_PTR)
#define bfin_write_MDMA_D2_CURR_DESC_PTR(val) 		bfin_write32(MDMA_D2_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D2_CURR_ADDR() 			bfin_read32(MDMA_D2_CURR_ADDR)
#define bfin_write_MDMA_D2_CURR_ADDR(val) 		bfin_write32(MDMA_D2_CURR_ADDR, val)
#define bfin_read_MDMA_D2_IRQ_STATUS()			bfin_read16(MDMA_D2_IRQ_STATUS)
#define bfin_write_MDMA_D2_IRQ_STATUS(val)		bfin_write16(MDMA_D2_IRQ_STATUS, val)
#define bfin_read_MDMA_D2_PERIPHERAL_MAP()		bfin_read16(MDMA_D2_PERIPHERAL_MAP)
#define bfin_write_MDMA_D2_PERIPHERAL_MAP(val)		bfin_write16(MDMA_D2_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D2_CURR_X_COUNT()		bfin_read16(MDMA_D2_CURR_X_COUNT)
#define bfin_write_MDMA_D2_CURR_X_COUNT(val)		bfin_write16(MDMA_D2_CURR_X_COUNT, val)
#define bfin_read_MDMA_D2_CURR_Y_COUNT()		bfin_read16(MDMA_D2_CURR_Y_COUNT)
#define bfin_write_MDMA_D2_CURR_Y_COUNT(val)		bfin_write16(MDMA_D2_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S2_NEXT_DESC_PTR() 		bfin_read32(MDMA_S2_NEXT_DESC_PTR)
#define bfin_write_MDMA_S2_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_S2_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S2_START_ADDR() 			bfin_read32(MDMA_S2_START_ADDR)
#define bfin_write_MDMA_S2_START_ADDR(val) 		bfin_write32(MDMA_S2_START_ADDR, val)
#define bfin_read_MDMA_S2_CONFIG()			bfin_read16(MDMA_S2_CONFIG)
#define bfin_write_MDMA_S2_CONFIG(val)			bfin_write16(MDMA_S2_CONFIG, val)
#define bfin_read_MDMA_S2_X_COUNT()			bfin_read16(MDMA_S2_X_COUNT)
#define bfin_write_MDMA_S2_X_COUNT(val)			bfin_write16(MDMA_S2_X_COUNT, val)
#define bfin_read_MDMA_S2_X_MODIFY()			bfin_read16(MDMA_S2_X_MODIFY)
#define bfin_write_MDMA_S2_X_MODIFY(val) 		bfin_write16(MDMA_S2_X_MODIFY, val)
#define bfin_read_MDMA_S2_Y_COUNT()			bfin_read16(MDMA_S2_Y_COUNT)
#define bfin_write_MDMA_S2_Y_COUNT(val)			bfin_write16(MDMA_S2_Y_COUNT, val)
#define bfin_read_MDMA_S2_Y_MODIFY()			bfin_read16(MDMA_S2_Y_MODIFY)
#define bfin_write_MDMA_S2_Y_MODIFY(val) 		bfin_write16(MDMA_S2_Y_MODIFY, val)
#define bfin_read_MDMA_S2_CURR_DESC_PTR() 		bfin_read32(MDMA_S2_CURR_DESC_PTR)
#define bfin_write_MDMA_S2_CURR_DESC_PTR(val) 		bfin_write32(MDMA_S2_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S2_CURR_ADDR() 			bfin_read32(MDMA_S2_CURR_ADDR)
#define bfin_write_MDMA_S2_CURR_ADDR(val) 		bfin_write32(MDMA_S2_CURR_ADDR, val)
#define bfin_read_MDMA_S2_IRQ_STATUS()			bfin_read16(MDMA_S2_IRQ_STATUS)
#define bfin_write_MDMA_S2_IRQ_STATUS(val)		bfin_write16(MDMA_S2_IRQ_STATUS, val)
#define bfin_read_MDMA_S2_PERIPHERAL_MAP()		bfin_read16(MDMA_S2_PERIPHERAL_MAP)
#define bfin_write_MDMA_S2_PERIPHERAL_MAP(val)		bfin_write16(MDMA_S2_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S2_CURR_X_COUNT()		bfin_read16(MDMA_S2_CURR_X_COUNT)
#define bfin_write_MDMA_S2_CURR_X_COUNT(val)		bfin_write16(MDMA_S2_CURR_X_COUNT, val)
#define bfin_read_MDMA_S2_CURR_Y_COUNT()		bfin_read16(MDMA_S2_CURR_Y_COUNT)
#define bfin_write_MDMA_S2_CURR_Y_COUNT(val)		bfin_write16(MDMA_S2_CURR_Y_COUNT, val)

/* MDMA Stream 3 Registers */

#define bfin_read_MDMA_D3_NEXT_DESC_PTR() 		bfin_read32(MDMA_D3_NEXT_DESC_PTR)
#define bfin_write_MDMA_D3_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_D3_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_D3_START_ADDR() 			bfin_read32(MDMA_D3_START_ADDR)
#define bfin_write_MDMA_D3_START_ADDR(val) 		bfin_write32(MDMA_D3_START_ADDR, val)
#define bfin_read_MDMA_D3_CONFIG()			bfin_read16(MDMA_D3_CONFIG)
#define bfin_write_MDMA_D3_CONFIG(val)			bfin_write16(MDMA_D3_CONFIG, val)
#define bfin_read_MDMA_D3_X_COUNT()			bfin_read16(MDMA_D3_X_COUNT)
#define bfin_write_MDMA_D3_X_COUNT(val)			bfin_write16(MDMA_D3_X_COUNT, val)
#define bfin_read_MDMA_D3_X_MODIFY()			bfin_read16(MDMA_D3_X_MODIFY)
#define bfin_write_MDMA_D3_X_MODIFY(val) 		bfin_write16(MDMA_D3_X_MODIFY, val)
#define bfin_read_MDMA_D3_Y_COUNT()			bfin_read16(MDMA_D3_Y_COUNT)
#define bfin_write_MDMA_D3_Y_COUNT(val)			bfin_write16(MDMA_D3_Y_COUNT, val)
#define bfin_read_MDMA_D3_Y_MODIFY()			bfin_read16(MDMA_D3_Y_MODIFY)
#define bfin_write_MDMA_D3_Y_MODIFY(val) 		bfin_write16(MDMA_D3_Y_MODIFY, val)
#define bfin_read_MDMA_D3_CURR_DESC_PTR() 		bfin_read32(MDMA_D3_CURR_DESC_PTR)
#define bfin_write_MDMA_D3_CURR_DESC_PTR(val) 		bfin_write32(MDMA_D3_CURR_DESC_PTR, val)
#define bfin_read_MDMA_D3_CURR_ADDR() 			bfin_read32(MDMA_D3_CURR_ADDR)
#define bfin_write_MDMA_D3_CURR_ADDR(val) 		bfin_write32(MDMA_D3_CURR_ADDR, val)
#define bfin_read_MDMA_D3_IRQ_STATUS()			bfin_read16(MDMA_D3_IRQ_STATUS)
#define bfin_write_MDMA_D3_IRQ_STATUS(val)		bfin_write16(MDMA_D3_IRQ_STATUS, val)
#define bfin_read_MDMA_D3_PERIPHERAL_MAP()		bfin_read16(MDMA_D3_PERIPHERAL_MAP)
#define bfin_write_MDMA_D3_PERIPHERAL_MAP(val)		bfin_write16(MDMA_D3_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_D3_CURR_X_COUNT()		bfin_read16(MDMA_D3_CURR_X_COUNT)
#define bfin_write_MDMA_D3_CURR_X_COUNT(val)		bfin_write16(MDMA_D3_CURR_X_COUNT, val)
#define bfin_read_MDMA_D3_CURR_Y_COUNT()		bfin_read16(MDMA_D3_CURR_Y_COUNT)
#define bfin_write_MDMA_D3_CURR_Y_COUNT(val)		bfin_write16(MDMA_D3_CURR_Y_COUNT, val)
#define bfin_read_MDMA_S3_NEXT_DESC_PTR() 		bfin_read32(MDMA_S3_NEXT_DESC_PTR)
#define bfin_write_MDMA_S3_NEXT_DESC_PTR(val) 		bfin_write32(MDMA_S3_NEXT_DESC_PTR, val)
#define bfin_read_MDMA_S3_START_ADDR() 			bfin_read32(MDMA_S3_START_ADDR)
#define bfin_write_MDMA_S3_START_ADDR(val) 		bfin_write32(MDMA_S3_START_ADDR, val)
#define bfin_read_MDMA_S3_CONFIG()			bfin_read16(MDMA_S3_CONFIG)
#define bfin_write_MDMA_S3_CONFIG(val)			bfin_write16(MDMA_S3_CONFIG, val)
#define bfin_read_MDMA_S3_X_COUNT()			bfin_read16(MDMA_S3_X_COUNT)
#define bfin_write_MDMA_S3_X_COUNT(val)			bfin_write16(MDMA_S3_X_COUNT, val)
#define bfin_read_MDMA_S3_X_MODIFY()			bfin_read16(MDMA_S3_X_MODIFY)
#define bfin_write_MDMA_S3_X_MODIFY(val) 		bfin_write16(MDMA_S3_X_MODIFY, val)
#define bfin_read_MDMA_S3_Y_COUNT()			bfin_read16(MDMA_S3_Y_COUNT)
#define bfin_write_MDMA_S3_Y_COUNT(val)			bfin_write16(MDMA_S3_Y_COUNT, val)
#define bfin_read_MDMA_S3_Y_MODIFY()			bfin_read16(MDMA_S3_Y_MODIFY)
#define bfin_write_MDMA_S3_Y_MODIFY(val) 		bfin_write16(MDMA_S3_Y_MODIFY, val)
#define bfin_read_MDMA_S3_CURR_DESC_PTR() 		bfin_read32(MDMA_S3_CURR_DESC_PTR)
#define bfin_write_MDMA_S3_CURR_DESC_PTR(val) 		bfin_write32(MDMA_S3_CURR_DESC_PTR, val)
#define bfin_read_MDMA_S3_CURR_ADDR() 			bfin_read32(MDMA_S3_CURR_ADDR)
#define bfin_write_MDMA_S3_CURR_ADDR(val) 		bfin_write32(MDMA_S3_CURR_ADDR, val)
#define bfin_read_MDMA_S3_IRQ_STATUS()			bfin_read16(MDMA_S3_IRQ_STATUS)
#define bfin_write_MDMA_S3_IRQ_STATUS(val)		bfin_write16(MDMA_S3_IRQ_STATUS, val)
#define bfin_read_MDMA_S3_PERIPHERAL_MAP()		bfin_read16(MDMA_S3_PERIPHERAL_MAP)
#define bfin_write_MDMA_S3_PERIPHERAL_MAP(val)		bfin_write16(MDMA_S3_PERIPHERAL_MAP, val)
#define bfin_read_MDMA_S3_CURR_X_COUNT()		bfin_read16(MDMA_S3_CURR_X_COUNT)
#define bfin_write_MDMA_S3_CURR_X_COUNT(val)		bfin_write16(MDMA_S3_CURR_X_COUNT, val)
#define bfin_read_MDMA_S3_CURR_Y_COUNT()		bfin_read16(MDMA_S3_CURR_Y_COUNT)
#define bfin_write_MDMA_S3_CURR_Y_COUNT(val)		bfin_write16(MDMA_S3_CURR_Y_COUNT, val)

/* UART1 Registers */

#define bfin_read_UART1_DLL()			bfin_read16(UART1_DLL)
#define bfin_write_UART1_DLL(val)		bfin_write16(UART1_DLL, val)
#define bfin_read_UART1_DLH()			bfin_read16(UART1_DLH)
#define bfin_write_UART1_DLH(val)		bfin_write16(UART1_DLH, val)
#define bfin_read_UART1_GCTL()			bfin_read16(UART1_GCTL)
#define bfin_write_UART1_GCTL(val)		bfin_write16(UART1_GCTL, val)
#define bfin_read_UART1_LCR()			bfin_read16(UART1_LCR)
#define bfin_write_UART1_LCR(val)		bfin_write16(UART1_LCR, val)
#define bfin_read_UART1_MCR()			bfin_read16(UART1_MCR)
#define bfin_write_UART1_MCR(val)		bfin_write16(UART1_MCR, val)
#define bfin_read_UART1_LSR()			bfin_read16(UART1_LSR)
#define bfin_write_UART1_LSR(val)		bfin_write16(UART1_LSR, val)
#define bfin_read_UART1_MSR()			bfin_read16(UART1_MSR)
#define bfin_write_UART1_MSR(val)		bfin_write16(UART1_MSR, val)
#define bfin_read_UART1_SCR()			bfin_read16(UART1_SCR)
#define bfin_write_UART1_SCR(val)		bfin_write16(UART1_SCR, val)
#define bfin_read_UART1_IER_SET()		bfin_read16(UART1_IER_SET)
#define bfin_write_UART1_IER_SET(val)		bfin_write16(UART1_IER_SET, val)
#define bfin_read_UART1_IER_CLEAR()		bfin_read16(UART1_IER_CLEAR)
#define bfin_write_UART1_IER_CLEAR(val)		bfin_write16(UART1_IER_CLEAR, val)
#define bfin_read_UART1_THR()			bfin_read16(UART1_THR)
#define bfin_write_UART1_THR(val)		bfin_write16(UART1_THR, val)
#define bfin_read_UART1_RBR()			bfin_read16(UART1_RBR)
#define bfin_write_UART1_RBR(val)		bfin_write16(UART1_RBR, val)

/* UART2 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 bfin_read_()rocessors */

/* SPI1 Registers */

#define bfin_read_SPI1_CTL()			bfin_read16(SPI1_CTL)
#define bfin_write_SPI1_CTL(val)		bfin_write16(SPI1_CTL, val)
#define bfin_read_yrighFLG()			 Devices Copnc.
 *
 008 Analogensed*
 * Inc.
 

#i7-20icensed

#ifer the GPL-2 _BF5 or later.
 */ undndef _STAT* L4X_H
#d under the G

#i2 or laterf _C/h"

fndef _h"

n_BF54X_H08 Analog_CDEF_Bh"

X_H

#include <asm/blackfin.h>TDBRnclude "defBF54x_base.ESS /* ***********************ALL D************************ALL X_H

#include <asm/blackfin.h>R****EFINITIONS COMMON TO  PLL/* *********************** bfi ************************ bfiX_H

#include <asm/blackfin.h>BAUDnclude "defBF54x_base.8 An/* ***********************8 Ana************************8 An********clude <asm/blackfin.h>
HADOWd16(VR_"def****x_base.hices /* *AT)
#define bfin_write_ices IAT)
#define bfin_write_PPLL_STX_H

#i
/* SPORT2 Registers****include <asm/blackfin DeviTCR1nclude "defBF54x_baL_LOCKCNT/* ********************e_PLL_LOC)*********************e_PLL_LOCX_H

#include <asm/blackfine_PLL_LO2008 Analog Devi*
 * _PLe_PL2_LOC(7-20	ne bfin_re16(d_CHIPCK2NT007-200efinDebug/MP/Emulation_read_PLL_L(0xFFC00014 - D, val)

LKDIVnclu#define bfin_read_CHIet anD()		bfin_read32(CHIPID)
#defintroldbfin_write_CHIPID(val)		bfinntrolrite32(CHIPID, val)

/* System ReFS

#d Interru Devices I()t CS		bfD()		bfin_read32(CHIPID)
#defval)
lbfin_write_CHIPID(val)		bfival)
rite32(CHIPID, val)

/* System ReXnclude "defBF532val)		bfiXD()		bfin_read32(CHIPID)
#defXadCopyYSCR008 AnaPLL_LOCK08 Arite32(CHIPID, val)

/* System RRrite_CSIC_read_PLL_LOCK
#RAnalog Devices ISIC_IMASK0()	R Devices 32(d_SIC_IMAS008 AnRefine bfin_read_SIC_IMASKbfin_readCKCN*/

#define bfin_read_CDevi Analog Devices Id_SIC_IMA1()L_LOCfin_write_CHIPID(val)		bf_readefine bfin_reaC_IMASK2()	bfin_read))
#definnalog Devices ICite3ne bfin_read_SIC_IMASK2(2* Libffine bfin_reaCHIPIDbfin_w	bfces in_write_SIC_IMASK2(val)	bfin_writ*/

#d)		bfin_write16(SWRST,ne bfinfin_read_SIC_IMASK(x)		bfin_re(SIC_IMASK2, val)
#defSWRSTin_re_ISR0()ine bfin_write_SIC_IMASK1(val)	bfin_rea2))
#ad32(CHIPID_ISR0,ead32(fine bfin_read_SIC_IMASK2()		evices n_read32(SIC_IMefine bfinCfine1rite32(CHIPID, val)

/* System R_read16(VR_AT()		bfin_r2008 AnalD()		bfin_read32(CHIPID)
#deT(val)	bfin_write16(PLL_S*efine bfirite32(CHIPID, val)

/* System RCHNLbfin_read_SIC_IMASRfin_rSIC_D()		bfin_read32(CHIPID)
#deSIC_IC_IMASK2(ad32bfin_read32(CSIC_rite32(CHIPID, val)

/* System RMCMC_writ(x)		bfin_read32(SIwriteD()		bfin_read32(CHIPID)
#dewrite__SIC_ISR(x, val)	bfin_writwrite32(SICSR0 + (x << 2))fin_writ_IMASK232(SIead_SIC_IMAWe bfISR0, vin_read_SIC_IMASK2((xC_IWR1)
ad32(1_read32(SIbfin_read32(CHIad32(in_write_SIC_IMASK2(val)(x007-20	MTCS01IC_IWR1)
re****0, val)read3

#define bfin_rearead32(	bfiead32bfin_read32(SIC_IMASK1)
#dd_SIC bfin_read_SIC_IMAWd32(SI		bfin_readfin_read_SIC_Ifin_read_SIC_In_read32(SICWRSK1)
#drite_SIC_, valR2007-2008 Analog Devices ISIC32(SICin_read_SIC_IAR1()		bfin_reaTCSRSIC_IWR2)
#deR1()		bfin_rea/

#define bfin_rean_write32(S_SICAbfin_read_SIC_IAR1()		bfin_reae bfin_read_SIC_IMA2(SIC_IAR0)
#defin3Ae32(SIC_IWR1, val)
#defC_I3R1in_read_SIC_IAR1()		bfin_reane bSIC_IAR0)
#defindefineAR) */

3ine bfin_write_SIC_IAR2(val)	bfinRwrite32(SI) */

#define bfi007-R1, val)
#define bfin_read_SI007-2bfin_read_SIC_IAR1()		bfin_007-fin_w32(SIC_IAR2, val)
#defineAR3, val)
#define bfin_rAe32(SI2)
#4IC_IWR2)
#define bfin_w4write32bfin_read_SIC_IMAte32C_IAR0)
readwrite32(SIC_IAR4, val)
#define bfin_write(SIC_IAR2, val)
#defC_IASIC_IAR5)
#define bfin_write_SICA(SIC_IAR3)
#define bfin_writC_ISR1(te32(SIC_IAR4, val)
#define bfin_al)
#define bfin_read_SICn_reSIC_IAR5)
#define bfin_write_SIC#define bfwrite32(SIC_IMASK1,7, v7-2008 Analog De3ices I)
#defin()		C_IAR0)
#defPID)
#de3LOCKCN*/

#define bfin_readn_readD()		bfin_read32(CHIPID)
#n_read3_SIC_ISR(x, val)	bfin_wrn_readrite32(CHIPID, val)

/* Systemn_rea32(SIC_IMASK2, val)
#dedefinee bfin_read_SIC_IMAAR9IC_IWR1)
#defi val)
#defineWbfin_rein_reaIAR5()		bfi92(SIC_IAR2, val)
#defiin_write32((SIC_IMASK0 + (07-2008 ASIC_IAR10()		bfin_read32(SIC_ISR0()		bfin_read32(SIC_ISR0)
#efine bfi0(val)	bfin_write32(SIC_IAR10, va32(SIC_ISR0, val)
#define mer_readSIC_IAR10()		bfin_read32(SIC__ISR1)
#define bfin_write_SIC_Ght 2)
#0(val)	bfin_write32(SIC_IAR10, va_write32(SIC_IMASK0, va, vaSIC_IAR10()		bfin_read32(SIC_		bfin_read32(SIC_IMASK1)
 << 0(val)	bfin_write32(SIC_IAR10, v)
#define bfin__IMAS007-n_reaIC_IAR10()		bfin_read32(SICC_IAR3)
#define bfinSK2()ne bfial)
#dWDOG_in_read32(_IMASK2, valAR4, val)
#define b8fin_read_SIC_IWread_SIC_IMASK(x)		bfid_PLL_L
#define bfin_reaG_STATTL(_write_SIC_IMASK2(val) val)	bfin_w(SIC_fin_007-2008 Analog DevicT()		bfin_read32(RTC_SSIC_IWR1, val)
#dfine bfin_reaRTC_

#i_read3132(SIC_IWR1, val)
#defn_writ	bfiIWR1, val)
#d32(SIC_IMASl)
#	bfinISTAC_IARSTAT)val)	b

#define bfind_SIC_IAR5()		bfi1n_read32(SIC_I, val)
#define bfin_rne b(SIC_IAR2, v3efine bfinSSIC_IAR1)
#defineefine bfefine bfin_write_RTC_ISTAT(vawrite_RTC_ISTAT(vale_RTC_STAT(vae32(SIC_IAR2, val)
#defineSbfin_read3fine bfin_read_SIC_IMAad32(R0, vaefine bfin_write_RTC_ISTAT(vbfin_read_RTC_SWR9)
#define bf1)
#deMIC_IAR5)
#definebfinALARM	bfine_RTC_ALASIC_IWR1(v#defineine bfefine bfin_write_RTC_ISTAT(valread_RTC_SW		bfin_reR0, valad_PLLread16(RTC_PREN)
#define bfin_wrne bfin_read_SIC_IMA2(SIC_e bfin_write_RTin_write_RTC_ISTAT(visters */

#te32(SIC_IWR1, valte_RTC_LLin_write_SIC_IARUART0_DLrite_RTC_IIAR1(val)	bfinfine bfiters UAad32(CHIPIDefine bfi007-2008 Anal)	bfinn_wr	bfin_read32(CHIP#define bfin_write_UART0_SIC_IAR0)
3in_write32(SI) */

#define GTL()		RT0_DLH, val)
#define bfin_re_SIC_IA007-2008 Analog DeviceT0_LCR(al)

/* UART0 Registers efine _GCTL,read_SIC_IAR5()		bfin_0)
#def7-2008 Analog Devices Iefine LCR_IAR5(val)	bfin_write32(SIe_SIC_Ie bfin_write_UART0_LCR(val)	bfin_wribfin_read32(SIC_IAR6)
ine MCRbfin_read_UART0_MCR()		bfin_readrite32(SIC_IAR6, val)
#def0_LSR)
e bfin_write_UART0_LCR(val)	bfin_wriAR7)
#define bfin_writte_RTC_bfin_read_UART0_MCR()		bfin_readval)
#define bfin_read_SIC()		bfie bfin_write_UART0_LCR(val)	bfin_007-2008 Analog Devices ICR()		bRT0_DLH, val)
#define bfin_read_val)
#define bfin_rAR4NT()efine Sval)
#deMSR007-2008 Analog Devices IH, val)
#deLCne bfin_readfine bfin_w5_write32(SIC_IAR8,ER_SET()R	bfin_read32(CHIPID0_SCR, CR,	bfin_rMCval)	bfin_write16(UART0_IC_IAR3)
#define bfin_w6)
_IER_CLin_write_UART0_LCR(val)	bf0_IESEin_write_UART0_LCR(val)	bfLSR_IAR10()		bfin_rea7T0_DLH(val)	bfiUART0_UART0_MCR()		bfin_rMSR()	AR, val)(SIC_IAR2, val)
#definR()		bfival)	bfin_write16(UART0_IER_SEC_IAR0)
#defEPPIvices I
#define bfin_write_SIC_IAR << 2te_RTUSRT0_DLH(val)	bfiine RB2(SIC_/* ******************UART0_RBR(vaf*******************UART0_RBR(vaX_H

#include <asm/blackfUART0_HCOUNad16(_UART0_LCR(val)	bfpyri0_	bfin_write16(UART0_IERBR, e_SPI0Cine I0SIC_IMASK0, val)defe_SPI0)		bfin_rTL, vTd16(UART0_DLH)
#dDELAYal)

/* UART0 Registerswrite16(U	bfin_read32(CHIPIDread1 << 2)read_SIC_IAR1()		bfin_r
#deR0, )		bfin_read16(SPI0_FLG)
#definVread16(S_write32(SIC_IAR8, I0n_wr_CTL(val)	bfin_write16(SPI0I0_STATal)
#define bfin_read_SPII0_STASPI0_TDB_write32(SIC_IAR8, vaSPIPI0_TDBR(val)	b0_*
 *(SIC_I16(RTC_in_read_SIC_IAR1()		bfin_rPTAT()		bfin_rean_writC_IAR0)
#dDevice)		bfin_read16(SPI0_FLG)
#definFRAMEnclude "defBF54x_ * CopyriI0_CTL(val)	bfin_write16(SPI0_readRal)
#define bfin_read_SPI_FLG()		bfin_read16(SPI0_FLG)
#definLIN_RDSPI07-2008 Analog Devfine_CTL(val)	bfin_write16(SPI0fine al)
#define bfin_read_SPIfine)		bfin_read16(SPI0_FLG)
#definead_SIC_IAR1()		bfin_r_S_readefine_CTL(val)	bfin_write16(SPI0in_read32(CHIPIDSTAT)
#dT,ot defined iOW6(SPI0_FLG, val)
#definefin_reONTROTC_AL(SIC_IAR2, vDSP-****2 pro of 3 read_PLL_Lare ncause tInterfcbfin_read32(SIC_IMA valfine bfi016(SPI0_)
#d6(SPI0_FLG, val)
#deS1W_HBocessor*****/* Two Wiren_baseAD_read1#defin_write_SIC_IARSP bfin_rSis) */

/* hey a4 bfinshaTl)	bfine because it ers */
available on tP_AVPo Wire IntwritAo Wire I4 bdefine6(SWRSrDSP-BF50, valfine bfi1use the fin_read_SPI_SPI0_RDBR()		bfal)	bfiCR1()		bfin_read16(SPORT1_TCR1)
2W_LVB bfin_write_SPORT1_TCR1(al)	ORin_write16(SPORT1_TCR1, val)
6(SPORTbfin_read_SPORT1_TCR2()		bf6(SPORSPORTal)
CKCN) */

#define bfin_reP_LAVF
#defin	bfin_read32(CHIPITCet a
#defin007-2008 Analog Devices1_TCLKV
#defet an(in_read
/* SPORTOV()	bfre not available on the ADSP-BF5,IPwrite32(SIC_IMASK_TFSbfinvaace Registers (TWI0) */

/* nIP_read16(
#define bfin_readrLIP7-2008 AnalCAN Controller 0ite32(g 1_read_UART0_RBR()		bfin_read16(UACAN0_ne bfin_write_UART0_SCR(val/* ******************L, val)
#d*****************_SCR(valX_H

#include <asm/blackf_SCR(vDDBR()		bfV)
#dRX
#definD
#define ad_SPORTite_RTC_ISTD_TDBR(val)	d_SPORT1(SIC_IAD)
#define b_write_Sefine bfin_rTR)
#drite_SIC_IASPORT1_Refin	bfin_read16(SPORT1_RCR1)
efineine bfin_write_SPORT1_Refin6(SPI0_FLG, val)
#defd_SPORCbfinin_wri_SPORT1_TCR2()		bfiefine bfin_write_UARTARn_write16(SP) */

#define bfin_reaS	bfin_write16_write32(SIC_Isters Ad16(Sefine bfin_read_SPAread16(Sssors */

/* SPORTORA_read_SPe16(Set anite_RTC_A_read16(SRT1_RCR2(val)	bfin_wriA2(val)	bfin_write16(SLKAIVin_read_SIC_IAR1()		bfin_rin_wine bfin_write_SPORT1_RAFSDIV()RT1_T_write32(SIC_IAR8, vRMPin_write16(SPORT1_RCLKal)	bfiin_write_()	bfin_read16SPORTine bfin_write_SPORT1_Rd_SPdefine bfin_read_SPT1e bfin_writL_SPI0_TDBR(val)	ead16(SP16(SPI0_FLG, val)
#defwrite_SPOe bfin_read_SPI0_RDBR()		bfL1(val)	bfin_write16(SPORT1_RCR1nBTIFin_write16(SPORT1_RCLK_write	bfin_read16(SPORT1_RCR1)
#write16ne bfin_write_SPORT1_RC_SPORTal)	bfin_wfinete32s */

/* SPORR_SPORT1_MCite_RTC_ISTAT(vaPORTead_SPORT1_MCM(SIC_IAR2, valn_wrid_SPORT1_MCefine bfin_reaPORTn_read_SPORT1_MCMC2()	bfin_read1IMPORT1_MCMC2)
#define bfiIMe bfin_writefineDIV)
#define 	bfi6(SPORT1_MCMC2, val)
#defIMad16d_SI#define bfin_read_SPdefiFHL)
#define bfin_write_SFHRT1_CHNL(val)	bfin_write16(S2()	_read_SIC_IAR1()		bfin_rFHI0_RDBR()		bfte_SPOd32(MC2()	bfOPsor *08 Analog Devices ITCS1(val)	bfin_write16(SPORT1_Ste_SPOPORT1_MCMC1, val)
#defiTCS1(n_write_SPI0_TDBR(val)	V)
#deSPORT1n_read_UART0_RBR()		bfin_read16(UA_SCR(vaART0_DLH(val)	bfi bfiine 	bfin_read16(SPORT1_RCR1)
#fl)	bfinfin_write_SPORT1_RCi	bfin_write16(UART0_IELSR,te16(SPT1_MTCS2, val)
#define Dne bfi32(SIC_IAR4, val)
#dePDfine bfifin__MTCS2()	bfin_e bfin_read_SPOMRfin_read_SPl)	bTR16(UART0_IER_(SPI0BR(val)	fin_write_SPORT1_MRCS0(val)Cefin6(SPORT1_RCLKDIV)
#definePfin_read_SPI0_RDBR()		bfne bfin_r << 2)007-2008 Analog DeviSCMC2)
#define bfi
#define bf_UART0_GDIV()	bfin_read16(Se T1_MRCS1, val)
#define bfin_readAT()		bin_r
#de Devices A(SPORT1_MRCS2)
#define bfin_Ain_rn_read32(SIC_IAR6)
#dPAal)
#define bfin_read_SPORT1_MRAval)
#define bfin_read_ASPORT1_MRCS3bfin_writein_r3)ite3, val)
#define bfin_rle bal)
#define bfin_read_SPORT1_MRRMP bfin_read_SPORT1_MRCSd_SPT1_CHNL(val)	bfin_write16(SPT08 Analog Devices IEBIU_AAMGCdefine bfin_read_SPORT1_MTCS1()HNT0_SCR(val)	bfin_fin_reMLte16(SPI0_FLG, val)
#din_write_EB007-2008 Analog Devices Lin_writBCTLead_SPORT1_MR32in_wrRTC_I bfin_read_SPORT1_MRCSl)	bfiite_SPORT1_MCMC2(val)	bfin_we16CTL, val)
#define bfin_re0, val#define bfin_reRT1_MC2()	bfin_read1	bfin_n_read_CMC2)
#defiT1_Min_write_SPORT1_MTCS0(val)	brite32(WDO16(EBIU_MBSC32(SPORT(SPOCS1, val)
#define bfin_read_SPl)	bad16(EBIU_MBSCTL)
#definIM#define bfin_wrMBSte16(SPI0_Ffin_te32(WDO#define bfin32(SPOR bfin_read_EBIU_AMBCTL1()	bfin__FHBCTL0)
#define bfin_wriFH_EBIU_AMBCTL0(val)	bfin_writ_IAR bfin_write_SPORT1_MRegistval)
#define bfin_reRBDBR)
#dbfTCS1 bfin_read_SPORT1_MRCSC_IARe bfi1(val)	bfin_write32(SPOROC_IWR1, val)
#dte_EBIODE,fin_rORT1_MTCS2, val)
#define bfinlock/		bfin_asm/blackf()t/Cou_SPIdefine bfi3s Memory Control Registfin_Cefinbfin_read_SPORT1_MRCSfin_wval)	bfin_write16(SPORT1_STite_RTe bfin_read_DIV)
#defi val) val)
#define bfirite16(S(SIC_IIMIN nclu3)
#define ODE, vae_SIC_al)	bfin_write16(SPORT1_Sr#definedefine bfin_read_EBIU_nal)
#d)
#define bfin_read_SPORT1_MRDEBUTL0)
#define bfin_wrDDL) */val)	bfin_write32(EBIU_DDRU_DDRdal)
#define bfin_read_EU_DDRTL()		bfin_read16(EBIU_AMGCTL)
_write32(SIC_IAR8, vaBIU_FCTDDRCval)	bfin_write32(EBIU_DDRn_write_CSPIn_read32(ESPORT1_R0_STAT()		bfin_rea16(SPI0_FLG)
write_EC bfin_write_EBIRad_EBvECn_write16(EBIU_FCTfine bf, ECCTL, val)
#define bfin_rDECE, val)
#DRQUET0_DLH(val)	bfinGn_wrine bfin_read_SIC_IGIE(val)	bf32(SIC_IAR4, val)
d_EBine bfi32(SPORT1_MRCS0,GIUE, val)
#_read_EBIU_ERRADD() 	bfMad_EBIU_MODE()ERRADD)
#MBCTL0)
#define bfin_wr_read1M(SPO in_write16(EBIU_FCTERMADD007-2008 Analog Devices Ifin_DDRCTL1)
0, va)	bfin_wri1_TFefine bfin_read_SPPORT1_TCREBIU_ERRMST(val)	bfin_wriORT1_MRCS2)
#define bfin_wval)
#SPORT0 esRQUE)
#define bfin		bfifacne bfin_writeTWI0) (EBIU_AMBCR1,te32(EBIU_DDRQUE, val)
#ed fil16(SPORT1_TCR2)
#define b_SCR(INTL Rege bfin_rRST6(SPI0ne bntefine bfin_read_SPI_SCR(ne bfal) 	bfin_write32(EBIU_ne b
#define bfin_reU_MBSCBSCTL()		bf)
#deEBIU_MBSCTL)
#definbC_ISR0, val)
#defd_CHDSPORT1_TCRite16(EBIU_MBSCTL, val)
#drite_SIC_IARVR16(UART0_MSR_SCR(EWE(val)BRCCNT()		bfin_rEW_DDRQUE(val)ine fin_write_SI2)
al) 	bfin_write32(EBIU_EWead_EBIU_MODE()(val)	CMC2)
#defES_write32(SIC_IAR8, vaEBS_DDRBRC3DIV)
#define bfinite3IU_DDRBRC3rite16(SPORT1_RCWR2, val)
#BIU_DDRBRC3()	bfin_reUCCTAT(val)	bfin_writU_DDRBRC34in_write16(EBIU_FCTDRBRC3(DRBRC(al) 	bfin_write32(EBIU_DRBRCBIU_ERRMST, val)
#define bfite_EBval)
#defTCS2()	bfin_rfin_rite_SICdefine bfin_write_EBRine bfin_write_QUE32(SPORbfinRBRC4, val)
#define bfin_read_EBICdefine bfin_rl)	bfin_wd16(SIU_DDRBRC5)
#define bfin_wriDefine bfin_writBIU_DDRBRC6RTC_IORT1_MTCS2, val)
#define bfiAccd16(l)
#defineanceTL0()	bfin_read32(EBIU_DDRCTL0)
#definAM00DSP-BF542 and ynchronouDRCTMemory_write_S_read_PLL_LOCKRCS1, val)
#define bfin_rSTADRBRrite_SPORT1_MRCS0(val)	RegisterM00H(EBIU_DDRBRC6)
#define bBHCHR)
#define bfin_wri_write_EBIU_(EBIU_ERRMST, val)
#defineHread_EBWCbfin_read_EBIU_MODE()DDR12(EBIU_DDRBRC6)
#define b1RU_DDRBWC0(val)	bfin_write32(Ewrit007-2008 Analog Devices I1_read_EBIU_DDRBWC1()	bfin_read32(EBWCC_IAR0, val)
#dee_EBIU_1e bfin_readDRBWC0(val)	bfin_wre bfin_writefine bfin_read_SP	bfin_wn_read_EBWMCMC2()	bfin_rn_wr22(EBIU_DDRBRC6)
#define b2rite_EBIU_DDRBWC1(val)	bfin_wr
#de007-2008 Analog Devices I2ne bfin_read_EBIU_DDRBWC2()	bfin_r2ad32(EBIU_DDRBWC2)
#defin2 bfin_write_EBIU_DDRBWC2(val)	DRBWC4)
#deefine bfin_read_SP2)
#define bfin_read_EBIU_DDRBWC3()32(EBIU_DDRBRC6)
#define b3rite_EBIU_DDRBWC1(val)	bfin_wr(EBI007-2008 Analog Devices I3ne bfin_read_EBIU_DDRBWC2()	bfin_r3ad32(EBIU_DDRBWC2)
#defin3 bfin_write_EBIU_DDRBWC2(val)	_read32(EBIefine bfin_read_SPC_IAR8)ine bfin_read_EBIU_DDRBWC3()42(EBIU_DDRBRC6)
#define b4rite_EBIU_DDRBWC1(val)	bfin_wr()	b007-2008 Analog Devices I4ne bfin_read_EBIU_DDRBWC2()	bfin_r4ad32(EBIU_DDRBWC2)
#defin4 bfin_write_EBIU_DDRBWC2(val)	DDRACCT()	befine bfin_read_SP4in_write32(EBIU_DDRBWC6, val)
#def52(EBIU_DDRBRC6)
#define b5rite_EBIU_DDRBWC1(val)	bfin_wrd_EB007-2008 Analog Devices I5ne bfin_read_EBIU_DDRBWC2()	bfin_r5ad32(EBIU_DDRBWC2)
#defin5 bfin_write_EBIU_DDRBWC2(val)	fin_read_EBefine bfin_read_SP5in_write32(EBIU_DDRBWC6, val)
#def62(EBIU_DDRBRC6)
#define b6rite_EBIU_DDRBWC1(val)	bfin_wrefin007-2008 Analog Devices I6ne bfin_read_EBIU_DDRBWC2()	bfin_r6ad32(EBIU_DDRBWC2)
#defin6 bfin_write_EBIU_DDRBWC2(val)	)
#define befine bfin_read_SP6in_write32(EBIU_DDRBWC6, val)
#def72(EBIU_DDRBRC6)
#define b7rite_EBIU_DDRBWC1(val)	bfin_wr val007-2008 Analog Devices I7ne bfin_read_EBIU_DDRBWC2()	bfin_r7ad32(EBIU_DDRBWC2)
#defin7 bfin_write_EBIU_DDRBWC2(val)	GC2, val)
#efine bfin_read_SP7in_write32(EBIU_DDRBWC6, val)
#def82(EBIU_DDRBRC6)
#define b8rite_EBIU_DDRBWC1(val)	bfin_wr_DDR007-2008 Analog Devices I8ne bfin_read_EBIU_DDRBWC2()	bfin_r8ad32(EBIU_DDRBWC2)
#defin8 bfin_write_EBIU_DDRBWC2(val)	2(EBIU_DDRMefine bfin_read_SP8in_write32(EBIU_DDRBWC6, val)
#def92(EBIU_DDRBRC6)
#define b9rite_EBIU_DDRBWC1(val)	bfin_wr_wri007-2008 Analog Devices I9ne bfin_read_EBIU_DDRBWC2()	bfin_r9ad32(EBIU_DDRBWC2)
#defin9 bfin_write_EBIU_DDRBWC2(val)	n_write_DMAefine bfin_read_SP9in_write32(EBIU_DDRBWC6, val)
#de1EBIU_DDRBRC3)
#definad32(1Brite_EBIU_DDRBWC1(val)	bfin_wl)	bAC0 Registers */

#defineCTL, vain_read_EBIU_DDRBWC2()	bfin_1_rea_write32(SIC_IAR8, vaine bfin_read(SIC_IAR2, val)
#dRBRC*
 * CopDMAC0_TCin_read32(ST()		bfin_rea)
#define b
#define bne bfin_reaTCS2()	bfin_re1e bfin_write_EBread(SIC_IAR2, val)DESC_PTR)
#define bfin_wril)
#define bfin_read_EBW_MBSCTL()	1read_EBIU_DDRBRW(EBI#defi1
#define bfin_write_EBn_wr(SPO_RDBRDDR() _IAR3)
#defineDMA0_Se_DMA0_NEXT_DESC_PTR(val) 	bfin_wrRBWC1()	bfin_read32(EBWC312(EBIU_DDRBRC3)
#definCONFIG(vine DESC_PTR)
#define bfin_wriWCfin_write32(EBIU_efine bfin_read1G(vaSIC__read_EBIU_MODE()1IG(vaIU_DDRBRC5)
#define bfin_al)
_SPORT1_TCR2()		bG()		X_CO_read30_NEXT_DESC_PTR(val) 	bfin_wr0_CONFIG(va5 bfin_write_D1A0_CONFIG(vae bfin_write_UART0X_MODESC_PTR)
#define bfin_wrifin_write32(EBWC532(SPORT1_MRCS0, 1DDR)
#define bfin_6 bfin_	bfin_e bfin_read_DM6TL)
#define bfTR)
#_reaMODIFY007-2008 Analog Devices IESC_PTR(val) 	bfin_wrSTART_ADDR)
#define bfin_)
#define bffin_write_DMA0_7)
#FY()DESC_PTR)
#define bfin_wriDDRBWC0(val)	bfin_write32(EBWMAC0 1U_ERRMST, val)
#define bf1DDRACCval)
#define n_write32(Ee bf(DMA)
#deread_DMADESC_PTR)
al)
#define bfin_read_DMA0_Y_MODIFCread_UART0_SCR()		bfin_r1rite32(EBITAead32(DMA0_CURR_DEURRDMA0_CURR_D#define bfin_wri
#define bDMA0__EBIU_DDRBWC2(val)	bfin_wrDMA032(SPORT1_MRCS01efine bfin_read_EARead32(DMA0_n_wr0_CONFIG()		Cfin_ bfial)

/*n_writeU_DDRBRC2(val)	6(EBIU_ERRMST, val)
#define bfite_EBIl)
#Y)
#define bfin_writeRDMA01fin_write32(Ee bf32(SPORTBIU_DDRBWC1)n_write32(EBIGU_DDRbfinADDR() 		bfin_read32(DMA0_START_ADDRC6)
#define bd16((SIC_IA1al)	bfin_write32(EGAC0_TCCMC2)
#define bfP()		bfin_read1n_reaRIPHERAL_MAPTCS2()	bfin_rebfin_read16(DMA0_CONFIG)
#define bfin_wr_write16(DMA0_PERI11fin_write_DMA0_IRQ_STATUS(val)fin_DESC_PTR)
#define bfin_wri 	bfin_wr_write_DMA0_PERIPHERAL_M21DRBWC0(val)	bfin_write32(1Gte32(EBIU_DDRBRC3(DMA0_X_COUN)		bY_COUNT, val)
#define bfin0al)
#define bfin_read_DMA0_Y_MODIFGC32(SIC_IAR4, val)
#dEBI10_PERIT()		bfin_read16(DMA0_X_****DESC_PTR)
#define bfin_wri(val)		MCEN32(EBIU_DDRBRC3)
#defin1n_write_D	bfin_read32(CHIP_write32(Ete_D32(SPORT1_MRCS0,#definNEXT_DESC_PTU_DDRCTL3)
#dal)
#define bfin_read_DMA0_Y_MODIFY)
#define bMCC16(SPI0_FLSPORT1_n_write32(ET_ADe bfin_rete_DDESC_PTR)
#define bfin_wri_X_MODIFY()		bfin_PE16(U_FLG)
#define n_read16(DOUNT()		bfin_reefine in_read16(DM(SIC_IAR2,al)
NT, val)
#define bfin1_CONFfine bfin_readY_MODIFY)
#define b2bfin_write16(DMA0_CONFIG,2 bfin_write_DMAC0_TCCNT(val)	bOUNTAC0 Registers */

#define2UNT()		bfin_DDRBWC1()	bfin_read32(2fine bfin_read_DMA0_NEXT_WC3, val)
#de(SIC_IAR2, val)
#definread_D, val)

/* RTC Regist1_write16MA1_CONFIG)
#define)
#defite32(DMA0_NEXT_DESC_PTR,2val)
#define bfin_read_DMA0_ST
#defwrite16(DMA1_X_MODIFY, vaSTART_ADDR)
#define bfin_write_DMA2_START_ADDR(val) 	bfin_wr2te32(DMA0_START_ADDR, val)
#de_Y_e_EBIwrite_DMA0_CURR_DA1_Y_C)
#define bfin_read_DMA1_Y_COUNT()fin_write_DMA0_CONFIG(val2		bfin_write16(DMA0_CONFIG, val)
#val)		bfin_write16(DMA1_Y_UNT()		bfin_read16(DMA0_X_COUNT)
#2efine bfin_write_DMA0_X_C2UNT(val)		bfin_write16(DMA0_X_	bfi 		bfin_read32e_DMA0_PEbfin)
#define bfin_read_DMA1_Y_COUNT()_MODIFY)
#define bfin_wri bfin_read_DMAite_RTC_ISTAT(valbfinval)		bfin_write16(DMA1_Y_write32(DMA1__DMA0_Y_COUNT()		bfin2efine bfin_readOUNT)
#defIU_DDRin_write_DMA0_Y_COUNT(vale_DMin_readIRQU_AMGUSMA1_CONFIG)
#define bfin_read_DMA1_Y_COUNT()START_ADDR)
#define bfin_write_DMAefine bfin_write_DMA0_A1_Pval)		bfin_write16(DMA1_Y_MA0_Y_MODIFY, val)
#define bfin_re2U_ERRMST, val)
#define bf2fin_read32(DMA0_CURR_DESC_PTR)fin_n_read32(CHIPIDbfin_PCURR_X)
#define bfin_read_DMA1_Y_COUNT()RR_DESC_PTR, val)
#define2bfin_read_DMA0_CURR_ADDR() 		bn_reval)		bfin_write16(DMA1_Y_fine bfin_write_DMA0_CURR_ADDR(valDRBWC4)n_write32(DMA0_CURR2ADDR, val)
#define bfin_read_D2(DMread_fin_Yrite16TCS2()	bfin)
#define bfin_read_DMA1_Y_COUNT()
#define bfin_read_DMA0_P	bfin_read32P()		bfin_read16(DMCURRval)		bfin_write16(DMA1_Y_COUNT, vaMA0_PERIPHERAL_MAP(val)	b2in_write16(DMA0_PERIPHERA) */

#define bfP()		bfin_read1DMA2BIU_ERRMST(val)	bbfinSTART_te16(DMA1_Y_MODIFY, val)
#define bfin_reMA0_CURR_X_COUNT(va2fin_write_DMA0_IRQ_STATUS(val)_MTCval)		bfin_write16(DMA1_Y_0_CURR_Y_COUNT()		bfin_read16(DMA02DRBWC0(val)	bfin_write32(2_write_DMA0_CURR_Y_COUNT(val)	FIG,bfin_read32(DMA1_CURR_AD2rite16(DMA1_Y_MODIFY, val)
#define b*/

#define bfin_read_DMA2_NEXT_DESC_PTR() 		bfin_read32_writwrite16(DMA1_X_MODIFY, vafin_write_DMA1_NEXT_DESC_PTR(val) 2bfin_write32(DMA1_NEXT_DE2C_PTR, val)
#define bfin_read_fine #defineead116(DMATCS2()	bf_PERIPHERAL_MAP()		bfin_read16(DMA1e_DMA1_START_ADDR(val) 	2fin_write32(DMA1_START_ADDR, vine ad16(DMA2_X_MODIFY)
#definFIG()			bfin_read16(DMA1_CONFIG)
#2efine bfin_write_DMA1_CONDMA2_STA		bfin_write16(DMA1_CON16(DbfinYread16(MA1_CONFIG)
#de1_X_COUNT()		bfin_read16(DMA1_X_Cdefine bfin_wfin_write_EBI3 bfin_write_DMAC0_TCCNT(val)	bDR()AC0 Registers */

#define3n_read_DMA1_X_MODIFY()		bfin_read13fine bfin_read_DMA0_NEXT_te32(EBIU_DDR(SIC_IAR2, val)
#din_rTART_ADDR*/

#ADDR() 	RT1_RCPTin_read_DMA0_CONFIG()val) 		bfiite32(DMA0_NEXT_DESC_PTR,3val)
#define bfin_read_DMA0_STTL0(v_ADDR(val) 		bfin_write32START_ADDR)
#define bfin_write_DMAGCTL(va_ADDR(val) 	bfin_wr3te32(DMA0_START_ADDR, val)
#deUS, #define bfin_writefine bfin_wriefine bfinTCS2()	bfin_reaMailbox DataTL0()	bfin_read32(EBIU_DDRCTL0)
#defin)B00_DATAal)	bfin_writeTL, val)
#Y_COUNT(C0(val)	bfin_write32(EBRMCMCY_COUNT()	******************Y()		bfin_read16(DMA2_Y_MBIU_DDRBRC1)
#define bY_COUNTPORT1_MCMC2)
#define bfi_MTCS2()FIG)
#defineval) 		write16TCS2()	bf_Y_COUNT()		bfin_ite1*/

#define bfiwrite_DMA1_CURRd16(DMA2_CURR_32(SPORT1_ad16(EBIU_MBSCTL)
#definte16(DMA()		bfin_read16(DMA2_CURR_Y_COUNT)
UART0_GCTL()		bfin_reaDMA3START_ADDR(val)	bfin_write16(DMA2_CURR_Y_COUNT, vAR7)
#define bONFIG()3_NEXT_DEST0_DLH)
#define M(val#DMA3_NEXT_DESC_PMA2_CURR_ADDR, val)
#de3_NEXT_DES_PTR, val)
#32(SPORT1_MRCS_MTCS2()	bLENGTine bfin_read_DMA0_NEXT_in_reSTART_ADDR() 	007-2008 Analog DevicDMA3_STwrite32(DM_MBSCTL, val)
#fine bfinMA3_STAn_read16(Dal) 	bfin_write32(TIMESTAMSIC_I_EBIU_ERRMST(val)	bDMA1_Y_MODIFTART_ADDR, val)
#define bfin_re1_Y_MODIFYd_DMAI * LicCONFIG)
#define31_Y_MODIFY)
#define bfin_write_DMA3_CONFIG(vIdefiine bfind16(DMA2_CURR_()NT, val)
in_read16(DMA2_CURR_Y_COUR_Y_A3_START_ADDR() 		bfin_read32ID_write_DMA1_CURRe16(DMA2_CURR_Y_COUNIval)
#define bfin_r(SPO(read16(_read16(MA1_CONFIG)
#define3n_reaCOUNT)
#define bfin_write/

#deIin_read32(SIC_IAR6in_write16(SPOMB01al)
#define bfind16(DMA2_CURR__Y_COUNTART_ADDR, val)
#define bfin__Y_COUNTA3_START_ADDR() 		bfin_read_Y_COUN)		bfin_n_write_DMA1_CURR3#define 32(SPA0_Y_COUNT, val)
#define DRBRC7,T()		bfin_read16(DMA3_fin_readbfin_UNT)
#define bfin_write_DMA3_R() 		b	bfin_write16(DMA3_Y_MODIFY, val)
#defi_write_CHMA Channel 3_reaDDR() 	) 		bfin_read32(DMA3_CURR_DESC_PTR)R() 	START_ADDR() 		bfin_read)		bfin	bfin_write16(DMA3_Y_MODIFY, val)
#defiDMA2_te16(DMA3_CONFIG, vafine , ) 		bfin_read32(DMA3_CURR_DESC_PTR)32(DMA3_STA bfin_read_DMA0_COfine bf	bfin_write16(DMA3_Y_MODIFY, val)
#)
#define bfi_EBIU_ERRMST(val) bfin, v) 		bfin_read32(DMA3_CURR_DESC_e bfin33_X_COUNT)
#define bfin_wrX_COUNT(	bfin_write16(DMA3_Y_MODIFY, val)
#n_write16(DMA3_Y_MODIFY_X_COU32(SA3X_COUNT(CURR_ADDR() 		bfin_read32(DMA3_Cread16(DMA3_Y_fine bfin_read_De bfin_HERAL(DMA2	bfin_write16(DMA3_Y_MODIFY, val)
#R_Y_COUNT, vPORT1_TCR2()		bMA2_C) 		bfin_read32(DMA3_CURR_DESC_ead16(DMA2_Y_CO32(DMA1_CURR_AD3IFY()_read_DT(val)		bfin_writeDMA3_CURR_Xbfin_read_SPORDMA3_CURR_ADDRDIFY, val)
()		bfin_read16(DMA3_bfin_wA3_CURR_define bfin_read_D(DMA1val)
#define bfin_read_D_COUNT, va2, val)
#define bfin_read_DMA3_T1_RCR1,	bfin_write32(TCS2()	bfin_reTCS2()	bDR)
#define bfin_write_DMA3bfin_wrread_DMA0_CONFIG()4START_ADDR() 		bfin_A0_Y_COUNT, val)
#define fine bf		bfin_read32(DMA4_NEXT_read32(DMA4val)
#define bfinread32(DMA4_COUNT(vART_ADDR() 		bfin_read32(DMA4_START_ADDR, val)
#define bfin_readbfin_wr_ADDR(val) 	bfin_write32(DMA4_STARTADDR)
#define bfin_write_DMA3rite32(ART_ADDR() 		bfin_read32(DMA4_START_ADD val)
#define bfin_read_DMn_writeADDR(val) 	bfin_write32(DMA4_STARTTUS)
#define bfin_write_DMA3__read32(RT_ADDR() 		bfin_read32(DMA4_STARTTUS, val)
#define bfin_read_DM4n_read1(DMA4_X_COUNT, val)
#define bfiERIPHERAL_MAP)
#define bfin_writeefineY_C_X_MODIFY)
#define bfin_write_DMA4__PERIPHERAL_MAP, val)
#define bfi_write16(DM(DMA4_X_COUNT, val)
#define bfiA3_CURR_X_COUNT)
#define bfin_write_read16(DMA4_X_MODIFY)
#define bfin_write_DMA4_X_COUNT, val)
#define bfin__X_MODIFY, val)
#define bfin_read_DM6(DMA3_CURR_Y_COUNT)
#define bfi, valCOUNT(bfin_write_DMA0_CURR_DUNT)
MOe bfin_write_DMA3_CONFIG(v4_
/* DMA Channel 4 Registers */

fine bA4al) 		bfin_wriTCS2()	bfin_rea_X_COUNT)
#define bfin_wri4
#definIC_IAR3(val)	be bfin_read_DMA3_bfin_wrR(val) 	bfin_write32(DMA4_NEXbfin_wriDR)
#define bfin_write_DMA3bfin_wr2(DMA4_CURR_DESC_PTR, v		bfin_reMA4_CURA0_Y_COUNT, val)
#define l)
#defCOUNT, val)
#define bfin4bfin_writen_read_DMA0_CONFIG()_IRQ_STATRR_X_COefine bfin_write_DMA4_IRQ_STATUS(val)		R, val)
#define bfin_readRR_X_COl)
#define bfin_read_DMA4_PERIPHERAADDR)
#define bfin_write_DMA3 val)
#efine bfin_write_DMA4_IRQ_STATUS(val)		 val)
#define bfin_read_DC_PTR, l)
#define bfin_read_DMA4_PERIPHERATUS)
#define bfin_write_DMA3_Y_COUNTefine bfin_write_DMA4_IRQ_STATUS(vaTUS, val)
#define bfin_read_DM(DMA1_CUl)
#define bfin_read_DMA4_PERIPERIPHERAL_MAP)
#define bfin_writeval)
#deefine bfin_write_DMA4_IRQ_STATUS(va_PERIPHERAL_MAP, val)
#define bfiDMA0_CONFIGl)
#define bfin_read_DMA4_PERIPA3_CURR_X_COUNT)
#define bfin_write__DDRBRC3(vaefine bfin_write_DMA4_IRQ_STATUS(vaX_COUNT, val)
#define bfin_	bfinl)
#define bfin_read_DMA4_PERIP6(DMA3_CURR_Y_COUNT)
#define bf6(DMA3in_write5COUNT(val)	n_read_DMA0_CONF_DESC_PTR(val) 	bfefine bfi
/* DMA Channel 4 Registers */

#defineFIG, val)_read_DMA5_C32(SPORT1OUNT()		bfin_read16_DESC_PTR, vPER4al) 		bfin_write32(DMA4_CURR_Aval)	b5R(val) 	bfin_write32(DMA4_NEXrite_DMDMA2_CURR_ADDR, val)
#de3_NErite_DM, val)
#def5
#define bfin_read_DMA1_Y_CA0_Y_COUNT, val)
#define _DESC_P)		bfin_reaSIC_ISR0, val)
#defY()		A5_X_MODIFYOUNT, val)
#fin_wr16(DMA0_X_MODIFY()		bfin_read16(DMA5_X_MODIFY)R, val)
#define bfin_readl)
#defY(val) 		bfin_write16(DMA5_X_MODIFYADDR)
#define bfin_write_DMA3_read32(SPMODIFY()		bfin_read16(DMA5_X_MODIFY)_DMA4_X_COUNT(val)		bfin_write16Y(val) 		bfin_write16(DMA5_X_MODIFYTUS)
#define bfin_write_DMA3_, val)
#deMODIFY()		bfin_read16(DMA5_X_MODTUS, val)
#define bfin_read_DM2(DMA1_CY(val) 		bfin_write16(DMA5_X_MOERIPHERAL_MAP)
#define bfin_write11()		bfin32(DMA5_CURR_DESC_PTR)
#define bf_PERIPHERAL_MAP, val)
#define bfiCOUNT)
#defY(val) 		bfin_write16(DMA5_X_MOA3_CURR_X_COUNT)
#define bfin_write__Y_COUNT(vafin_read32(DMA5_CURR_ADDR)
#define X_COUNT, val)
#define bfin_5)
#dY(val) 		bfin_write16(DMA5_X_MOD(DMA3_CURR_Y_COUNT)
#define bfX_MODin_write_DMA2_PERIPHERAL_write32(16(D_PERIPHERAL_MAP)
#define Xval)
#define bfin_read_DMA4_CURR_define IFY()		ead_DMA3COUNT(MA1_CONFIhannel 4 Registers */5read_DMA4_NE5al) 		bfin_write32(DMA4_CURR_A(DMA2_CR(val) 	bfin_write32(DMA4_NEX(DMA2_CUDR)
#define bfin_write_DMA3(DMA2_C bfin_read_DM_X_COUNT()		bfin_red_DMA5_A0_Y_COUNT, val)
#define _read16(DMA5_te_DMA3_CURR_Y_COUNT(val)	b5UNT(0_Y_COUNT, val)
#define bf*
 * Co_DMA5_CURR_Y_COUNT()		bfin_read16(DMA5_R, val)
#define bfin_readMCR()		bbfin_read_D_COUNT(val)	bfin_write1_DMA4_CURR_X_COUNT()		bfin_rearite16(DMA5_CUChannel 4 Registers */d16(DMA5_ val)
#define bfin_read_Dad_DMA5d32(DMA6_NEXT_DESC_PTR)
#define bfiTUS)
#define bfin_write_DMA3_ADDR() 		bfin_read3_COUNT()		bfin_read16(DTUS, val)
#define bfin_read_DMead_DMA5d32(DMA6_NEXT_DESC_PTR)
#defineERIPHERAL_MAP)
#define bfin_writen_write_	bfin_write32(DMA6_START_ADDR, val)_PERIPHERAL_MAP, val)
#define bfiP, val6read_DMA5_CURR_Y3_CURR_Y_COUNT(val)A3_CURR_X_COUNT)
#define bfin_write_bfin_write1	bfin_write32(DMA6_START_ADDR, val)32(DMA5_START_ADDR)
#define b(UAR32(DMA6_NEXT_DESC_PTR)
#define (DMA3_CURR_Y_COUNT)
#define bfrite32(S32(DMA5_CNT)
_COUNT()		bfin_read16fin_read_DMA4_NEXT_DESC_PTR
/* DMA Channel 4 Registers */

DIFY()_X_MODIA6_Y_COUNT32(SPORT1_MRCSne bfin6(EBIU_DDRBRC0, val)
#deffi6al) 		bfin_write32(DMA4_CURR_AMA6_Y_CR(val) 	bfin_write32(DMA4_NEXMA6_Y_CYDR)
#define bfin_write_DMA3MA6_Y_Cn_read_DMA6fin_read_DMA2_CURR_DESCA6_Y_CURR_Y_COUNT)
#define bfin_wr6_C_DESC_PTR() A4_CURR_DESC_PTR(val) 	DMA6_Y_C, val)
#defiTCS2()	bf_MAP)
#MA6_CURR_DESC_PTR() 		bfin_read32(DMA6_R, val)
#define bfin_readORT1_MRC_DMA6_CURR_DESC_PTR(val) 	bfin_wriADDR)
#define bfin_write_DMA3bfin_write_DURR_DESC_PTR() 		bfin_read32(DMA6_ val)
#define bfin_read_DMMODIFY_write_DMA6_CURR_ADDR(val) 		bfin_wad_DMA4_X_MODIFY()		bfin_read16(DwrDRCTL2(RR_DESC_PTR() 		bfin_read32(Din_write_DMA5_CURR_DESC_PTR(val) 	brea_write_DMA6_CURR_ADDR(val) 		bfERIPHERAL_MAP)
#define bfin_writeAP_writeMA6_CURR_DESC_PTR() 		bfin_read32(D_PERIPHERAL_MAP, val)
#define bfite32(DMA6_N_write_DMA6_CURR_ADDR(val) 		bfA3_CURR_X_COUNT)
#define bfin_write_in_write_DMMA6_CURR_DESC_PTR() 		bfin_read32(DX_COUNT, val)
#define bfin_rite1_write_DMA6_CURR_ADDR(val) 		bfwrite16(DMA6_X_MODIFY, val)
#dete32(val)
#define bfin6MA2_CURR_Y_CO32(DMAbfin_read32(DMA4_CURR_ADDR)
/* DMA Channel 4 Registers */

2(CHIPI3_CURR_Y_COUNT(val)	bA ChannelUNT, val)

/* DMA Chann bfin_read_7al) 		bfin_write32(DMA4_CURR_AFIG, vaR(val) 	bfin_write32(DMA4_NEXFIG, valDR)
#define bfin_write_DMA3_read_DMDMA7START_ADDR() 	)
#define bfin_read_A0_Y_COUNT, val)
#define val)	bfin_wrifin_read7read_DMA5_CONFIG()			TART_ADDR() 		bfin_read32#definn_ren_write_DMA7_START_ADDR(val) 	bfin_writR, val)
#define bfin_readDMA7CONe bfin_read_DMA7_CONFIG()			bfin_reADDR)
#define bfin_write_DMA3_5_CURRn_write_DMA7_START_ADDR(val) 	bfin_writ val)
#define bfin_read_DSC_PTR,e bfin_read_DMA7_CONFIG()			bfin_reTUS)
#define bfin_write_DMA3_TL1, val_write_DMA7_START_ADDR(val) 	bfin_TUS, val)
#define bfin_read_DMl)
#defie bfin_read_DMA7_CONFIG()			bfiERIPHERAL_MAP)
#define bfin_writeMAP)
#dein_write16(DMA7_X_MODIFY, val)
#defOUNT()		bfin_read16(DMA6_CURR_X_CO_DMA7in_wre bfin_read_DMA7_CONFIG()			bfiA3_CURR_X_COUNT)
#define bfin_write_RR_DESC_PTRin_write16(DMA7_X_MODIFY, val)
#defbfin_read16(DMA6_CURR_Y_COUNT)
#e bfin_read_DMA7_CONFIG()			bfiwrite16(DMA6_X_MODIFY, val)
#deADDR(ne bfin_read_DMA7l) 		bfin_wrin_read_ bfin_wA7_CONFIG()	32(SPORT
/* DMA Channel 4 Registers */

l)
#de 		bfin_read32(DMA4_NEXT_#definfin_wri_X_COUNin_write16(DMA5_X_MO8al) 		bfin_write32(DMA4_CURR_An_read_R(val) 	bfin_write32(DMA4_NEXn_read_DDR)
#define bfin_write_DMA3_fin_ren_write32val)
#define bl)
#define bfin_A0_Y_COUNT, val)
#define b_read_DMA7fin_write_DMA2_PERIPHERALefine A7_IRQ_STATUS_DESC_PTR(val) 	l) 	bfiMA7_IRQ_STATUS, val)
#define bfin_read_R, val)
#define bfin_read_PTR, v16(DMA7_PERIPHERAL_MAP)
#define bfiADDR)
#define bfin_write_DMA3EXT_DESMA7_IRQ_STATUS, val)
#define bfin_read_ val)
#define bfin_read_Dl)
#def16(DMA7_PERIPHERAL_MAP)
#define bfiTUS)
#define bfin_write_DMA3_in_readMA7_IRQ_STATUS, val)
#define bfin_rTUS, val)
#define bfin_read_DMn_read_D16(DMA7_PERIPHERAL_MAP)
#define(val)	bfin_write16(DMA6_PERIPHERAL8ad16(DMA7_IRQ_STATUS, val)
#define bfin_rOUNT()		bfin_read16(DMA6_CURR_X_COTART_ADDR(16(DMA7_PERIPHERAL_MAP)
#defineA3_CURR_X_COUNT)
#define bfin_write__read8COUNTDESC_PTR)
#define bfin_write_DMA8_NX_COUNT, val)
#define bfin_A7_PE16(DMA7_PERIPHERAL_MAP)
#defineSC_PTR(val) 	bfin_write32(DMA7_CART_n_read16(DMA7_CURR_Y_COUT_ADDRine bfiDESC_#define bfin_read_DMA5
/* DMA Channel 4 Registers */

DR, vaC_PTR() 		bfin_read32(DMA8__DMA16(DMA5_X_MODIbfin_write16(DMA32(S9al) 		bfin_write32(DMA4_CURR_Arite16(R(val) 	bfin_write32(DMA4_NEXrite16(DDR)
#define bfin_write_DMA3rite16(efine bfin_write_DMA85_CURR_Y_COUN#defiA0_Y_COUNT, val)
#define 
 * Copval)
#define bfin(val_COUNT()		bfine32(DMA6_START_ADDR,(val) 		bODIFY()write_DMA8_X_MODIFY(val) 		bfin_write16R, val)
#define bfin_readA6_CURRn_read_DMA8_Y_COUNT()		bfin_read16(ADDR)
#define bfin_write_DMA3fin_reawrite_DMA8_X_MODIFY(val) 		bfin_write16 val)
#define bfin_read_Dal)
#den_read_DMA8_Y_COUNT()		bfin_read16(COUNT)
#define bfin_write_DMA7_CUDESwrite_DMA8_X_MODIFY(val) 		bfin_wriTUS, val)
#define bfin_read_DMdefine bn_read_DMA8_Y_COUNT()		bfin_reaERIPHERAL_MAP)
#define bfin_write_COUNT)Uwrite_DMA8_X_MODIFY(val) 		bfin_wri_PERIPHERAL_MAP, val)
#define bfi		bfin_re, n_read_DMA8_Y_COUNT()		bfin_reaval)		bfin_write16(DMA6_X_COUNT, val)ite_DMA2_Pwrite_DMA8_X_MODIFY(val) 		bfin_wriX_COUNT, val)
#define bfin_UNT, val)
#define bfinNT()		bfin_reawrite16(DMA6_X_MODIFY, val)
#deR_X_Ce16(DMA5_X_MODI8DMA7_PERIPH32(SPORT1_efine bf16(DMA0_Y_COUNT, va
/* DMA Channel 4 Registers */

A8fin_in_read_DMA5_X_COUNT()		bfin8_PA8nel 7 RegA1_Y_MODIFY(val) 		bfinval)
#define bfind16(DMA2_CURRfin_readR(val) 	bfin_write32(DMA4_NEfin_read_DR)
#define bfin_write_DMAfin_readRR_X_COUNT)
#defi#define bfin_write_DMAPORT1_MCMC2)
#define bfi_write_DHERAL_MAP()		bfin_read16*/

#define(DMA8_X_COUNT)_DMA4_NEXT_DESad_PLL_L#define bfin_write_DMA8_CURR_Y_COUNT(vaad16(EBIU_MBSCTL)
#definADDR() 	T, val)

/* DMA Channel 9 RegistersADDR)
#define bfin_write_DMADMA9MA8_#define bfin_write_DMA8_CURR_Y_COUNT(va val)
#define bfin_read_Dn_reread_EBal)

/* DMA Channel 9 RegistersTUS)
#define bfin_write_DMA3in_write#define bfin_write_DMA8_CURR_Y_COUNTUS, val)
#define bfin_read_D9CURR_ADOUNT, val)
#define bfinl 9 RegisERIPHERAL_MAP)
#define bfin_writbfin_read#define bfin_write_DMA8_CURR_Y_COUN_PERIPHERAL_MAP, val)
#define bf32(DMA1_CURRval)		bfin_write16(DMA9_CONFIG,A3_CURR_X_COUNT)
#define bfin_writein_read169__DMA9_START_ADDR() 		bfin_read32(DMAX_COUNT, val)
#define bfin_DESC_val)		bfin_write16(DMA9_CONFIG,write16(DMA6_X_MODIFY, val)
#dA6_CURPERIPHERAL_MAP)
#defin9T()		bfin_SC_PCURR_Y_COUNT(val)	bl 9 Regi
/* DMA Channel 4 Registers */
)
#defie32(DMA6_START_ADDR,9read_DMA4_fin_read_DMA7DMA0_CONFIG()read_T_D(val) 	bfin_write32(DMA8_STMA3in_writeOUNT, val)
#define bfin_MODMOval)	bfin_write16(DMA6_CURRY_COUNTbfin_reaine bfin_write_DMA9_YMA6_CURR_DESC_PTR(bfin_write16(DMA9_Y_COUNTefine bfin_write_DMA9_Y_MOOUNT, val)
ART_ADDin_write_DMA9_Y_MODIl) 		bfin_wrifine bfin_write_DMA9_YMA6_CURR_DESC_PTR(	bfin_read32(DMA1_CURR_AD_Y_COUNT, v bfin_read_DMA0_CONFIG()e_DMA7_PERR_ADDR() 		bfin_read32(DMA9_CURRA9_CUR#define bfin_write_DMA3_ad_DMA3_IRQ16(DMA7_CURR_X_COUNT, vae bfin_TUS, val)
#define bfin_read_9_CURIR)
#define bfS(val)		bfin_writefine bfin_in_write16(DMA3_Y_MODIFYefin1_write16(DMA8_P_write32(DMA8_STA_CUR_COUMAP()		bfin_read16(Dfin_read_DM val)
#define bfin_read_DMA9_5_CU_COUNT#define bfin_re3_CURR_Y_COUNT(val)1read16(DMA9_CURR_S(val)		bfin_writ_write_DMA9_9_PERIPHERAL_MAP, val)
#define _COUNT()		_COUNT()		bfin_read16(DMA9)	bfin_writete_DMA3_CURR_Y_COUNT(val)	bfin_1MA2_CURR_Y_COUNT, vwrite_DMAn_read9_PERIPHERAL_MAP, val)
#define e32(DMA6_NEXT_DESC_PTR, _MODIFYte16(DMA6_CURR_hannel 7 Reg(SIC_IAR2,writeDDR)
#define bfin_write_fin_write16(DMA0_CURR_Y_COUNTwrite_#define bfin_read_DMA4_e bfin_reaad_DMfine bfin_rea0te_DMA7_START_AIU_Ete32(DMA4_CURR_DESC_PTR, vNEXT_DES10_S9_PERIPHERAL_MAP, val)
#definMA7_IRQ_STATUS)
#define bfin_writete16(DM17_IRQ_STATUS)
#define bfin_write_DMDMA1bfin_write16(DMA9_Y_COUNT4US, val)
#define bfin_read_DM_writMA3_CONFIG)
#define ADDR)
#define bfin_wriA7_IRQ_STATUS)
#define bfin_write_DMDMA1	bfin_read32(DMA1_CURR_ADDDR, val)
#define bfinCURR_ADDR(, vn_write32FIG(val)		bfin_write16(DMA10_CONFIGUS)
#define bfin_write_DMA9_IRQ_SDESC_PTR, val) 		bfin_write1632(DMA6_n_write_DMA3_CONFIG(v1_read_D_DESC_RIPHERAL_MAP()		bfin_read16(D_write_D_read16(DMA2_Y_CO32(DMA1_CURR_A1efine bfin_DESC_PTR(val) 	bfin_val)
#def bfin_write_DMA10_X_MODIFY(val)bfin_read_DMA9_CURR_X_COUNT()		bfT)
#define bfin_write_SC_PTR, v_NEXT_DES1)
#define bfin_write_D, val)
#defi_CURR_0rite_ bfin_write_DMA10_X_MODIFY(val)in_read_DMA9_CURR_Y_COUNT()		bfin_reDIFY()		bfirite_DMA4_CURR_DESC_PTR(val) 	bf1e16(DMA0_Y_COUNT, val)
#defi_NEXT_ bfin_write_DMA10_X_MODIFY(val)A Channel 10 Registers */

#defin_write_DMA4_IRQ_ST7_START_ADDR(val)al)	bMA10__X_COUNT)
rite_SIC_IAR
#define bfin_write_DMA10_NEXT_D bfin_read_DMA0_CONFIG()_IRQ_STAEBIU_Ead_DMA10_X_COUNTite_DMA7_Pn_writebfin_write_DMA0_CMA10_CURR_ADDfin_read bfin_write_DMA10_X_MODIFY(vane bfin_read_DMA1e_DMA4_CURRefine ERIPHERAe bfin_read_DMA10_X_COUNTefine bfin_reabfin_write16(DMA9_Y_COUNT9_PERIPHERAL_MAP(val)	bfin_wrin_reaR_X_COUNTin_write_DMA1_CURR_MA10_PERIPHE, ne bfin_read_DMA10_X_COUNTefine bfin_rea	bfin_read32(DMA1_CURR_ADin_read_DMA9_CURR_X_COUNT(val)	bfinn_write_DPHERAL_MAP(val)	bfin_write16(DMA1
#define bfin_read_DMA10_X_MODIFY(e_DMA4_IRQ_STCURR_Y_COUNT)
#deMA2_Y_COUl)	bfin_bfin_read_DMA9_val)	bfin_wRIPHERAL_MAP()		bfin_read16(Dn_write_DMA4_CURR_in_read_DMA4_NEXT_DES_ADDRrite_DMA4_IRQ_ST_NEXT_DESC_ite16(DMA		bfin_read16(DMA10_CURR_Y_COUNbfin_read_DMA9_CURR_X_COUNT()		bfTART_ADDR(val) 	bfi5
#define bfin_read	b1DMA0_CONFIG()ne bfin_write_DURR_Y_ART_ADDR() 			bfin_read16(DMA10_CURR_Y_COUNin_read_DMA9_CURR_Y_COUNT()		bfin_reSTART_ADDR(val) 	bfi_read_DMA5_CONFIG()			b1SC_PTR(val)
#define bfin_wri, val)		bfin_read16(DMA10_CURR_Y_COUNA Channel 10 Registers */

#def)
#define bfin_read_DMAefine bfNT)
#dDDR)Cn_readn_read_DMA1_Y_CO0ad16
#define bfin_write_DMA10_NEXT_DTR)
#define bfinne bfin_read_DMAADDR)
NFIG(val)		bfin_wri1_CURR_ADDR)COX_MODIFYUNT)
#define bfin_writval) 		b		bfin_read16(DMA10_CURR_Y_COT(val)		bfin_S(val)		bfin_write16(fine bfiin_write32(SIC_IAR8, va_ADDR)
#define3_CURR_Y_COUNT(val)	be bfinn_read16(DMA10_Y_COUNT)
#defiY()		bbfin_writ bfin_read_DMA1_Y_CO)
#dwrite16(Dbfin_read_DMA10_Y_MODIFY()	ODIFY(val) 			bfin_read32(DMA1_CURR_AD1_Y_MODIFY(val) 		bfiread16(DMS(val2(DMA1_CUbfin_read16(DMA11_Y_COUNT)
#defin
#define bfin_read_DMA10_X_MODIFY()		bfin_rereadrite_DMA4_CURR_D
#defineread_DMA10_X_COUn_wr_COUNT()		bfin_define bfin_write_DMA10_CURR_Y_COUNT(v_PTR(valbfin_read32(DMA4_CURR_1AL_MAP)
#define DMA10_CURR_ADDRDR() 		bfiin_read_DMA11_CURR_DESC_PTR() bfin_read_DMA9_CURR_X_COUNT()		bffin_read_DMA0_CONFIG()te32(DMine bfin_write32(DMA0_STAn_write_DMA11__DESC_P	bfin_write1val)
#define bfin_read_DMA11_CUin_read_DMA9_CURR_Y_COUNT()		bfin_reSC_PTR, vaUNT()		bfin_read16(DMA7_CURR_Y_CO1in_write_DMAERAL_MAP)
#definrite_Dval)
#define bfin_read_DMA11_CU2(DMA10_CURR_DESC_PTR, val)
#defineDESC_PTR, vaead16(DMA10_CUURR_Y_Cne bf_write_DMA1_CURR_COUNT)
#de
#define bfin_write_DMA10_NEXT_DMA10_CURR_X_COUNT)
#define bfin_MA10_Yn_read_DMA5_X_COUNT()		bfin1_X_CO(DMA2_CURR_Y_COUNT)
32(DMA1_CU_write_RTC_ICTLd_DMA11_CURR_DESC_PTR(n_write_DMA5_CURR_S(val)		bfin_wriRR_ADDR, 16(DMA11_Y_COad16(DMA10_CURR_Y_COUNT)
bfin_write16(DMA11_X_MODI) 	bfin_write32(DM_NEXT_DESC_PTR() NEXT_DESCe bfin_read_DMA10_X_COUs */

#defad16(DMA11_Y_COad16(DMA10_CURR_Y_COUNT)
	bfin_read32(DMA1_CURR_ADrite_DMA9_Y_MO6)
#define bfin_write_D)
#defiCOUNT, val)

/* MDMA Stream 0 Reg
#define bfin_read_DMA10_X_MODIFY()
#define bfin_read_DMA6 	bfinURR_Y_CO)
#define bfin__write32(SIC_IAR8, vRIPHERAL_MAP()		bfin_read16(D(DMA4_X_COUNT, val)
#def_D0_STAL_MAP()	ad_DMA0_CURR_DESC_PTR(ne bfiX_CO(MDMA_D0_) 		bfin_read32(MDMA_D0_START_Abfin_read_DMA9_CURR_X_COUNT()		bfR)
#define bfine bfin_read_DMA5R_Y_COUNT1_X_COUNT)
#32(DMA6_NEXT_DESC_PTR, fin_read_DMA) 		bfin_read32(MDMA_D0_START_Ain_read_DMA9_CURR_Y_COUNT()		bfin_reT_ADDR, val)
#define bfinDMA9_CURR_Y_COUNT(1DIFY()		_COUNT, va_DMA11_NEXTfine ) 		bfin_read32(MDMA_D0_START_A2(DMA10_CURR_DESC_PTR, val)
#defin bfin_read_MDMA_DDMA Channel 4 Reg 		bfefine bfin_write_DMA11_X_CU
#define bfin_write_DMA10_NEXT_D)
#define bf6_CURR_DESC_PTR, valfin_wri#define bfin_writd16(DMA9_CURR_X_COUNT)
#define bfi_write16(MDMA_D0_YS(val)		bfT)
#definewrite16(DMA6_X_MODIFYURR_ADDR) 		bfin_read32(MDMA_D0_START)		bfin_read16(MS(val)		bfin_write6(DMA10_Y_COUNT)
#defi_COUn_wrRAL_MAP, vaine bfin_wrADDR() 		bfin_read3MA9_CURR_
#define bfinead_MDM1_Y_MODIFY, va6_CURR_DESC_PTCR1,ne b Stream_ADDR, val)
#define bfin_d_DMA10_IRQ_ST16(DMMe bfin_write_DMA3_CONFIG(v_COUNT)
#define bPTR, val)
#dbfin_wefine bfidefine bfin_read_MDMfin_write16(M
#define bfin_read_DMA10_X_MODIFY()rite16(DMA6n_write_DMA11_IRQ_fine bfin_ bfine bfin_		bfin_read16(Dal) 	bRIPHERAL_MAP()		bfin_read16(Define bfin_read_MDMA_D#define bfin_read(val) 	bfin_read16(ad16(DMA10_CUn_write16)		bfin_read16(MDMA_D0_IRQ_STATbfin_read_DMA9_CURR_X_COUNT()		bf10_CURR_X_COUNT)
#define bfin_wMA_D0_CURX_COChannel 4 Registers */PTR, vaX
#definin_rea)		bfin_read16(MDMA_D0_IRQ_STATin_read_DMA9_CURR_Y_COUNT()		bfin_re_MDMA_D0_PERIPHERAL_MAP(val)	bfin_wel 7 Reg1MA_D0_PERIPHERAL_MAP, vadefifin_rea		bfin_read16(MDMA_D0_IRQ_STATA Channel 10 Registers */

#defUNT(val)	fin_write_CHdefine bfin7_readd16(_read_rite_DMA9_Yn_read16(M
#define bfin_write_DMA10_NEXT_D_write_DMA7_START_ite32(DMA4_NEXT_DESCn_read_DMA4_NEXT_DESC_PTR(#define 		bfin_wriTART_ADDR() 	S(val)DDR() 		al)
#define bfin_read_MDMA_D0ead_DMA0_CONFIG()A7_CONFIG()	NT, valne bfSn_read__Y_COUNT(val)	bfS)
#define bfin_0_CURR_Y_COUNT(val)	bfin__ADDR, val)
#define bf_CURR_ADD LicCOUNT(valefine bfin_write_MDMRR_Y_COUNT)
#_read_DDMA_S0_START_ADDR() 		bfin_read32(ine bfin_write_DMA11_X_MMDMA_S0_Sdefine bfin_read_MDMA_D0_X32(DMA6_S_write32(MDMA_S0_START_ADDR, val)
#define bfin_read_DMA10_X_MODIFY(val)
#define bfin_read_DMA bfine bfin_C_PTR)
#define bfS2(DMA10_Cl)
#defiRIPHERAL_MAP()		bfin_read16(Define bfin_read_DMA11 bfi16(DMA0_Y_COUNERIPHERAL_MAP()		_MODIFYte16(MDMAdefine bfin_write_MDMA_S0_X_COUNT(val)	bfin_read_DMA9_CURR_X_COUNT()		bfin_read_MD6_CURR_DESC_PTR, val)efine bfi1Y_MODIFY)
#UNT()		bfin_read16(DMA7RR_ADDR)
#defin_write_MDMA_S0_X_COUNT(val)	in_read_DMA9_CURR_Y_COUNT()		bfin_rebfin_read16(MDMA_S0_X_COUNT)efine bfin_readfin_write16(bfin_write32val)

NFIG)fin_write_MDMA_S0_X_COUNT(val)	A Channel 10 Registers */

#defl) 		bfin_write32(TCS2()	bfin_read32(R_Y_CT_ADDR() )
#define bfin_wri
#define bfin_write_DMA10_NEXT_Din_wriwrite_DMA7_PERIPHERAL_MAP(0_X_CUval)
#defineMA_S0_X_C(DMA9_IRQ_STAn_read16(DMA7_PERIPH32(DMA6_S_Y_COUNTfin_write_MDMA_S0_X_COUNT(valMODIFY()	d_MDMA_S0_CURl)
#define bSTATUS)
C_PTR, val)
#defineS(val)		bfin_write160_CURR_Y_COUNT(val)	bfin__Y_COUNT)
#defne bfin_write_DMA11_PMDMA_S0_Cwrite_MDMA_S0_X_C2(DMA11_CURR_ADbSC_PTR, val)
#defineCURR_ADDR, val)
#defiine bfin_write_DMA11_X_Mdefine bfin_read_MDMA_D0_XY()		bfX9_IRQ_ST, define bfin_write_MDMA_S0_IRQ_STA
#define bfin_read_DMA10_X_MODIFY(		bfin_read16(DMA11_X_MOin_rea bfin_readdefine bfin_readrite_SIC_IARn_wriRIPHERAL_MAP()		bfin_read16(DY()		bf_NEXT_DESC_PTR() 	 bfin_read_MDC1_COUNT)
#d_COUNT)
#define bfin_bfin_read
#define bfin_read_MDMA_S0_CURRbfin_read_DMA9_CURR_X_COUNT()		bfA8_NEXT_DA7_CONFIG)
#define bfi_X_COUNT)
	bfin_write16(DMA7_X_COUNT, val)
#d
#define bf
#define bfin_read_MDMA_S0_CURRin_read_DMA9_CURR_Y_COUNT()		bfin_reCOUNT(val)		bfin_write16(DMA3_X_COUA8_CONFIbfinADDR)
#define bfin_writ8_(val)	
#define bfin_read_MDMA_S0_CURRrite16(MDMA_S0_Y_MODIFY, val)
#dONFIG(val)		bfin_wrie bfin_writeX_CORT_ADal) 	bfin_writMA_S0_X_efine
#define bfin_write_DMA10_NEXT_Dte16(MDMA_D0_PERIPHERAL_(val) 		defineRQ_STATUS)
#define bfin_write_MDMrite16(DMA3_Y_MODI(val) 		b, vRR_Y_COU
#define bfin_read_MDMA_S0_CU_MDMA_D1_START_ADDR(vwrite16(DMA6_STATUS)
te32(WDOne bfin_reaMDMA_D0_ST_MDMA_S0_Cine bfin_read_MDMA_S0_IRQ_Sfin_write16(DMA9_X_MODIFY)
#e bfin_wread16(in_write16(MDad_DMAADDR, val)
#define 16(MDMA_D1_CONFIG, val)
#define bfiine bfin_write_DMA11_X_M6(MDMA_D1ad16(MDMA_S0_Y_COUNT)
#de8ine bfin_write_MDMA_D1_X_COUNT(val)		bfin_w#define bfin_read_DMA10_X_MODIFY(A0_Y_COUNT, val)
#define bfin8IG()		bfi_S0_CURR_X_CDCOUNT)
#defin_STATUS)RIPHERAL_MAP()		bfin_read16(DY_COUNT,7_START_ADDR(val) 	bfin_writ_read_	bfin_write16(MDMA_S0_IRQ_STAL)
#define bfread16(MDMA_D1_Y_COUNT)
#debfin_read_DMA9_CURR_X_COUNT()		bfin_re bfin_MA7_PERIPHERAL_MAP(vC_PTR)
#d1MA8_IRQ_STA7-2008 Analog Devices IART_ADDR, vafin_read16(MDMA_D1_Y_COUNT)
#dein_read_DMA9_CURR_Y_COUNT()		bfin_reMA11_IRQ_STATUS, va_MAP(val)	bfin_write16(D)		bfin_write16te16(DMA9_#defite16(fin_read16(MDMA_D1_Y_COUNT)
#deA Channel 10 Registers */

#defn_read_DMA9_CURR_X_COUNT)
#define bfiODIFY_ADDR() 		bfiMA_D1te16(MDMA
#define bfin_write_DMA10_NEXT_Dad16(DMA8_X_COUNT)_DMA4_NEXT_DESURR_ADCOUNT(val)		bfin_write16(DMA3_X_2)	bfin_write16(DMA8_CURR_X_COUMA11_IRQR(val) 	bfin_write32(DMA4_NEMA11_IRQ_DR)
#define bfin_write_DMAMA11_IRQ_MAP)
#define bfinRR_ADDRrite_MDMA_S0_CPORT1_MCMC2)
#define bfi_MDMA_S0_32(MDMA_D1_START_ADDR, val)
_ADDRPwrite_MDMA_D1_X_CURR_Y_COUNTfin_read_MDMA_D1_CUMAP)
#define bfin_write_MDMAal)

/* DMA Channel 3 RegistNT)
te16(MDMA_D1_PERIPHERAL_MAP, val)
#RAL_MAP)
#define bn_read16(DD1_X_CUR_ADDR)
#define bfdefine bfin_write_MDMAART_ADDR(val) 	bfin_writn_read_Mte16(MDMA_D1_PERIPHERAL_MAP, val)
#TUS)
#define bfin_write_DMA3d_EBIU_RDMA_D1_CURR_Y_COUNT()	bfin_read16(MTUS, val)
#define bfin_read_D bfin_reate16(MDMA_D1_PERIPHERAL_MAP, vaERIPHERAL_MAP)
#define bfin_writS_write_MDMA_D1_CURR_Y_COUNT()	bfin_read16(M_PERIPHERAL_MAP, val)
#define bfDDR() 		bfinte16(MDMA_D1_PERIPHERAL_MAP, vaA3_CURR_X_COUNT)
#define bfin_write_e_MDMA_S0_BIU_DDRBWC1)
#defidefine bfin_write__write16(MDMA_S0_PERIPHERA, val)te16(MDMA_D1_PERIPHERAL_MAP, vawrite16(DMA6_X_MODIFY, val)
#d16(DMA7CONFIG, val)
#define bfART_ADDR, valal)
#MDMA_D1_CURR_ADDR(val)
/* DMA Channel 4 Registers */
U_DDRCTLMA_S1CURR_ADDR, val)
#define bRegis_MDMA_S0_CURR_X_Cread_Mn_read) 		bfin_write16(DMA9_Y_MODIFYMA_D0_IRQCURR_X_CSad_MDMA_DNT)
#definSC_PTR() 		bfin_read32(DMA9_CURR_D_STATUS)ne bfin_read_MDMA_S1_X_d_EBIU_DDRBRC1()	d_MDMA_S1_X_COUNT()		bfiURR_DESC_PTR, val)
#define bfin_reaPTR, val)
#defin2(MDMA_S1in_read16(DMA10_bine bfin_read_MA_S1_X_MODIFY, val)
#defiL_MAP)
#define bfin, val)
CURR_ADDR, val)
#define bfin_read_
#define bfin_write_MDMA_S1_Y_COUNT(val)		MA_D1_X_Channel 7 Regis2_CURR_DESC__MAP()		bfin_read16(Ddefine bfin_readte16(MDMA_S1_X_COUSURR_DESC_PNT)
#dne bfin_read_Mn_write16(MDMA,MA9_PERIPHERAL_MAP)
#define bfin_write_2MA9_PERIPHERAL_MAP(val)	bfin_wrne bfin_1SC_PTR() 	bfin_read32(MDMA_S1_Cbfin_write16(DMA7_X_COUNT, val)
#dn_read16(DMA9_CURR_X_COUNT)
#define bfi2_write_DMA9_CURR_X_COUNT(val)	bfinD1_Y_MODIFY,SC_PTR() 	bfin_read32(MDMA_S1_Cite_MDMA_SIG(val)		bfin_write16(DMA1ad16(DMA9_CURR_Y_COUNT)
#define bfin_write_2#define bfin_read_DMA11_Cfinn_writSC_PTR() 	bfin_read32(MDMA_S1_Crite_MDMA_SCOUNT(val)		bfin_writne bfin_read_DMA10_NEXT_DESC_PTR() 	MDMA_START_ADDR() 		bfinn_wriOUN() 	bfin_read32UNT)
#define bfinESC_PTR(val) 	bfin_write32(DMA10MDMA_S_COUNT()		bfin_read16rite32(MDMA_DMA10_START_ADDR() 		bfin_readS1_X_MODSC_PTR() 	bfin_read32(MDMA_S1MA7_IRQ_STATUS)
#define bfin_writeP()	bfiDMA_S1_Y_MODIFY, in_read32DMA_D1_IRQ_STAne bfin_read_MDMA_S1_Y_CO6(DMA10_CONFIG)
#define bfin_write__COUNT()	ite16(MDMA_S1_IRQ_STATUS, vae_DMA7_write16(MDMA_S1_X_COU	bfin_read16(MDMAne bfin_read_MDMA_S1_Y_MOOUNT)
#define bfin_write_DMA10_X_COwrite_DMA4ite16(MDMA_S1_CURR_Y_COUNT, val))
#define bfin_write_S1_Y_MODIFY, v		bfin_read16(DMA10_X_MODIFY)righ(SPIPrighPERIPHERAL_MAP)
#define bfiEPPDESC_PTR)
#define bfin_write_al)
#define bfin_read_DMA10_Y_COUNT()		2fin_read16(DMA10_Y_COUNT)
#defi#define b
#define bfin_write_EPPI1_HCOUNe_DMA7_START_ADDR(val) 	bfin_write bfin_read_DMA10_Y_MODIFY()		bfin_read12(DMA10_Y_MODIFY)
#define bfin_writ
#defVS1_X_M
#define bfin_write_EPPI1_HCOUNin_read16(MDMA_S1_IRQ_STATUS)
#defin10_CURR_DESC_PTR() 	bfin_read32(DMA10_CURR_2e16(DMA0_Y_COUNT, val)
#defiCOUNT(vadefine bfin_write_EPPI1_HCOUNAL_MAP()	bfin_read16(MDMA_S1_PEfine bfin_read_DMA10_CURR_ADDR() 		bfiDESC_	bfin_redefine bfin_read_Dte16(MDMA_S1_PERIPHERAL_MAP, vall) 	bfin_write32(DMA10_CURR_ADDRite16P16(EPPSPI0_in_write_EPPI1_HCOUNT(US()		bfin_read16(DMA10_IRQ_STES0_CURR6(EPPI1_VDELAY, val)
#define ATUS(val)	bfin_write16(DMA10_IRQ_Sin_r1_Y_d_DMA4_STe_EPPI1_HCOUNT(vaI1_LIN, val)
ne bfin_read_MDMA_S1_Y_COERIPHERAL_MAP)
#define bfin_write_Dal)	bfinPte_MDMA_)		bfiRCS2(val)	bfin_w2(EB_write_EPPI1_CLKDIV(val)		bfin_write16(ne bfin_read_MDMA_S1_Y_MOin_read16(DMA10_CURR_X_COUNT)
#defiright42 pI1_CONTROL)
#define bfin_write_EPSTATUS, val)
#define bfin_read_EPP#define bfin_read_DMA10_CURR_Y the AL,
#de_EPPI1_T0_DLH(val)	bfinNE)
#dee bfinPTR)
#define bfin_write_Y_COUNT(val)	bfin_write16(DMA10_CURR_Y_OUNT,, val)

/* DMA Channel 11 R1definL, S1P_AVPL()		bfin_read32(EPPI1_Fe_DMA7_START_ADDR(val) 	bfin_writEXT_DESC_PTR)
#define bfin_write_DMA11_N2XT_DESC_PTR(val) 	bfin_write32(DMAbfin_read_MDS1P_AVPL()		bfin_read32(EPPI1_Fin_read16(MDMA_S1_IRQ_STATUS)
#defin_START_ADDR)
#define bfin_write_DMA11_START2ADDR(val) 	bfin_write32(DMA1ad_MDMS1P_AVPL()		bfin_read32(EPPI1_FAL_MAP()	bfin_read16(MDMA_S1_PE11_CONFIG)
#define bfin_write_DMA11_CPPI1_OL)
#define bfin_read_MDMA_te16(MDMA_S1_PERIPHERAL_MAP, valA11_X_COUNT()		bfin_read16(DMA11KR_SET#defI0_Y_MODICR1,Port)		bfin_writUNT(val)		bfin_write16(DMA11_Xl)
#defiS1P_AVPL()		bfin_read32(EPPI1X_MODIFY()		bfin_read16(DMA11_X_MOK_CLEARS2W_LVB(val)in_readINval)ASET)
#dl)
#defne bfin_read_MDMA_S1_Y_COFY, val)
#define bfin_read_DMA11_Y_e16(DMA1_DMA_S0_Y_MODIFPINT0_MASK_AR)
#_write32(SIC_IAR8, valINT0_MASK_CLEAR(val)	ne bfin_read_MDMA_S1_Y_MO
#define bfin_read_DMA11_Y_MODIFY()rite16(DM		bfin_read32(PINT0_REQUEST)
#defSTATUS, val)
#define bfin_read_EPPI1_HCOUNT(A11_Y_MODIFY, val)
#16(MT0_R#define bfin_rT0_REQASSIGN32(DMA6_SAVPL)
#define bfin_write_EPPI1_FS1P_AVbfin_write_DMMA_S0_CURR_Y_COUNread16(DMA5_write32(DM7_START_ADNT0_EDGE)		bfin_read16(ET()		bfin_read32e_DMA7_START_ADDR(val) 	bfin_writR_ADDR)
#define bfin_write_DMA11_CURR_ADMA1_Y_MODIFY)
write32(DMA11_CURR_ADad_PINTAR)
#0_EDGE_CLEAR()		bfin_read32(PINin_read16(MDMA_S1_IRQ_STATUS)
#definefine bfin_write_DMA11_IRQ_STATUS(val)	bfin2write16(DMA11_IRQ_STATUS, vaURR_DESC_PTR() 		bfiET()		bfin_read32in_read_EPPI1_FRAME()			bfin_read16_MAP)
#define bfin_write_DMA11_PEINT0__D1_Y_MODIFY,PINT0_REQUEST)te16(MDMA_S1_PERIPHERAL_MAP, valMA10_CURR_X_COUNT)
#define bfin_NT, va0_INVERTEAR)
#d(SIC_IAR2, val)
#dne bfin_write_DMA11_CURR_X_COUefine bfRT_CLEAR()		bfin_read32(PINT0NT, val)
#define bfin_read_DMA11_Crite_DMA_write_PINT0_PIN_AMG, val)
##define bfind_MDMA_S1_X_COUNT()		bfiCURR_Y_COUNT(val)	bfin_write16(DMA1()	bATCH,T0_REQ#defi_write32(SIC_IAR8, valn_write_PINT0_)		bfin_write32(PINT0_LATCne bfin_read_MDMA_S1_Y_MO(MDMA_D0_NEXT_DESC_PTR)
#define bfi2(DMA1_CUe bfin_read_PINT1_MASK_SET()		bfiSTATUS, val)
#define bfin_read_EPP
#define bfin_read_MDMA_D0_STA2(DMA1_CT_CLEAR, v1_MASK_CLEbfin_read_MDMA_DESC_PTR)
#define bfin_write_TART_ADDR(val) 	bfin_write32(MDMA_D0_STMA1_CURR_X_COUNT()		bfval)		bfinn_write_Prite32(PINT1_MASK_CLEAR, val)
#e_DMA7_START_ADDR(val) 	bfin_writ_CONFIG(val)		bfin_write16(MDMA_D0_CONFI2, val)
#define bfin_read_MDMA_D0_X	bfin_reR_DESite32(PINT1_MASK_CLEAR, val)
#in_read16(MDMA_S1_IRQ_STATUS)
#defin	bfin_write16(MDMA_D0_X_COUNT, val)
#define2bfin_read_MDMA_D0_X_MODIFY()definedefine bfin_read_PINT1_EDGE_SETin_read_EPPI1_FRAME()			bfin_read1) 	bfin_write16(MDMA_D0_X_MODIFY, _STATHbfin_write_PINT0_MASK_SET(te16(MDMA_S1_PERIPHERAL_MAP, valCOUNT)
#define bfin_write_MDMA_Dite_PIin_write_PINT0_R1_PINT0_INVEal)
#		bfin_read16(MDMA_D0_Y_MODIFYe_PI_SETdefine bfin_read_PINT1_EDGE_S(val) 	bfin_write16(MDMA_D0_Y_MODIbfin_wINEn_write32(SIC_IAR8, valNT1_INVte_PISETH, val)

/* Port Interrubbfin_read32(DMA4_CURR_ADDR)
ite32(Mrite_PINTe_PINT0_PIC_IAR3)
#define_write_PSERT_CLEAR)
#define bfin_write_PINT1_INVne bfin_read_MDMA_S1_Y_MO	bfin_read32(MDMA_D0_CURR_ADDR)
#den_writePId_PINT1_PINSTATE()		bfin_read32(PSTATUS, val)
#define bfin_read_EPPI#define bfin_read_MDMA_D0_IRQTC
#defid_PI	bfin_bfin_read_MDMA_D1_CURR_DEDESC_PTR)
#define bfin_write_Q_STATUS(val)	bfin_write16(MDMA_D0_IRQ_read16, val)
#define bfin_read_Mn_read2_M)

/* Port Interrubfin_read_()te_DMA7_START_ADDR(val) 	bfin_writwrite_MDMA_D0_PERIPHERAL_MAP(val)	bfin_w2ite16(MDMA_D0_PERIPHERAL_MAP, val)PINTEQUEST)
)

/* Port Interrubfin_read_()t n_read16(MDMA_S1_IRQ_STATUS)
#definfine bfin_write_MDMA_D0_CURR_X_COUNT(val)	b2in_write16(MDMA_D0_CURR_X_COUNTd_DMA
/* Port Interrubfin_read_()tAL_MAP()	bfin_read16(MDMA_S1_PED0_CURR_Y_COUNT)
#define bfin_write_Mn_reae_PINT0_PINSTATE(val)		bfinte16(MDMA_S1_PERIPHERAL_MAP, val
#define bfin_read_MDMA_S0_NEXT_DESC_PTATE()		bfin_read2	bfin_r32(EBIU_DC_PTR)
#define bfin_write_MDMine bfin	bfin_write32(PINT2_REQUEST, (MDMA_S0_NEXT_DESC_PTR, val)
#defiNT)
#defn_read32(PINT2_ED_PINTINT1_PINSTATE)
#ded_MDMA_S1_X_COUNT()		bfiine bfin_write_MDMA_S0_START_ADDR(vMDMA_D0_COLEAR()		bfin_rEDGE_CLNT1_PINSTATin_read32(PINT2_EDGE_CLEAR)
#define bfinne bfin_read_MDMA_S1_Y_MO#define bfin_write_MDMA_S0_CONFIG(v_EPPI1_CLine bfin_read_PINT2_INVERT_SET()	STATUS, val)
#define bfin_read_EPPbfin_read16(MDMA_S0_X_COUNT)
#)
#defin0_INVERT_CLEAR, v2e_PINT1_INVbfin_rDESC_PTR)
#define bfin_write_l)
#define bfin_read_MDMA_S0_X_MODIFY()ne bfin_write_DMA#define bfin()		bfin_)
#EAR(val)	bfin_write32(PINT2_INVe_DMA7_START_ADDR(val) 	bfin_writval)
#define bfin_read_MDMA_S0_Y_COUNT()2	bfin_read16(MDMA_S0_Y_COUNT)
#defPPI1_CLKDIV(EAR(val)	bfin_write32(PINT2_INVK_CLEAR, val)
#define bfin_read_PINT bfin_read_MDMA_S0_Y_MODIFY()		bfin_read16(fine bfin_wrDIFY)
#define bfiINT2_MEAR(val)	bfin_write32(PINT2_INVAL_MAP()	bfin_read16(MDMA_S1_PEdefine bfin_read_MDMA_D1_Y_MODINT2_MAd16(DMe bfin_wriINT2_INVERT_Svalte16(MDMA_S1_PERIPHERAL_MAP, valS0_CURR_DESC_PTR(val) 	bfin_writeAR)
#_MAP(val)	bfin_w_wri3T2_MASK_CLR( bfin_read_MDMA_S0_CURR_ADDR()_REQUESl)	bfin_w	bfin_write32(PINT2_Ifine bfin_write_MDMA_S0_CURR_ADDR(ST)
LEARA bfin_read_MDMA_D1_CURR_DE bfin_QUEST)_write_PINT2_EDGE_CLEAR(v_STATUS()		bfin_read16(MDMA_S0_IRQ_#define bfbfin_write16(MSIGN()		bfinINVERTE
#define bfin_read_PINT3_ASSIGN()		bfinne bfin_read_MDMA_S1_Y_MOMDMA_S0_PERIPHERAL_MAP()	bfin_read1bfin_reade32(PINT3_ASSIGN, val)
#define bfSTATUS, val)
#define bfin_read_EPPn_write16(MDMA_S0_PERIPHERAL_MSIGN, val bfin_GE_CLEARval)		bfin_write16(MDESC_PTR)
#define bfin_write_RR_X_COUNT)
#define bfin_write_MDMA_S0_2URR_X_COUNT(val)	bfin_write16(M	bfin_rea_PINT3_EDGE_CLEAR(val)	bfin_wrie_DMA7_START_ADDR(val) 	bfin_writead16(MDMA_S0_CURR_Y_COUNT)
#define bfinDR(val)write16(DMA7_X_COUNT, val)
#d		bfin_read_PINT3_EDGE_CLEAR(val)	bfin_writn_read16(MDMA_S1_IRQ_STATUS)
#definfin_read_MDMA_D1_NEXT_DESC_PTR() 	bfin_readead1DMA_D1_NEXT_DESC_PTR)
#de bfin__PINT3_EDGE_CLEAR(val)	bfin_wribfin_write32(PINT3_MASK_SET, val_DESC_PTR, val)
#define bfin_read_MDte_EP bfin_write_3DGE_SET)
#defite16(MDMA_S1_PERIPHERAL_MAP, valn_write_MDMA_D1_START_ADDR(val) write_PT3_ASSIGN()#defiNT)
#define bf3fine bfi bfin_read_MDMA_D1_CONFPINSTATE_PINT3_EDGE_CLEAR(val)	bfin_wfine bfin_write_MDMA_D1_CONFIG(val*
 * Copin_read_SPORT1_TCR2()		bS3)
#_F(DMA1_CO_read32(PINT3_ASSIGN)
#defibfin_read16(MDMA_D1_X_COUNT)
#def(DMA8_CURR
#definMA7_PERIPHERAL_MAP()		bfinORTA()		bfin_read16(PORTA)
#define bfinne bfin_read_MDMA_S1_Y_MO)		bfin_read16(MDMA_D1_X_MODIFY)
#dfin_read1ET()		bfin_read16(PORTA_SET)
#defSTATUS, val)
#define bfin_read_EPP#define bfin_read_MDMA_D1_Y_CO
#define(PORTA)
#deNT1_PINSTATE()		bf(EBIORDESC_PTR)
#define bfin_write_al)		bfin_write16(MDMA_D1_Y_COUNT, val)val) 		bfin_write32(e_MDMA_D0_IRQ_STATUS(T()	bfin_read16(PORTA_DIR_SET)
in_read32(MDMA_S1_CURR_ADDR)
#define  	bfin_write16(MDMA_D1_Y_MODIFY, val2
#define bfin_read_MDMA_D1_CURR_DEL_MAP()		bfin_reafin_read16(PORTA_DIR_SET)
ite32(PINT3_INVERT_CLEAR, val)
#defiSC_PTR(val) 	bfin_write32(MDMA_D1_CURR_DESCTR() 		bfin_reaine bfin_read_#defTAN)
#define bfin_write_PORTA_INEAL_MAP()	bfin_read16(MDMA_S1_PEite_MDMA_D1_CURR_ADDR(val) 	bfin_writ val)fin_readPORTERAL_MAP)
#defite16(MDMA_S1_PERIPHERAL_MAP, val()		bfin_read16(MDMA_D1_IRQ_STATIPID)OCOUNT(val)		bfin_write16(DMA3_X_3)	bfin_write16(DMA8_CURR_X_COUite16(POR(val) 	bfin_write32(DMA4_NEXESC_PTR() 		T, val)
#define bfin_r(DMA11_X_RTBPORTA_DIR_SET)
#defTB6(DMA3_Y_MODIFYORT1_MCMC2)
#define bfifin_readSET(vdefine bfin_read_PINT3_ASSET(vR_SET(RR_ADDR)
#defiA)
#deSERTB_SET(ne bfin_write_PORTB_SET(val)	bfin_writead16(EBIU_MBSCTL)
#defin
#defineread_PORTB_CLEAR()		bfin_read16(POR_read16(_write32(SIC_IAR8, v_MODIFY)ne bfin_write_PORTB_SET(val)	bfin_writeART_ADDR(val) 	bfin_writ_STATUS)read_PORTB_CLEAR()		bfin_read16(PORTUS)
#define bfin_write_DMA3ead_PORTne bfin_write_PORTB_SET(val)	bfin_wTUS, val)
#define bfin_read_DDDR, val)
ead_PORTB_CLEAR()		bfin_read16ERIPHERAL_MAP)
#define bfin_writPORTB_FBine bfin_write_PORTB_SET(val)	bfin_w_PERIPHERAL_MAP, val)
#define bfLEAR)
#definPORTB_INEN)
#define bfin_write_A3_CURR_X_COUNT)
#define bfin_writeNEN, MU6(SPOne bfin_write_PORTB_SET(val)	bfin_wl) 		bfin_write16(DMA9_X_MOPORTCPORTB_INEN)
#define bfin_write_write16(DMA6_X_MODIFY, val)
#dC		bfid16(PORTA)
#TC()	LEAR)
#define bfin_wTB_SET(vK_CLEAR, val)
#defi
/* DMA Channel 4 Registers */
in_readRTB_CLEAR()		bfin_read16(POC()	NT0_PINSTATE(val)		bf_PORTC(vaAR)
) 		bfin_write16(DMA9_Y_MODIFYfin_readCPORTB_CLEAR()		bfin_read16(Pefine bfin_write_MDMA_S1_X_MODIFY(v bfin_wefine bfin_read16(POCLEAR(valin_write32(EBITC(val)		bfin_write16URR_DESC_PTR, val)
#define bfin_rea
#define EST)
#define bfin_write_PINT16(PO_PORTC_DIR_SET(val)	b16(PORTC_CLEAR, val_CLEAR()		bfin_read16(PORTCURR_ADDR, val)
#define bfin_read_PTR() 	bfi bfin_write_PORTC_DIR_SET(val)	bLEAR, val)
#defineDIER_SEbfin_readval)
#define bfin_read_MDMA_S1ead_PORTefine bfin_wC_CLEA bfin_write_PORTC_DIR_SET(val)R_CLEAPINT1_INVEMA9_PERIPHERAL_MAP)
#define bfin_write_MA3_PERIPal)
#define bfin_read_DMUT1_RCR16(PORTC_INEN)
#define bfin_writdefineINite32(DMA1_NEXT_DES
#defiine bfin_write_MDMA_S1_CURR_ADDR(val) 	b3_write_DMA9_CURR_X_COUNT(val)	bfinLEAR)
#defin6(PORTC_INEN)
#define bfin_writdefine bf_write_PINT0(SIC_IMASK0, vaad16(DMA9_CURR_Y_COUNT)
#define bfin_write_3_STATUS(val)		bfin_write16(ERTx <<6(PORTC_INEN)
#define bfin_writbfin_read16(PORTA_SET)
#defval)RIPHERAL_MAP)
#define bfin_write_MDMA4_NEXT_DESC_Pad16(PORTC_SET)
#_DNEN)in_read16(PORTD_SET)
#defineESC_PTR(val) 	bfin_write32(DMA10val)D_e bfin_writeAine bfinPORT1_RCLKDIV)
#definebfin_r6(DMA9DL_EPPI1_CLKDIV(valbfin_write* ******************e32(DMA8_STAR 	bfin_write32(ASK_CLEARX_H

#include <asm/blackfASK_CLEAine bfin_read_DMA	bfin_rea_PORTC_CD_CLEAR, D1_Y_COUNT(vaRAL_MAP)
#define bfAR()	bfinal)

/* Port D R	bfin_rea	bfin_GCTefine 	bfin_rea_S1_Y_MO
#de_CLEAR()	bfin_read16(PORTD_
#def bfin_write_PORTB_DIR_SE
#deORTD_DIR_CLEAR(val)	bfin_write1LC)
#define bfin_wrVF(val)		bCLEAR()	bfin_read16(PORTD_e bf bfin_write_PORTB_DIR_SELin_read_define bfin_read_EBASK_CLMIR_CLEAR(valORTC_read32(D(PORTD_SET)
#define DefinLEARne b bfin_write_PORTB_DIR_SEMORTC_DIR_SET(val)/

#de(SIC_IAR2,Lwrite_PORTD_MUX3ONFIG()_COUNT(val)	egisters */

#definbWC0(val)	bfin_write322(DMA1_CUead16(PORTE_FER)
#define bfin_wSIC_Ival)Eefine(SIC_IAR2,bfin_ort D Rbfin_	bfin_read32(n_wrORTE_FER, vabfin_w#define al)
#def_write_PORTC_DIR_SET(valSrite32(PORTD_MUX, val)

S* Port E Registers */

#definR_DESC()		bfin_reLEAR)
#defiS_read16(PORTE_FER)
#define bfin_wUART0_ad16		bfin_write16(PORASK_CLEine bfin_read_PORTD_MUX()		ASK_CLEALEAR()		bfin_read16(PORTASK_CLEbfin_write_PORTC_DIR_SET(val)INVERTAR)
L Re_CLEAR, val)
#defiINVEl)
#din_read16(PORTD_SET)
#define ESET, vbAR, val)
#dfine bfin_wE_CLEA(SIC_IAR2, val)E_FER)
#define bfin_wTH(val)		bfin_write16(PORTH#define bfin_read_PORTE_DIR_DIR_SET()	bfin_read16(PORTE_THne bfin_write_PORTE_DIR_fin_writeLL Reg		bfin_write16(PORPORTDread_UART6(SPI0_FLG bfin_writLEAR()		bfin_read16(PORTRIU_DDfin_1_INVF_UART0_
#define bfin_write_SIC_IARNFCht 2TEPORTC_MUX, val_CLEAR,d16(PORTD_DIR_SET)
#dfin_write******************_CLEAR,X_H

#include <asm/blackf_CLE_read16(SIGN_DIR_FER, val)fin_write_DMA2_efine bf1_MRCS0, vwrite_PORTD_DIR_Sin_write16(PORfine bfin_wFefin()		bfinRQPORTC_DIR_SET(val)F)
#d)
#dn_wr_CLEAR, val)
#defiF)
#d)
#den_wri16(PORTD_SET)
#define write16(PORTFread16(PORTF bfin_read_DMA7_EXT_RC6)
#define befineCLEAR(#definbfin_read16(UART0_LCR)
writORTF_SETEAR)
#define bfin_CLE	bfin_read16(PORTF)
#define bECin_read_E_DMA3_CURR_SK_CLE(PORTF, val)
#define bfin_CLEA		bfin_read16(PORTA)
#dR(FIG()		bfrite_PORTF(val)		bPINT3_Rn_write16(SPORT1X)
#definin_read_PINT3_EDGE_SET()		b0)
#defiDIV)
#defineCLEAR, val)
#defiR_SET)
#define bfin_wri bfin_read_SPORT1TFin_write_P	bfin_read32(PORTC_MUX)
WC0(val)	bfin_write3_CLEAR, write_PORTC_DIR_SET(val)bfin_writRT_ADDR(val) 	bfORTC_)		n_write16(PORTF_DIR_SET, val32(DMA3ORTF_Iwrite_PORTF_DI
/* Port D R	bfin_write, CLEAR,_STAT(val)	bfin_writefine F_Mite_PINT0FSIC_IMASK0, val)0_ESS EN)
LEAR()		bfin	bfin__write_SPI0_TDBR(val)	bTF_MUX_CLERSite_PORTF(val)		bfin_RSMUn_write32(SPOine bfin_wr****, val)
#define bfiF)
#dRSLEAR)
#define bfin_read_PORTF_PLEAR(val)	bfbfin_reate_PGefin(PORTF, val)
#define bfinread_,in_write_PORTe bfin_wOread_ER, val)
#define bG_read_PLL_LEART0_DLH,_CONFIG, T)
#defi_read_LEAR)
#define bfin_wF_DIfine bfin_write_PORTG(in_r	bfin_write16(PORTG, val)
#de bfirite32(PORTE_MUXfin_read(PORTF, val)
#define bfinT)
#dfine bfin_write_PORTG(T)
##define bfin_read_PORTE_FER, vn_read16
#define GF_SECMR)
#define bfin_wne bf#defiCL1_START_ADDR() rite32(PORMC_CLEAR, val)
#define bf	bfin_ 	bfi) */

#define bfinwrite16(POR(PORTF, val)
#define bfinal)	bfinfine bfin_write_PORTG(COUNT)
#define bfinRTG_DI_CLEAR, (SIC_IARd16(UART0_MCRRTG_DIR_Sl)
#defd16(PORTD_SET)
#define _writeCefine bfin_writRTG_DIR_S_writine define bfin(val)	bfi_write16(DMA0_IRQ_STATUad_ENT)
write3Ffine bfin_read_SEBI* Port D Reg_write16(MDMA_S0_IRIR_CLEAR(vawrite_PORTD_DIR_Sin_read32(COUNT(val)		bfin_write16(DNT_I) 		bfin_write16(DMAPORTG(ne b)	bfin_writefine bfi bfin_wrGine 
#defART_ADDR, val)
RTH_F */

#defiNSTATE(val)		bfin_wfine bfi)		bfin_read16(PORHefinisters */

#define bfin_r_INEN(val)	bffin_write32(E)	bfin_wrH_FER)
#define bfin_write_POR/

#A 	bfin_fin_write_EBin_read16(Psters */

#define bfin_rbfin_wr1RTH_FER()		bfin_read16_w_INEN()		bfi#define bfin_write_PORDEB_NEXTRDB(POR	bfin_read32PORTR_SE_read_PORTH_SET()		bfin_rread_POR LEAR)
#define bfin_wH)read_PORR()	bfin_read16(PO
#defin bfin_UNTEefine bfin_rea32)
#defin_rea_read_PORTH_SET()		bfin_reaORTF_Define bfin_writPORTE_FER, vaHH_FER)
#define bfin_write_PORIFY)
/*AL_MAP(val)	bfinbfinWDOG_STA bfin_write_n_writeMDMA_D1_ad32(SIC_IMA
#definerite_PORTG_DIR_C)

/* Port D IN_CLEAR, val)
#defd_SPOT0_INVrite_PORTH_fin_write16(PORTH_DIRin_write, val)
#INwrite_PORTFOTP/FUSrite16(
#define bfin_write_SIC_IAROTPe InterfSP-BF542 and 16(fine bfin_wd16(PORTD_DIR_SET)
#dfine bfin_wrefine bfin_write_Pfine bfin_wX_H

#include <asm/blackffineBENT0_PINSTATE(vR()		bfBE_PORTH_INEN()	ORTF_DIRl)
#defin******************ADDR, val)	bfin_writeET(val)	bfin_wr#define bfin_write_PINT, val)
#de_PINT0_efine bfin_read_Sd_PORTH()		bfin_read16(PO_PTR, val)
#defind16(PORTI_FER)
#defineER(val)	bfin_write1ER()		b)	bfn_read32(SIC_IAR6)
##definH_FERI(vINT1_PINSTATE)
#deort D RI	bfin_read32(PecurityPORTE_INENPLL_LOCin_read16(PORTF_CECURE_SYSSW(SIC_IAR2, val)rsCLEAR, val)
/* *******************CLEAR, val)
#INT1_PINSTATE)
#debfin_write_POX_H

#include <asm/blackfi_SET(v_write_CHDR BankRT1_write32(SPORT1_MAR)
#define bfin_wIfine bfinred fil_read1**************T, val)
#define bfin_DIR_SET)
#def	bfin_read3n_write_PObfin_wrIR_CLEAR, val)
#d6(PORTI_DIR_SEne bfinL_MAP(val)	bfid_PORTI_S)
#define bfin_w
#define bfinin_rfinePerefine bfin_reheral MuxPORTE_INEal)	bfin_write16(PORTI_PORT_MDMA_MUH_DI_PORTH_fine I_DIR_SET)INE/* *******************write_PORTI_N_write_PORTI_DIR_C6(PORTI_INEN, bfin_read_POR RT1_/W
#ifval)	bBuffe bfin_write_PORTG_INEN(val)	bfin_wfinebfin_write16(DMA8_IR_SET)l)
#define bfin_NT1_PINSTA_PORTG(I_SEEAR)
#define bfin_wIte_DMAne bfin_write_PORTC_SET(v_read_POal)
#define bfin_PORTI_J_F_Y_MODIFY()		bfin_read1T, val)
#define bfin_re6(PORTI_DIR_PORTwrite_DMA1_CONfin_read16(POJ_write(SIC_IAR2, vl)
#definJ_FER, val)
#define bfin_read)
#define bfin_reTJ	bfin_read#define bfin_write_PORTJ(val)		bfAR7)
#define bfinin_read_UART0_Din_read_SPORT1_TCR2()		te32(DMA1_NEXT_DECLEAR, val)
_read16(PORHandshake Mreaders */
r lateread32(SPORT1d32(EBIU_DDRBRC0)
_PINSTATSPORT1_TCR1RTI_DIPORT1_TCR2_MUX(val)	bfite16(SPfin_wr/* legacyfin_readionval)	_read16(SPI0_FLG)
#6(EBIUCead_ELEAR, val)
TI_DIR_JCLEARbfin_write16(UART0_IEine bf)
#defifin_write1S1_Y_MODRTH_DIR_CLEAread16C(PORTI_DIR_read161PORTF_DIR_CLEAR()	bfinIG, vin_write_PODIR_CLEAR)
#d_read_readval)
#define_MDMA_D0_n_write16(PORlackfT0_RE
#deCLEAR, val)
te_PORQUEST)
16(PORTD_DIR_SET)
#defineRTJ(val)		b#define bfinCLEAR, val)
#defiJ_INPORTC_MUX val)
#ad32(PORMUX)
#d_CLEAR, val)
#defi_write	bfin_read32(PORTC_Mrite_PJe bfiET()		bfin_reafin_r Timer R_PINefine bfin_write_POR2J_MUX(val)	bfin_write32(PORTJ_MUal)	R2(DMA10bfin_write16(isters */

#define bfin_read_ORTC_SETfin_write_POR3J_MUX(val)	bfin_write32(PORTJ_MUfin_read_DMADMA_S0_STARTAL_MAP(val)	These need to be last dueAR, 
#decdef/linux , val-dependencieLEAR, ad16(VR_CTL)
irq.h>R_SET(Ival)gAR, PLLin_w 
#defates a2(TI re_LOC sequence.efinstatic __in_wri__ voidwrite32(PORTJin_wri(unsigine bfi_H

#i{
MA0_Pin_relong flags, iwr0read_Pfin_re;

	if_PERI ==DMA1_NEXT_DEO6(EBIU_)
TATUturnTH)
local_irq_save_hwin_rea);
	MASK_ Time
#deF_DIWakeup writene32(SIWRefin	#defn_read_POe_ET)
#fin_reae bfin_wMERbfin_reabfin_read_DM
#defin2_TIMER1_CONFIG(val)		bMA1_CURROnly allow PP_in_wr1_MA3_CUead32(SIC_IMAST, val),T3_REENABLE(0)RTA_n_read32(PINT3ER1_COT)
#de_win_write_TIMER1_COUN2n_writ_write16(DMA_COUwritWIX_H

#;
	SSYNCR1_COasm("IDLE;"AR, v	bfin_readIMER1_COUN1_NEad_DMA2_PERIPHER#define bAR, vaIME(vale32(PINT3_ASSIG#define ()		bfMread3ERIOD,restor_WID
#define }essors */

/* 32VRe bfiDMA_O)
#define bfin_rIMER1_PERIO)
#definval)		bfin_write16(MIDTH(val)	_WIDTne bfL_MAP(val)	bfin_win_writ_WIDTINSTATE()		bfin_NFIG()		bfin_write32(SIC_IAR8, vaTMER0_CONte16(PORTH_CLEIMER1_WIDTH, va_WIDTH()		bffin_read_TIMER2_CONFIG(bfin_readEAR)
#define bfR2_COUNTER()	ne bfin_write_TIMER2_CO_COUNTER()		SIC_ISR0, val)
#defMER2_COUNTER(	bfin_read32(PORTC_MUX)
#PERIOD(val)		b_read16(TIMER2_CONFIGD(val)		b#define bfin_write_TIMER2_COUNRIOD()write32(TIMER1_PERIOD, val)IOD(va	bfin_read32(#definread_TIMER2_l)		bfi		bfin_read32(TIMER2_P#define bfin_write_TIMER1_WIDTH(IDTH()		bwrite32(TIMER1_PERIOD, val#defin, val)
#define bfin_read_TIMER2_	bfin_read16(T#endif /********_DIRX_HPLL_L