#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f0c4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f07300 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1f08140 .functor NOT 1, L_0x1f52590, C4<0>, C4<0>, C4<0>;
L_0x1f52310 .functor XOR 4, L_0x1f52110, L_0x1f52240, C4<0000>, C4<0000>;
L_0x1f52480 .functor XOR 4, L_0x1f52310, L_0x1f523b0, C4<0000>, C4<0000>;
v0x1f4f790_0 .net *"_ivl_10", 3 0, L_0x1f523b0;  1 drivers
v0x1f4f890_0 .net *"_ivl_12", 3 0, L_0x1f52480;  1 drivers
v0x1f4f970_0 .net *"_ivl_2", 3 0, L_0x1f52070;  1 drivers
v0x1f4fa30_0 .net *"_ivl_4", 3 0, L_0x1f52110;  1 drivers
v0x1f4fb10_0 .net *"_ivl_6", 3 0, L_0x1f52240;  1 drivers
v0x1f4fc40_0 .net *"_ivl_8", 3 0, L_0x1f52310;  1 drivers
v0x1f4fd20_0 .net "c", 0 0, v0x1f4cc50_0;  1 drivers
v0x1f4fdc0_0 .var "clk", 0 0;
v0x1f4fe60_0 .net "d", 0 0, v0x1f4cd90_0;  1 drivers
v0x1f4ff00_0 .net "mux_in_dut", 3 0, L_0x1f51600;  1 drivers
v0x1f4ffa0_0 .net "mux_in_ref", 3 0, L_0x1f507c0;  1 drivers
v0x1f50070_0 .var/2u "stats1", 159 0;
v0x1f50130_0 .var/2u "strobe", 0 0;
v0x1f501f0_0 .net "tb_match", 0 0, L_0x1f52590;  1 drivers
v0x1f502b0_0 .net "tb_mismatch", 0 0, L_0x1f08140;  1 drivers
v0x1f50370_0 .net "wavedrom_enable", 0 0, v0x1f4ce30_0;  1 drivers
v0x1f50440_0 .net "wavedrom_title", 511 0, v0x1f4ced0_0;  1 drivers
L_0x1f52070 .concat [ 4 0 0 0], L_0x1f507c0;
L_0x1f52110 .concat [ 4 0 0 0], L_0x1f507c0;
L_0x1f52240 .concat [ 4 0 0 0], L_0x1f51600;
L_0x1f523b0 .concat [ 4 0 0 0], L_0x1f507c0;
L_0x1f52590 .cmp/eeq 4, L_0x1f52070, L_0x1f52480;
S_0x1f1ab10 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1f07300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1f08440 .functor OR 1, v0x1f4cc50_0, v0x1f4cd90_0, C4<0>, C4<0>;
L_0x1f08780 .functor NOT 1, v0x1f4cd90_0, C4<0>, C4<0>, C4<0>;
L_0x1f1fc00 .functor AND 1, v0x1f4cc50_0, v0x1f4cd90_0, C4<1>, C4<1>;
v0x1f2a690_0 .net *"_ivl_10", 0 0, L_0x1f08780;  1 drivers
v0x1f2a730_0 .net *"_ivl_15", 0 0, L_0x1f1fc00;  1 drivers
v0x1f07f00_0 .net *"_ivl_2", 0 0, L_0x1f08440;  1 drivers
L_0x7f02d71ce018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f08210_0 .net/2s *"_ivl_6", 0 0, L_0x7f02d71ce018;  1 drivers
v0x1f08550_0 .net "c", 0 0, v0x1f4cc50_0;  alias, 1 drivers
v0x1f08890_0 .net "d", 0 0, v0x1f4cd90_0;  alias, 1 drivers
v0x1f4c300_0 .net "mux_in", 3 0, L_0x1f507c0;  alias, 1 drivers
L_0x1f507c0 .concat8 [ 1 1 1 1], L_0x1f08440, L_0x7f02d71ce018, L_0x1f08780, L_0x1f1fc00;
S_0x1f4c460 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1f07300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f4cc50_0 .var "c", 0 0;
v0x1f4ccf0_0 .net "clk", 0 0, v0x1f4fdc0_0;  1 drivers
v0x1f4cd90_0 .var "d", 0 0;
v0x1f4ce30_0 .var "wavedrom_enable", 0 0;
v0x1f4ced0_0 .var "wavedrom_title", 511 0;
E_0x1f17950/0 .event negedge, v0x1f4ccf0_0;
E_0x1f17950/1 .event posedge, v0x1f4ccf0_0;
E_0x1f17950 .event/or E_0x1f17950/0, E_0x1f17950/1;
E_0x1f17c10 .event negedge, v0x1f4ccf0_0;
E_0x1f17c50 .event posedge, v0x1f4ccf0_0;
S_0x1f4c750 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1f4c460;
 .timescale -12 -12;
v0x1f4c950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f4ca50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1f4c460;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f4d080 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1f07300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1f2a490 .functor NOT 1, v0x1f4cc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f50950 .functor NOT 1, v0x1f4cd90_0, C4<0>, C4<0>, C4<0>;
L_0x1f509e0 .functor AND 1, L_0x1f2a490, L_0x1f50950, C4<1>, C4<1>;
L_0x1f50b40 .functor BUFZ 1, v0x1f4cc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f50c50 .functor AND 1, L_0x1f509e0, L_0x1f50b40, C4<1>, C4<1>;
L_0x1f50e50 .functor NOT 1, L_0x1f50b40, C4<0>, C4<0>, C4<0>;
L_0x1f50f90 .functor AND 1, L_0x1f509e0, L_0x1f50e50, C4<1>, C4<1>;
L_0x1f51220 .functor NOT 1, L_0x1f509e0, C4<0>, C4<0>, C4<0>;
L_0x1f512e0 .functor NOT 1, L_0x1f50b40, C4<0>, C4<0>, C4<0>;
L_0x1f51350 .functor AND 1, L_0x1f51220, L_0x1f512e0, C4<1>, C4<1>;
L_0x1f51810 .functor NOT 1, L_0x1f509e0, C4<0>, C4<0>, C4<0>;
L_0x1f51880 .functor AND 1, L_0x1f51810, L_0x1f50b40, C4<1>, C4<1>;
v0x1f4dc20_0 .net *"_ivl_0", 0 0, L_0x1f2a490;  1 drivers
v0x1f4dd20_0 .net *"_ivl_10", 0 0, L_0x1f50c50;  1 drivers
L_0x7f02d71ce060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4de00_0 .net/2u *"_ivl_12", 0 0, L_0x7f02d71ce060;  1 drivers
L_0x7f02d71ce0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4dec0_0 .net/2u *"_ivl_14", 0 0, L_0x7f02d71ce0a8;  1 drivers
v0x1f4dfa0_0 .net *"_ivl_16", 0 0, L_0x1f50cc0;  1 drivers
v0x1f4e0d0_0 .net *"_ivl_2", 0 0, L_0x1f50950;  1 drivers
v0x1f4e1b0_0 .net *"_ivl_20", 0 0, L_0x1f50e50;  1 drivers
v0x1f4e290_0 .net *"_ivl_22", 0 0, L_0x1f50f90;  1 drivers
L_0x7f02d71ce0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4e370_0 .net/2u *"_ivl_24", 0 0, L_0x7f02d71ce0f0;  1 drivers
L_0x7f02d71ce138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4e450_0 .net/2u *"_ivl_26", 0 0, L_0x7f02d71ce138;  1 drivers
v0x1f4e530_0 .net *"_ivl_28", 0 0, L_0x1f51090;  1 drivers
v0x1f4e610_0 .net *"_ivl_32", 0 0, L_0x1f51220;  1 drivers
v0x1f4e6f0_0 .net *"_ivl_34", 0 0, L_0x1f512e0;  1 drivers
v0x1f4e7d0_0 .net *"_ivl_36", 0 0, L_0x1f51350;  1 drivers
L_0x7f02d71ce180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4e8b0_0 .net/2u *"_ivl_38", 0 0, L_0x7f02d71ce180;  1 drivers
L_0x7f02d71ce1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4e990_0 .net/2u *"_ivl_40", 0 0, L_0x7f02d71ce1c8;  1 drivers
v0x1f4ea70_0 .net *"_ivl_42", 0 0, L_0x1f514c0;  1 drivers
v0x1f4eb50_0 .net *"_ivl_47", 0 0, L_0x1f51810;  1 drivers
v0x1f4ec30_0 .net *"_ivl_49", 0 0, L_0x1f51880;  1 drivers
L_0x7f02d71ce210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4ed10_0 .net/2u *"_ivl_51", 0 0, L_0x7f02d71ce210;  1 drivers
L_0x7f02d71ce258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4edf0_0 .net/2u *"_ivl_53", 0 0, L_0x7f02d71ce258;  1 drivers
v0x1f4eed0_0 .net *"_ivl_55", 0 0, L_0x1f51a40;  1 drivers
L_0x7f02d71ce2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1f4efb0_0 .net *"_ivl_68", 2 0, L_0x7f02d71ce2a0;  1 drivers
v0x1f4f090_0 .net "a", 0 0, L_0x1f509e0;  1 drivers
v0x1f4f130_0 .net "b", 0 0, L_0x1f50b40;  1 drivers
v0x1f4f200_0 .net "c", 0 0, v0x1f4cc50_0;  alias, 1 drivers
v0x1f4f2a0_0 .net "d", 0 0, v0x1f4cd90_0;  alias, 1 drivers
v0x1f4f390_0 .net "mux_in", 3 0, L_0x1f51600;  alias, 1 drivers
v0x1f4f430_0 .net "mux_out", 3 0, L_0x1f51f70;  1 drivers
L_0x1f50cc0 .functor MUXZ 1, L_0x7f02d71ce0a8, L_0x7f02d71ce060, L_0x1f50c50, C4<>;
L_0x1f51090 .functor MUXZ 1, L_0x7f02d71ce138, L_0x7f02d71ce0f0, L_0x1f50f90, C4<>;
L_0x1f514c0 .functor MUXZ 1, L_0x7f02d71ce1c8, L_0x7f02d71ce180, L_0x1f51350, C4<>;
L_0x1f51600 .concat8 [ 1 1 1 1], L_0x1f50cc0, L_0x1f51090, L_0x1f514c0, L_0x1f51a40;
L_0x1f51a40 .functor MUXZ 1, L_0x7f02d71ce258, L_0x7f02d71ce210, L_0x1f51880, C4<>;
L_0x1f51bd0 .part L_0x1f51600, 0, 1;
L_0x1f51cb0 .part L_0x1f51600, 1, 1;
L_0x1f51de0 .part L_0x1f51600, 2, 1;
L_0x1f51ed0 .part L_0x1f51600, 3, 1;
L_0x1f51f70 .concat [ 1 3 0 0], v0x1f4da80_0, L_0x7f02d71ce2a0;
S_0x1f4d260 .scope module, "mux" "mux4to1" 4 20, 4 30 0, S_0x1f4d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
    .port_info 4 /INPUT 1 "in2";
    .port_info 5 /INPUT 1 "in3";
    .port_info 6 /OUTPUT 1 "out";
v0x1f4d5b0_0 .net "a", 0 0, L_0x1f509e0;  alias, 1 drivers
v0x1f4d690_0 .net "b", 0 0, L_0x1f50b40;  alias, 1 drivers
v0x1f4d750_0 .net "in0", 0 0, L_0x1f51bd0;  1 drivers
v0x1f4d7f0_0 .net "in1", 0 0, L_0x1f51cb0;  1 drivers
v0x1f4d8b0_0 .net "in2", 0 0, L_0x1f51de0;  1 drivers
v0x1f4d9c0_0 .net "in3", 0 0, L_0x1f51ed0;  1 drivers
v0x1f4da80_0 .var "out", 0 0;
E_0x1f2ea40/0 .event anyedge, v0x1f4d5b0_0, v0x1f4d690_0, v0x1f4d750_0, v0x1f4d7f0_0;
E_0x1f2ea40/1 .event anyedge, v0x1f4d8b0_0, v0x1f4d9c0_0;
E_0x1f2ea40 .event/or E_0x1f2ea40/0, E_0x1f2ea40/1;
S_0x1f4f590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1f07300;
 .timescale -12 -12;
E_0x1f009f0 .event anyedge, v0x1f50130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f50130_0;
    %nor/r;
    %assign/vec4 v0x1f50130_0, 0;
    %wait E_0x1f009f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f4c460;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4cd90_0, 0;
    %assign/vec4 v0x1f4cc50_0, 0;
    %wait E_0x1f17c10;
    %wait E_0x1f17c50;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4cd90_0, 0;
    %assign/vec4 v0x1f4cc50_0, 0;
    %wait E_0x1f17c50;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4cd90_0, 0;
    %assign/vec4 v0x1f4cc50_0, 0;
    %wait E_0x1f17c50;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4cd90_0, 0;
    %assign/vec4 v0x1f4cc50_0, 0;
    %wait E_0x1f17c50;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4cd90_0, 0;
    %assign/vec4 v0x1f4cc50_0, 0;
    %wait E_0x1f17c10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f4ca50;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f17950;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4cd90_0, 0;
    %assign/vec4 v0x1f4cc50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f4d260;
T_4 ;
    %wait E_0x1f2ea40;
    %load/vec4 v0x1f4d5b0_0;
    %load/vec4 v0x1f4d690_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x1f4d750_0;
    %store/vec4 v0x1f4da80_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x1f4d7f0_0;
    %store/vec4 v0x1f4da80_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x1f4d8b0_0;
    %store/vec4 v0x1f4da80_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x1f4d9c0_0;
    %store/vec4 v0x1f4da80_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f07300;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4fdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f50130_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f07300;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4fdc0_0;
    %inv;
    %store/vec4 v0x1f4fdc0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f07300;
T_7 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f4ccf0_0, v0x1f502b0_0, v0x1f4fd20_0, v0x1f4fe60_0, v0x1f4ffa0_0, v0x1f4ff00_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f07300;
T_8 ;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f07300;
T_9 ;
    %wait E_0x1f17950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f50070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f50070_0, 4, 32;
    %load/vec4 v0x1f501f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f50070_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f50070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f50070_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1f4ffa0_0;
    %load/vec4 v0x1f4ffa0_0;
    %load/vec4 v0x1f4ff00_0;
    %xor;
    %load/vec4 v0x1f4ffa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f50070_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1f50070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f50070_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2014_q3/iter0/response2/top_module.sv";
