

================================================================
== Vitis HLS Report for 'loadDDR_data_special'
================================================================
* Date:           Fri Jan  9 14:30:30 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96  |loadDDR_data_special_Pipeline_loadDDR_data  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       47|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       34|      157|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      280|     -|
|Register             |        -|      -|      106|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      140|      484|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96  |loadDDR_data_special_Pipeline_loadDDR_data  |        0|   0|  34|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                            |        0|   0|  34|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln73_fu_118_p2  |      icmp|   0|  0|  16|          32|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |empty_fu_128_p3      |    select|   0|  0|  29|           1|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  47|          34|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  40|         15|    1|         15|
    |ap_done                 |   8|          2|    1|          2|
    |colScale_fifo_lb_write  |   8|          2|    1|          2|
    |colScale_fifo_ub_write  |   8|          2|    1|          2|
    |gmem7_blk_n_AR          |   8|          2|    1|          2|
    |m_axi_gmem7_ARADDR      |  64|          3|   64|        192|
    |m_axi_gmem7_ARBURST     |   8|          2|    2|          4|
    |m_axi_gmem7_ARCACHE     |   8|          2|    4|          8|
    |m_axi_gmem7_ARID        |   8|          2|    1|          2|
    |m_axi_gmem7_ARLEN       |  32|          3|   32|         96|
    |m_axi_gmem7_ARLOCK      |   8|          2|    2|          4|
    |m_axi_gmem7_ARPROT      |   8|          2|    3|          6|
    |m_axi_gmem7_ARQOS       |   8|          2|    4|          8|
    |m_axi_gmem7_ARREGION    |   8|          2|    4|          8|
    |m_axi_gmem7_ARSIZE      |   8|          2|    3|          6|
    |m_axi_gmem7_ARUSER      |   8|          2|    1|          2|
    |m_axi_gmem7_ARVALID     |   8|          3|    1|          3|
    |m_axi_gmem7_RREADY      |   8|          2|    1|          2|
    |nCols_c2_blk_n          |   8|          2|    1|          2|
    |nCols_c3_blk_n          |   8|          2|    1|          2|
    |real_start              |   8|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 280|         58|  130|        370|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  14|   0|   14|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |empty_reg_166                                                      |  31|   0|   31|          0|
    |grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                     |   1|   0|    1|          0|
    |trunc_ln_reg_171                                                   |  58|   0|   58|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 106|   0|  106|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|m_axi_gmem7_AWVALID              |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWREADY              |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWADDR               |  out|   64|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWID                 |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWLEN                |  out|   32|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWSIZE               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWBURST              |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWLOCK               |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWCACHE              |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWPROT               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWQOS                |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWREGION             |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWUSER               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WVALID               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WREADY               |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WDATA                |  out|  512|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WSTRB                |  out|   64|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WLAST                |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WID                  |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WUSER                |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARVALID              |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARREADY              |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARADDR               |  out|   64|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARID                 |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARLEN                |  out|   32|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARSIZE               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARBURST              |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARLOCK               |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARCACHE              |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARPROT               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARQOS                |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARREGION             |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARUSER               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RVALID               |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RREADY               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RDATA                |   in|  512|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RLAST                |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RID                  |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RFIFONUM             |   in|   13|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RUSER                |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RRESP                |   in|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BVALID               |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BREADY               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BRESP                |   in|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BID                  |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BUSER                |   in|    1|       m_axi|                 gmem7|       pointer|
|mem                              |   in|   64|     ap_none|                   mem|        scalar|
|colScale_fifo_lb_din             |  out|  512|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_num_data_valid  |   in|    3|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_fifo_cap        |   in|    3|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_full_n          |   in|    1|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_write           |  out|    1|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_ub_din             |  out|  512|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_num_data_valid  |   in|    3|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_fifo_cap        |   in|    3|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_full_n          |   in|    1|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_write           |  out|    1|     ap_fifo|      colScale_fifo_ub|       pointer|
|n                                |   in|   32|     ap_none|                     n|        scalar|
|nCols_c2_din                     |  out|   32|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_num_data_valid          |   in|    3|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_fifo_cap                |   in|    3|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_full_n                  |   in|    1|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_write                   |  out|    1|     ap_fifo|              nCols_c2|       pointer|
|nCols_c3_din                     |  out|   32|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_num_data_valid          |   in|    3|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_fifo_cap                |   in|    3|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_full_n                  |   in|    1|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_write                   |  out|    1|     ap_fifo|              nCols_c3|       pointer|
+---------------------------------+-----+-----+------------+----------------------+--------------+

