source: |-
  (progn 
    (setq x 1)
    (print_string
      (if (= x 1) "T" "F")))

input: |-
  foo

output: |
  source LoC: 4 code instr: 39
  ============================================================
  T
  instructions_n: 42 ticks: 120

code: |-
  50000040
  00000000
  00000001
  00000054
  00000001
  00000046
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000001
  70000000
  00000001
  70000000
  00800001
  01800000
  30800801
  88000000
  6000004b
  00000002
  5000004c
  00000004
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  68000061
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  50000052
  00800002
  88000000
  88000000
  88000000
  98000000

disasm: |-
  0 - 50000040 - JMP mem[0x40] - Skip static memory
  1 - 00000000
  2 - 00000001
  3 - 00000054
  4 - 00000001
  5 - 00000046
  6 - 00000000
  7 - 00000000
  8 - 00000000
  9 - 00000000
  a - 00000000
  b - 00000000
  c - 00000000
  d - 00000000
  e - 00000000
  f - 00000000
  10 - 00000000
  11 - 00000000
  12 - 00000000
  13 - 00000000
  14 - 00000000
  15 - 00000000
  16 - 00000000
  17 - 00000000
  18 - 00000000
  19 - 00000000
  1a - 00000000
  1b - 00000000
  1c - 00000000
  1d - 00000000
  1e - 00000000
  1f - 00000000
  20 - 00000000
  21 - 00000000
  22 - 00000000
  23 - 00000000
  24 - 00000000
  25 - 00000000
  26 - 00000000
  27 - 00000000
  28 - 00000000
  29 - 00000000
  2a - 00000000
  2b - 00000000
  2c - 00000000
  2d - 00000000
  2e - 00000000
  2f - 00000000
  30 - 00000000
  31 - 00000000
  32 - 00000000
  33 - 00000000
  34 - 00000000
  35 - 00000000
  36 - 00000000
  37 - 00000000
  38 - 00000000
  39 - 00000000
  3a - 00000000
  3b - 00000000
  3c - 00000000
  3d - 00000000
  3e - 00000000
  3f - 00000000
  40 - 00000001 - LD r0, 0x1
  41 - 70000000 - PUSH r0 - Push var x
  42 - 00000001 - LD r0, 0x1
  43 - 70000000 - PUSH r0 - Push var #binop result
  44 - 00800001 - LD r0, mem[SP + 0x1]
  45 - 01800000 - LD r1, mem[SP + 0x0]
  46 - 30800801 - EQ r0, r0, r1
  47 - 88000000 - POP
  48 - 6000004b - JZ r0, mem[0x4b]
  49 - 00000002 - LD r0, 0x2
  4a - 5000004c - JMP mem[0x4c]
  4b - 00000004 - LD r0, 0x4
  4c - 70000000 - PUSH r0 - Push var #str_p
  4d - 08400001 - ST r0, mem[0x1]
  4e - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  4f - 70000000 - PUSH r0 - Push var #str_size
  50 - 00000000 - LD r0, 0x0
  51 - 70000000 - PUSH r0 - Push var #i
  52 - 00800000 - LD r0, mem[SP + 0x0]
  53 - 01800001 - LD r1, mem[SP + 0x1]
  54 - 30800801 - EQ r0, r0, r1
  55 - 68000061 - JNZ r0, mem[0x61]
  56 - 00800002 - LD r0, mem[SP + 0x2]
  57 - 01800000 - LD r1, mem[SP + 0x0]
  58 - 10800801 - ADD r0, r0, r1
  59 - 10800001 - ADD r0, r0, 0x1
  5a - 08400001 - ST r0, mem[0x1]
  5b - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  5c - 80000001 - OUT r0, port[0x1]
  5d - 00800000 - LD r0, mem[SP + 0x0]
  5e - 10800001 - ADD r0, r0, 0x1
  5f - 08800000 - ST r0, mem[SP + 0x0]
  60 - 50000052 - JMP mem[0x52] - Jump to read str loop start
  61 - 00800002 - LD r0, mem[SP + 0x2]
  62 - 88000000 - POP - Pop #i used to print string
  63 - 88000000 - POP - Pop #str_size used to print string
  64 - 88000000 - POP - Pop #str_p used to print string
  65 - 98000000 - HLT

log: |
  DEBUG   machine:simulation    TICK: 0, IP: 0, DR: 0, Z: 1, INSTR: None, SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 1, IP: 1, DR: 64, Z: 1, INSTR: JMP args[ADDRESS=64], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 2, IP: 64, DR: 64, Z: 1, INSTR: JMP args[ADDRESS=64], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 3, IP: 65, DR: 1, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=1], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 4, IP: 65, DR: 1, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=1], SP: 2048, Stack: [], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 5, IP: 66, DR: 1, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2048, Stack: [], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 6, IP: 66, DR: 1, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [0], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 7, IP: 66, DR: 1, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 8, IP: 67, DR: 1, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=1], SP: 2047, Stack: [1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 9, IP: 67, DR: 1, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=1], SP: 2047, Stack: [1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 10, IP: 68, DR: 1, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 11, IP: 68, DR: 1, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [0, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 12, IP: 68, DR: 1, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 13, IP: 69, DR: 1, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 14, IP: 69, DR: 2047, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 15, IP: 69, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 16, IP: 69, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 17, IP: 70, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 18, IP: 70, DR: 2046, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 19, IP: 70, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2046, Stack: [1, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 20, IP: 70, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2046, Stack: [1, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 21, IP: 71, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2046, Stack: [1, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 22, IP: 71, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2046, Stack: [1, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 23, IP: 71, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2046, Stack: [1, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 24, IP: 72, DR: 1, Z: 0, INSTR: POP, SP: 2046, Stack: [1, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 25, IP: 72, DR: 1, Z: 0, INSTR: POP, SP: 2047, Stack: [1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 26, IP: 73, DR: 75, Z: 0, INSTR: JZ args[REGISTER=0, ADDRESS=75], SP: 2047, Stack: [1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 27, IP: 73, DR: 75, Z: 0, INSTR: JZ args[REGISTER=0, ADDRESS=75], SP: 2047, Stack: [1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 28, IP: 74, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=2], SP: 2047, Stack: [1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 29, IP: 74, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=2], SP: 2047, Stack: [1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 30, IP: 75, DR: 76, Z: 0, INSTR: JMP args[ADDRESS=76], SP: 2047, Stack: [1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 31, IP: 76, DR: 76, Z: 0, INSTR: JMP args[ADDRESS=76], SP: 2047, Stack: [1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 32, IP: 77, DR: 76, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 33, IP: 77, DR: 76, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [1, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 34, IP: 77, DR: 76, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 35, IP: 78, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 36, IP: 78, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 37, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 38, IP: 79, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 39, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 40, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2046, Stack: [2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 41, IP: 80, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 42, IP: 80, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [0, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 43, IP: 80, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 44, IP: 81, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2045, Stack: [1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 45, IP: 81, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2045, Stack: [1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 46, IP: 82, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 47, IP: 82, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 48, IP: 82, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 49, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 50, IP: 83, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 51, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 52, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 53, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 54, IP: 84, DR: 2045, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 55, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 56, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 57, IP: 85, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 58, IP: 85, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 59, IP: 85, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 60, IP: 86, DR: 97, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=97], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 61, IP: 86, DR: 97, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=97], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 62, IP: 87, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 63, IP: 87, DR: 2046, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 64, IP: 87, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 65, IP: 87, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 66, IP: 88, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 67, IP: 88, DR: 2044, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 68, IP: 88, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 69, IP: 88, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 70, IP: 89, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 71, IP: 89, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 72, IP: 89, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 73, IP: 90, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 74, IP: 90, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 75, IP: 90, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 76, IP: 91, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 77, IP: 91, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 78, IP: 92, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 79, IP: 92, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 80, IP: 92, DR: 84, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 81, IP: 92, DR: 84, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [84, 0]
  DEBUG   machine:simulation    TICK: 82, IP: 93, DR: 84, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [84, 0]
  DEBUG   machine:simulation    TICK: 83, IP: 93, DR: 84, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [84, 0]
  DEBUG   machine:simulation    TICK: 84, IP: 94, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [84, 0]
  DEBUG   machine:simulation    TICK: 85, IP: 94, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [84, 0]
  DEBUG   machine:simulation    TICK: 86, IP: 94, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [84, 0]
  DEBUG   machine:simulation    TICK: 87, IP: 94, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 88, IP: 95, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 89, IP: 95, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 90, IP: 95, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2044, Stack: [0, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 91, IP: 96, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 92, IP: 96, DR: 2044, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [0, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 93, IP: 96, DR: 2044, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 94, IP: 97, DR: 82, Z: 0, INSTR: JMP args[ADDRESS=82], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 95, IP: 82, DR: 82, Z: 0, INSTR: JMP args[ADDRESS=82], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 96, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 97, IP: 83, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 98, IP: 83, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 99, IP: 83, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 100, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 101, IP: 84, DR: 2045, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 102, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 103, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 104, IP: 85, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 105, IP: 85, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 106, IP: 85, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 107, IP: 86, DR: 97, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=97], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 108, IP: 97, DR: 97, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=97], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 109, IP: 98, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 110, IP: 98, DR: 2046, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 111, IP: 98, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [1, 1, 2, 1], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 112, IP: 98, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2044, Stack: [1, 1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 113, IP: 99, DR: 2, Z: 0, INSTR: POP, SP: 2044, Stack: [1, 1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 114, IP: 99, DR: 2, Z: 0, INSTR: POP, SP: 2045, Stack: [1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 115, IP: 100, DR: 2, Z: 0, INSTR: POP, SP: 2045, Stack: [1, 2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 116, IP: 100, DR: 2, Z: 0, INSTR: POP, SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 117, IP: 101, DR: 2, Z: 0, INSTR: POP, SP: 2046, Stack: [2, 1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 118, IP: 101, DR: 2, Z: 0, INSTR: POP, SP: 2047, Stack: [1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 119, IP: 102, DR: 2, Z: 0, INSTR: HLT, SP: 2047, Stack: [1], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 120, IP: 102, DR: 2, Z: 0, INSTR: HLT, SP: 2047, Stack: [1], REGS: [2, 1]
