<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-881-830  </DOCNO><DOCID>07 881 830.andO;</DOCID><JOURNAL>ESD: The Electronic System Design Magazine  Oct 1989 v19 n10p47(4).andM;</JOURNAL><TITLE>The making of SPARCstation 1.andO;</TITLE><AUTHOR>Insley, Mark; Westberg, Tom.andM;</AUTHOR><TEXT><ABSTRACT>The rapid design of Sun Microsystems' SPARCstation 1reduced-instruction-set computer (RISC) microprocessor-basedworkstation was facilitated by system-wide, gate-level simulationsof the nine major application-specific integrated circuits(ASICs).andP;  A 20-MHz SPARC integer unit and floating point unit werecombined with seven other proprietary ASICs and severaloff-the-shelf chips to provide the entire system logic on one8.5-by-11-inch motherboard.andP;  Implementation of the ASIC designsconsisted of function partitioning, specifications development andan iterative simulation process from chip to full-systemfunctionality.andP;  System-level simulations enabled diagnosis of newgenerations of the ASICs.andP;  Details of the simulation process aredescribed.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Sun Microsystems Inc. (product development).andO;Ticker:    SUNW.andO;Product:   Sun Microsystems SPARCstation 1 (Workstation) (design andconstruction).andO;Topic:     WorkstationsApplication-Specific Integrated CircuitsSimulationProduct DevelopmentComputer DesignScalable Processor ArchitectureReduced-Instruction-Set Computers.andO;Feature:   illustrationtablechart.andO;Caption:   The SPARCstation 1 chip set. (table)Architecture of the SPARCstation 1. (chart)The first system simulation involved the integer unit. (chart)andM;</DESCRIPT></DOC>