<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MCUX CLNS: MCUXCLRSA_SIGN_WA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MCUX CLNS
   </div>
   <div id="projectbrief">MCUX Crypto Library Normal Secure</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">MCUXCLRSA_SIGN_WA<div class="ingroups"><a class="el" href="group__mcux_cl_rsa.html">mcuxClRsa</a> &raquo; <a class="el" href="group__mcux_cl_rsa___macros.html">mcuxClRsa_Macros</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Definitions of workarea sizes for the mcuxClRsa_sign function.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga272ee997766d8297c13c0f62f55ce296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga272ee997766d8297c13c0f62f55ce296">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga272ee997766d8297c13c0f62f55ce296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#ga272ee997766d8297c13c0f62f55ce296">More...</a><br /></td></tr>
<tr class="separator:ga272ee997766d8297c13c0f62f55ce296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427e05cac9aceae1cb26fd678ff9b265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga427e05cac9aceae1cb26fd678ff9b265">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga427e05cac9aceae1cb26fd678ff9b265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#ga427e05cac9aceae1cb26fd678ff9b265">More...</a><br /></td></tr>
<tr class="separator:ga427e05cac9aceae1cb26fd678ff9b265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a230207449fdc111d543a532b5dcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf8a230207449fdc111d543a532b5dcbb">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaf8a230207449fdc111d543a532b5dcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#gaf8a230207449fdc111d543a532b5dcbb">More...</a><br /></td></tr>
<tr class="separator:gaf8a230207449fdc111d543a532b5dcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad707e1450343b1c8fbbee1f9e3846077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad707e1450343b1c8fbbee1f9e3846077">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gad707e1450343b1c8fbbee1f9e3846077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#gad707e1450343b1c8fbbee1f9e3846077">More...</a><br /></td></tr>
<tr class="separator:gad707e1450343b1c8fbbee1f9e3846077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf840fc47153199fc21d275ae5923e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gadf840fc47153199fc21d275ae5923e29">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gadf840fc47153199fc21d275ae5923e29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#gadf840fc47153199fc21d275ae5923e29">More...</a><br /></td></tr>
<tr class="separator:gadf840fc47153199fc21d275ae5923e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39f11bd4aa7afd281c08d4a9544bcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf39f11bd4aa7afd281c08d4a9544bcb2">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_1024_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:gaf39f11bd4aa7afd281c08d4a9544bcb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#gaf39f11bd4aa7afd281c08d4a9544bcb2">More...</a><br /></td></tr>
<tr class="separator:gaf39f11bd4aa7afd281c08d4a9544bcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85430e699d59289cfbfae3cafab7b4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga85430e699d59289cfbfae3cafab7b4f7">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_2048_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga85430e699d59289cfbfae3cafab7b4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#ga85430e699d59289cfbfae3cafab7b4f7">More...</a><br /></td></tr>
<tr class="separator:ga85430e699d59289cfbfae3cafab7b4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bcaa65f06be66ea552b64b951a07bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga27bcaa65f06be66ea552b64b951a07bd">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_3072_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga27bcaa65f06be66ea552b64b951a07bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#ga27bcaa65f06be66ea552b64b951a07bd">More...</a><br /></td></tr>
<tr class="separator:ga27bcaa65f06be66ea552b64b951a07bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f7b63d58f196cd27dec141306b9d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga96f7b63d58f196cd27dec141306b9d62">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_4096_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga96f7b63d58f196cd27dec141306b9d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <a href="#ga96f7b63d58f196cd27dec141306b9d62">More...</a><br /></td></tr>
<tr class="separator:ga96f7b63d58f196cd27dec141306b9d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ab19cf7a44e23b1b8dd6aecfabed1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga92ab19cf7a44e23b1b8dd6aecfabed1a">MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_WAPKC_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga92ab19cf7a44e23b1b8dd6aecfabed1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#ga92ab19cf7a44e23b1b8dd6aecfabed1a">More...</a><br /></td></tr>
<tr class="separator:ga92ab19cf7a44e23b1b8dd6aecfabed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039a394c511a2a22045db53dad2f498c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga039a394c511a2a22045db53dad2f498c">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga039a394c511a2a22045db53dad2f498c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <a href="#ga039a394c511a2a22045db53dad2f498c">More...</a><br /></td></tr>
<tr class="separator:ga039a394c511a2a22045db53dad2f498c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7409a4eb81aa9e0cd4b61a6f2053ec90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga7409a4eb81aa9e0cd4b61a6f2053ec90">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga7409a4eb81aa9e0cd4b61a6f2053ec90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <a href="#ga7409a4eb81aa9e0cd4b61a6f2053ec90">More...</a><br /></td></tr>
<tr class="separator:ga7409a4eb81aa9e0cd4b61a6f2053ec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad611be7a18dbfd2482180c5c7df74a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad611be7a18dbfd2482180c5c7df74a77">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gad611be7a18dbfd2482180c5c7df74a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <a href="#gad611be7a18dbfd2482180c5c7df74a77">More...</a><br /></td></tr>
<tr class="separator:gad611be7a18dbfd2482180c5c7df74a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cb9c39147bd2f95031cdbc16291257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga03cb9c39147bd2f95031cdbc16291257">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga03cb9c39147bd2f95031cdbc16291257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <a href="#ga03cb9c39147bd2f95031cdbc16291257">More...</a><br /></td></tr>
<tr class="separator:ga03cb9c39147bd2f95031cdbc16291257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a78bfbc264978cab53174be22bbe296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga1a78bfbc264978cab53174be22bbe296">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga1a78bfbc264978cab53174be22bbe296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#ga1a78bfbc264978cab53174be22bbe296">More...</a><br /></td></tr>
<tr class="separator:ga1a78bfbc264978cab53174be22bbe296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b4b8c8ad48868d782fd988cd6ae51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf4b4b8c8ad48868d782fd988cd6ae51f">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaf4b4b8c8ad48868d782fd988cd6ae51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224.  <a href="#gaf4b4b8c8ad48868d782fd988cd6ae51f">More...</a><br /></td></tr>
<tr class="separator:gaf4b4b8c8ad48868d782fd988cd6ae51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146dfa65e392f6ab7a0ba0c2eb97c12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga146dfa65e392f6ab7a0ba0c2eb97c12a">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga146dfa65e392f6ab7a0ba0c2eb97c12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224.  <a href="#ga146dfa65e392f6ab7a0ba0c2eb97c12a">More...</a><br /></td></tr>
<tr class="separator:ga146dfa65e392f6ab7a0ba0c2eb97c12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096872d8a79ce60ed4c2b239169a1427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga096872d8a79ce60ed4c2b239169a1427">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_3072_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga096872d8a79ce60ed4c2b239169a1427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224.  <a href="#ga096872d8a79ce60ed4c2b239169a1427">More...</a><br /></td></tr>
<tr class="separator:ga096872d8a79ce60ed4c2b239169a1427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad7ba8bed3f603ed8972eb05eec40cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga1ad7ba8bed3f603ed8972eb05eec40cf">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_4096_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga1ad7ba8bed3f603ed8972eb05eec40cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224.  <a href="#ga1ad7ba8bed3f603ed8972eb05eec40cf">More...</a><br /></td></tr>
<tr class="separator:ga1ad7ba8bed3f603ed8972eb05eec40cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3261b2addb9e632c321b64c8a4441991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga3261b2addb9e632c321b64c8a4441991">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:ga3261b2addb9e632c321b64c8a4441991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#ga3261b2addb9e632c321b64c8a4441991">More...</a><br /></td></tr>
<tr class="separator:ga3261b2addb9e632c321b64c8a4441991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc77409c52612202b4b0b836aa3ef83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga2cc77409c52612202b4b0b836aa3ef83">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga2cc77409c52612202b4b0b836aa3ef83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256.  <a href="#ga2cc77409c52612202b4b0b836aa3ef83">More...</a><br /></td></tr>
<tr class="separator:ga2cc77409c52612202b4b0b836aa3ef83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d8f4b8b3a8356bc7c1244149e1eb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga66d8f4b8b3a8356bc7c1244149e1eb92">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga66d8f4b8b3a8356bc7c1244149e1eb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256.  <a href="#ga66d8f4b8b3a8356bc7c1244149e1eb92">More...</a><br /></td></tr>
<tr class="separator:ga66d8f4b8b3a8356bc7c1244149e1eb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db33c96fe3e3f85dc8f15614f3a1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga58db33c96fe3e3f85dc8f15614f3a1ba">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_3072_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga58db33c96fe3e3f85dc8f15614f3a1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256.  <a href="#ga58db33c96fe3e3f85dc8f15614f3a1ba">More...</a><br /></td></tr>
<tr class="separator:ga58db33c96fe3e3f85dc8f15614f3a1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baef3939b32ca02e3b63195f29ac80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad4baef3939b32ca02e3b63195f29ac80">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_4096_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gad4baef3939b32ca02e3b63195f29ac80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256.  <a href="#gad4baef3939b32ca02e3b63195f29ac80">More...</a><br /></td></tr>
<tr class="separator:gad4baef3939b32ca02e3b63195f29ac80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18aef58baa2a7fceeaf3d3327ba8224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad18aef58baa2a7fceeaf3d3327ba8224">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:gad18aef58baa2a7fceeaf3d3327ba8224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#gad18aef58baa2a7fceeaf3d3327ba8224">More...</a><br /></td></tr>
<tr class="separator:gad18aef58baa2a7fceeaf3d3327ba8224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3c042ae965447fa79dc873a5bed1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gacf3c042ae965447fa79dc873a5bed1aa">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gacf3c042ae965447fa79dc873a5bed1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384.  <a href="#gacf3c042ae965447fa79dc873a5bed1aa">More...</a><br /></td></tr>
<tr class="separator:gacf3c042ae965447fa79dc873a5bed1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0866af26fe6f34ff68b7d1360c06f584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga0866af26fe6f34ff68b7d1360c06f584">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga0866af26fe6f34ff68b7d1360c06f584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384.  <a href="#ga0866af26fe6f34ff68b7d1360c06f584">More...</a><br /></td></tr>
<tr class="separator:ga0866af26fe6f34ff68b7d1360c06f584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b8481b630aa96d880b54bfd382549d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad2b8481b630aa96d880b54bfd382549d">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_3072_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gad2b8481b630aa96d880b54bfd382549d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384.  <a href="#gad2b8481b630aa96d880b54bfd382549d">More...</a><br /></td></tr>
<tr class="separator:gad2b8481b630aa96d880b54bfd382549d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf046f611ded45a8ac4cec3b9c00db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga4bf046f611ded45a8ac4cec3b9c00db6">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_4096_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga4bf046f611ded45a8ac4cec3b9c00db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384.  <a href="#ga4bf046f611ded45a8ac4cec3b9c00db6">More...</a><br /></td></tr>
<tr class="separator:ga4bf046f611ded45a8ac4cec3b9c00db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8d27d5dc62dfbad3a8b0eb28d07496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga3e8d27d5dc62dfbad3a8b0eb28d07496">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:ga3e8d27d5dc62dfbad3a8b0eb28d07496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#ga3e8d27d5dc62dfbad3a8b0eb28d07496">More...</a><br /></td></tr>
<tr class="separator:ga3e8d27d5dc62dfbad3a8b0eb28d07496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033761355cf20244211f198d38782cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga033761355cf20244211f198d38782cea">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga033761355cf20244211f198d38782cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512.  <a href="#ga033761355cf20244211f198d38782cea">More...</a><br /></td></tr>
<tr class="separator:ga033761355cf20244211f198d38782cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac64e7ac625229daa6ea3cc9b72d3821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaac64e7ac625229daa6ea3cc9b72d3821">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaac64e7ac625229daa6ea3cc9b72d3821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512.  <a href="#gaac64e7ac625229daa6ea3cc9b72d3821">More...</a><br /></td></tr>
<tr class="separator:gaac64e7ac625229daa6ea3cc9b72d3821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeda779c73195c2efeaaeb97f0044a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaeeda779c73195c2efeaaeb97f0044a9e">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_3072_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaeeda779c73195c2efeaaeb97f0044a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512.  <a href="#gaeeda779c73195c2efeaaeb97f0044a9e">More...</a><br /></td></tr>
<tr class="separator:gaeeda779c73195c2efeaaeb97f0044a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cd316f47cda4eaba89eb84171dcedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad1cd316f47cda4eaba89eb84171dcedb">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_4096_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gad1cd316f47cda4eaba89eb84171dcedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512.  <a href="#gad1cd316f47cda4eaba89eb84171dcedb">More...</a><br /></td></tr>
<tr class="separator:gad1cd316f47cda4eaba89eb84171dcedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2847ba57fb0a3ef031fcda98306803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gafb2847ba57fb0a3ef031fcda98306803">MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:gafb2847ba57fb0a3ef031fcda98306803"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#gafb2847ba57fb0a3ef031fcda98306803">More...</a><br /></td></tr>
<tr class="separator:gafb2847ba57fb0a3ef031fcda98306803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b62357cba1c3c3b038198e9fc6d3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga97b62357cba1c3c3b038198e9fc6d3b6">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga97b62357cba1c3c3b038198e9fc6d3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#ga97b62357cba1c3c3b038198e9fc6d3b6">More...</a><br /></td></tr>
<tr class="separator:ga97b62357cba1c3c3b038198e9fc6d3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42c313bb14b774de9497f75c6d27241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gac42c313bb14b774de9497f75c6d27241">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gac42c313bb14b774de9497f75c6d27241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#gac42c313bb14b774de9497f75c6d27241">More...</a><br /></td></tr>
<tr class="separator:gac42c313bb14b774de9497f75c6d27241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36d50cd649f28006db86578161ba0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gac36d50cd649f28006db86578161ba0ca">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gac36d50cd649f28006db86578161ba0ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#gac36d50cd649f28006db86578161ba0ca">More...</a><br /></td></tr>
<tr class="separator:gac36d50cd649f28006db86578161ba0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88130647ca5628e7f51c764bd67703f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga88130647ca5628e7f51c764bd67703f7">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga88130647ca5628e7f51c764bd67703f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#ga88130647ca5628e7f51c764bd67703f7">More...</a><br /></td></tr>
<tr class="separator:ga88130647ca5628e7f51c764bd67703f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287101aef52fec1dcba1beb38e25c68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga287101aef52fec1dcba1beb38e25c68f">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga287101aef52fec1dcba1beb38e25c68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#ga287101aef52fec1dcba1beb38e25c68f">More...</a><br /></td></tr>
<tr class="separator:ga287101aef52fec1dcba1beb38e25c68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7e21441530c59c9a1d9ee742c76144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga3b7e21441530c59c9a1d9ee742c76144">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_1024_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga3b7e21441530c59c9a1d9ee742c76144"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#ga3b7e21441530c59c9a1d9ee742c76144">More...</a><br /></td></tr>
<tr class="separator:ga3b7e21441530c59c9a1d9ee742c76144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4396909c1b0a2b0f211a6de3cc7fd4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga4396909c1b0a2b0f211a6de3cc7fd4b6">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_2048_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga4396909c1b0a2b0f211a6de3cc7fd4b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#ga4396909c1b0a2b0f211a6de3cc7fd4b6">More...</a><br /></td></tr>
<tr class="separator:ga4396909c1b0a2b0f211a6de3cc7fd4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b1182d30f01cd493ecdd122fd5502f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga88b1182d30f01cd493ecdd122fd5502f">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_3072_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga88b1182d30f01cd493ecdd122fd5502f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#ga88b1182d30f01cd493ecdd122fd5502f">More...</a><br /></td></tr>
<tr class="separator:ga88b1182d30f01cd493ecdd122fd5502f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084341ef45f8a74ad409bd3af21e8982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga084341ef45f8a74ad409bd3af21e8982">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_4096_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga084341ef45f8a74ad409bd3af21e8982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <a href="#ga084341ef45f8a74ad409bd3af21e8982">More...</a><br /></td></tr>
<tr class="separator:ga084341ef45f8a74ad409bd3af21e8982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85">MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_WAPKC_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <a href="#gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85">More...</a><br /></td></tr>
<tr class="separator:gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0090f3ad389e21ce463a11fa96c02817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga0090f3ad389e21ce463a11fa96c02817">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_512_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga0090f3ad389e21ce463a11fa96c02817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 512-bit primes p,q.  <a href="#ga0090f3ad389e21ce463a11fa96c02817">More...</a><br /></td></tr>
<tr class="separator:ga0090f3ad389e21ce463a11fa96c02817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0d3fcfe0abbccb952f6d8a821acd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaad0d3fcfe0abbccb952f6d8a821acd74">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaad0d3fcfe0abbccb952f6d8a821acd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1024-bit primes p,q.  <a href="#gaad0d3fcfe0abbccb952f6d8a821acd74">More...</a><br /></td></tr>
<tr class="separator:gaad0d3fcfe0abbccb952f6d8a821acd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebe78a698ed748ddf3f74640f9cca43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga5ebe78a698ed748ddf3f74640f9cca43">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1536_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga5ebe78a698ed748ddf3f74640f9cca43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1536-bit primes p,q.  <a href="#ga5ebe78a698ed748ddf3f74640f9cca43">More...</a><br /></td></tr>
<tr class="separator:ga5ebe78a698ed748ddf3f74640f9cca43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a57050aa2c689d308cf788a43c8f149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga3a57050aa2c689d308cf788a43c8f149">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga3a57050aa2c689d308cf788a43c8f149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 2048-bit primes p,q.  <a href="#ga3a57050aa2c689d308cf788a43c8f149">More...</a><br /></td></tr>
<tr class="separator:ga3a57050aa2c689d308cf788a43c8f149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20af1249e2737c5f012efa335bcba48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gab20af1249e2737c5f012efa335bcba48">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gab20af1249e2737c5f012efa335bcba48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#gab20af1249e2737c5f012efa335bcba48">More...</a><br /></td></tr>
<tr class="separator:gab20af1249e2737c5f012efa335bcba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e6474aea722a8619a0a818c5d021b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf5e6474aea722a8619a0a818c5d021b6">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_512_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:gaf5e6474aea722a8619a0a818c5d021b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 512-bit primes p,q.  <a href="#gaf5e6474aea722a8619a0a818c5d021b6">More...</a><br /></td></tr>
<tr class="separator:gaf5e6474aea722a8619a0a818c5d021b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfdcdb9576f7608b6422230e595c6cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gadfdcdb9576f7608b6422230e595c6cba">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1024_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:gadfdcdb9576f7608b6422230e595c6cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1024-bit primes p,q.  <a href="#gadfdcdb9576f7608b6422230e595c6cba">More...</a><br /></td></tr>
<tr class="separator:gadfdcdb9576f7608b6422230e595c6cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129c075c3fc69122fa46faf59eef68ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga129c075c3fc69122fa46faf59eef68ea">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1536_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga129c075c3fc69122fa46faf59eef68ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1536-bit primes p,q.  <a href="#ga129c075c3fc69122fa46faf59eef68ea">More...</a><br /></td></tr>
<tr class="separator:ga129c075c3fc69122fa46faf59eef68ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2ddec3bf7174418ed692e8e065a69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga2c2ddec3bf7174418ed692e8e065a69d">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_2048_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga2c2ddec3bf7174418ed692e8e065a69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 2048-bit primes p,q.  <a href="#ga2c2ddec3bf7174418ed692e8e065a69d">More...</a><br /></td></tr>
<tr class="separator:ga2c2ddec3bf7174418ed692e8e065a69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b7bd122ffae7780fd582f4043196ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gad4b7bd122ffae7780fd582f4043196ee">MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_WAPKC_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gad4b7bd122ffae7780fd582f4043196ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#gad4b7bd122ffae7780fd582f4043196ee">More...</a><br /></td></tr>
<tr class="separator:gad4b7bd122ffae7780fd582f4043196ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3fd3787c1acba187ca6f32b3a7aea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaab3fd3787c1acba187ca6f32b3a7aea1">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_512_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaab3fd3787c1acba187ca6f32b3a7aea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 512-bit primes p,q.  <a href="#gaab3fd3787c1acba187ca6f32b3a7aea1">More...</a><br /></td></tr>
<tr class="separator:gaab3fd3787c1acba187ca6f32b3a7aea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a8d853af8d36457ff0ccac7f42dfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga91a8d853af8d36457ff0ccac7f42dfe3">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga91a8d853af8d36457ff0ccac7f42dfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 1024-bit primes p,q.  <a href="#ga91a8d853af8d36457ff0ccac7f42dfe3">More...</a><br /></td></tr>
<tr class="separator:ga91a8d853af8d36457ff0ccac7f42dfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d83d1285e98a3b6209a8f5e50f8f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga59d83d1285e98a3b6209a8f5e50f8f7b">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_1536_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga59d83d1285e98a3b6209a8f5e50f8f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 1536-bit primes p,q.  <a href="#ga59d83d1285e98a3b6209a8f5e50f8f7b">More...</a><br /></td></tr>
<tr class="separator:ga59d83d1285e98a3b6209a8f5e50f8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6199a13f43809529eaf950f45ceb103e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga6199a13f43809529eaf950f45ceb103e">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga6199a13f43809529eaf950f45ceb103e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 2048-bit primes p,q.  <a href="#ga6199a13f43809529eaf950f45ceb103e">More...</a><br /></td></tr>
<tr class="separator:ga6199a13f43809529eaf950f45ceb103e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79b6e7667fc474b9eee8024e2bec8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gae79b6e7667fc474b9eee8024e2bec8f7">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gae79b6e7667fc474b9eee8024e2bec8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#gae79b6e7667fc474b9eee8024e2bec8f7">More...</a><br /></td></tr>
<tr class="separator:gae79b6e7667fc474b9eee8024e2bec8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722216abaddbc83591e009e2b44d1643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga722216abaddbc83591e009e2b44d1643">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_512_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga722216abaddbc83591e009e2b44d1643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 512-bit primes p,q.  <a href="#ga722216abaddbc83591e009e2b44d1643">More...</a><br /></td></tr>
<tr class="separator:ga722216abaddbc83591e009e2b44d1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b288f0fd55a379d89166789f1f4a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga75b288f0fd55a379d89166789f1f4a4c">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga75b288f0fd55a379d89166789f1f4a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 1024-bit primes p,q.  <a href="#ga75b288f0fd55a379d89166789f1f4a4c">More...</a><br /></td></tr>
<tr class="separator:ga75b288f0fd55a379d89166789f1f4a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f60b032cec4e485124a7cd4f5d25a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga8f60b032cec4e485124a7cd4f5d25a88">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_1536_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga8f60b032cec4e485124a7cd4f5d25a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 1536-bit primes p,q.  <a href="#ga8f60b032cec4e485124a7cd4f5d25a88">More...</a><br /></td></tr>
<tr class="separator:ga8f60b032cec4e485124a7cd4f5d25a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38a69cadb7450ccd30421c894a2bd71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaa38a69cadb7450ccd30421c894a2bd71">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaa38a69cadb7450ccd30421c894a2bd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 2048-bit primes p,q.  <a href="#gaa38a69cadb7450ccd30421c894a2bd71">More...</a><br /></td></tr>
<tr class="separator:gaa38a69cadb7450ccd30421c894a2bd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00730e591644b53a54b157796122ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaa00730e591644b53a54b157796122ae5">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:gaa00730e591644b53a54b157796122ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#gaa00730e591644b53a54b157796122ae5">More...</a><br /></td></tr>
<tr class="separator:gaa00730e591644b53a54b157796122ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa9cc2e093dcb514351637c20da5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga8fa9cc2e093dcb514351637c20da5804">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_512_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga8fa9cc2e093dcb514351637c20da5804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 512-bit primes p,q.  <a href="#ga8fa9cc2e093dcb514351637c20da5804">More...</a><br /></td></tr>
<tr class="separator:ga8fa9cc2e093dcb514351637c20da5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59548be6951a95b69dc9265b1cafe2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaa59548be6951a95b69dc9265b1cafe2b">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaa59548be6951a95b69dc9265b1cafe2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 1024-bit primes p,q.  <a href="#gaa59548be6951a95b69dc9265b1cafe2b">More...</a><br /></td></tr>
<tr class="separator:gaa59548be6951a95b69dc9265b1cafe2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3548b34f61a2c05dacb4d066f69cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaca3548b34f61a2c05dacb4d066f69cb1">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_1536_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaca3548b34f61a2c05dacb4d066f69cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 1536-bit primes p,q.  <a href="#gaca3548b34f61a2c05dacb4d066f69cb1">More...</a><br /></td></tr>
<tr class="separator:gaca3548b34f61a2c05dacb4d066f69cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e216b09219f01acc51622f3cf5fe36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga5e216b09219f01acc51622f3cf5fe36b">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga5e216b09219f01acc51622f3cf5fe36b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 2048-bit primes p,q.  <a href="#ga5e216b09219f01acc51622f3cf5fe36b">More...</a><br /></td></tr>
<tr class="separator:ga5e216b09219f01acc51622f3cf5fe36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616ec0159f5d5f5625eb4cb7dac103da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga616ec0159f5d5f5625eb4cb7dac103da">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:ga616ec0159f5d5f5625eb4cb7dac103da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#ga616ec0159f5d5f5625eb4cb7dac103da">More...</a><br /></td></tr>
<tr class="separator:ga616ec0159f5d5f5625eb4cb7dac103da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8659e929ddd0d7d66814d87238f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga8659e929ddd0d7d66814d87238f0f6d3">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_512_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga8659e929ddd0d7d66814d87238f0f6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 512-bit primes p,q.  <a href="#ga8659e929ddd0d7d66814d87238f0f6d3">More...</a><br /></td></tr>
<tr class="separator:ga8659e929ddd0d7d66814d87238f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac256888640a349485683d91948406347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gac256888640a349485683d91948406347">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gac256888640a349485683d91948406347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 1024-bit primes p,q.  <a href="#gac256888640a349485683d91948406347">More...</a><br /></td></tr>
<tr class="separator:gac256888640a349485683d91948406347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c721fc445a3c475f6bb289a02e6679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gab4c721fc445a3c475f6bb289a02e6679">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_1536_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gab4c721fc445a3c475f6bb289a02e6679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 1536-bit primes p,q.  <a href="#gab4c721fc445a3c475f6bb289a02e6679">More...</a><br /></td></tr>
<tr class="separator:gab4c721fc445a3c475f6bb289a02e6679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bb0173518c52ae43b4d6f5ea486f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga14bb0173518c52ae43b4d6f5ea486f67">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga14bb0173518c52ae43b4d6f5ea486f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 2048-bit primes p,q.  <a href="#ga14bb0173518c52ae43b4d6f5ea486f67">More...</a><br /></td></tr>
<tr class="separator:ga14bb0173518c52ae43b4d6f5ea486f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd23db6b166ae08c4a0cb36dc7e44f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga6bd23db6b166ae08c4a0cb36dc7e44f8">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:ga6bd23db6b166ae08c4a0cb36dc7e44f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#ga6bd23db6b166ae08c4a0cb36dc7e44f8">More...</a><br /></td></tr>
<tr class="separator:ga6bd23db6b166ae08c4a0cb36dc7e44f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad06a1c02096004b08bcd77b588e5f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaad06a1c02096004b08bcd77b588e5f39">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_512_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaad06a1c02096004b08bcd77b588e5f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 512-bit primes p,q.  <a href="#gaad06a1c02096004b08bcd77b588e5f39">More...</a><br /></td></tr>
<tr class="separator:gaad06a1c02096004b08bcd77b588e5f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8321d94c8fd0a4968919143e845e4888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga8321d94c8fd0a4968919143e845e4888">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_1024_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga8321d94c8fd0a4968919143e845e4888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 1024-bit primes p,q.  <a href="#ga8321d94c8fd0a4968919143e845e4888">More...</a><br /></td></tr>
<tr class="separator:ga8321d94c8fd0a4968919143e845e4888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c7fe6564d91e24e356a8a8f81bf583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf6c7fe6564d91e24e356a8a8f81bf583">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_1536_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:gaf6c7fe6564d91e24e356a8a8f81bf583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 1536-bit primes p,q.  <a href="#gaf6c7fe6564d91e24e356a8a8f81bf583">More...</a><br /></td></tr>
<tr class="separator:gaf6c7fe6564d91e24e356a8a8f81bf583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61561ff02d20fb114ecb5f41f60f4349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga61561ff02d20fb114ecb5f41f60f4349">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_2048_WAPKC_SIZE</a>(saltLen)</td></tr>
<tr class="memdesc:ga61561ff02d20fb114ecb5f41f60f4349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 2048-bit primes p,q.  <a href="#ga61561ff02d20fb114ecb5f41f60f4349">More...</a><br /></td></tr>
<tr class="separator:ga61561ff02d20fb114ecb5f41f60f4349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddf86f3f315ed87fca46660d0359132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga7ddf86f3f315ed87fca46660d0359132">MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_WAPKC_SIZE</a>(keyBitLength,  saltLen)</td></tr>
<tr class="memdesc:ga7ddf86f3f315ed87fca46660d0359132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#ga7ddf86f3f315ed87fca46660d0359132">More...</a><br /></td></tr>
<tr class="separator:ga7ddf86f3f315ed87fca46660d0359132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550d80bfbd7d99fd8cebc4c6820bbf98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga550d80bfbd7d99fd8cebc4c6820bbf98">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_512_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga550d80bfbd7d99fd8cebc4c6820bbf98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 512-bit primes p,q.  <a href="#ga550d80bfbd7d99fd8cebc4c6820bbf98">More...</a><br /></td></tr>
<tr class="separator:ga550d80bfbd7d99fd8cebc4c6820bbf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44547fdc52479cd9112f9228c6997e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga44547fdc52479cd9112f9228c6997e32">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga44547fdc52479cd9112f9228c6997e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1024-bit primes p,q.  <a href="#ga44547fdc52479cd9112f9228c6997e32">More...</a><br /></td></tr>
<tr class="separator:ga44547fdc52479cd9112f9228c6997e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea887736f06b0482a85aa8d28007d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga6ea887736f06b0482a85aa8d28007d27">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1536_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga6ea887736f06b0482a85aa8d28007d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1536-bit primes p,q.  <a href="#ga6ea887736f06b0482a85aa8d28007d27">More...</a><br /></td></tr>
<tr class="separator:ga6ea887736f06b0482a85aa8d28007d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ba06f33a0f3794c9e5bc60f0c82640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga64ba06f33a0f3794c9e5bc60f0c82640">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga64ba06f33a0f3794c9e5bc60f0c82640"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 2048-bit primes p,q.  <a href="#ga64ba06f33a0f3794c9e5bc60f0c82640">More...</a><br /></td></tr>
<tr class="separator:ga64ba06f33a0f3794c9e5bc60f0c82640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4facb4c989b971fabd86b95814179e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga3d4facb4c989b971fabd86b95814179e">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga3d4facb4c989b971fabd86b95814179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#ga3d4facb4c989b971fabd86b95814179e">More...</a><br /></td></tr>
<tr class="separator:ga3d4facb4c989b971fabd86b95814179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6109e779f9dfce922d02c60c247c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga4b6109e779f9dfce922d02c60c247c49">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_512_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga4b6109e779f9dfce922d02c60c247c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 512-bit primes p,q.  <a href="#ga4b6109e779f9dfce922d02c60c247c49">More...</a><br /></td></tr>
<tr class="separator:ga4b6109e779f9dfce922d02c60c247c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78678835a823fc0e8bb6e4f89ecb8394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga78678835a823fc0e8bb6e4f89ecb8394">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1024_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga78678835a823fc0e8bb6e4f89ecb8394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1024-bit primes p,q.  <a href="#ga78678835a823fc0e8bb6e4f89ecb8394">More...</a><br /></td></tr>
<tr class="separator:ga78678835a823fc0e8bb6e4f89ecb8394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394139413ff4b8abfbdb66b1c94a4165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga394139413ff4b8abfbdb66b1c94a4165">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1536_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga394139413ff4b8abfbdb66b1c94a4165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1536-bit primes p,q.  <a href="#ga394139413ff4b8abfbdb66b1c94a4165">More...</a><br /></td></tr>
<tr class="separator:ga394139413ff4b8abfbdb66b1c94a4165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556abbc1f96d4d58ee0c8b1eb21fc09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#ga556abbc1f96d4d58ee0c8b1eb21fc09c">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_2048_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga556abbc1f96d4d58ee0c8b1eb21fc09c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 2048-bit primes p,q.  <a href="#ga556abbc1f96d4d58ee0c8b1eb21fc09c">More...</a><br /></td></tr>
<tr class="separator:ga556abbc1f96d4d58ee0c8b1eb21fc09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7cdb1012666b5f3f72645ac8d674c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_u_x_c_l_r_s_a___s_i_g_n___w_a.html#gaf7cdb1012666b5f3f72645ac8d674c12">MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_WAPKC_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gaf7cdb1012666b5f3f72645ac8d674c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <a href="#gaf7cdb1012666b5f3f72645ac8d674c12">More...</a><br /></td></tr>
<tr class="separator:gaf7cdb1012666b5f3f72645ac8d674c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Definitions of workarea sizes for the mcuxClRsa_sign function. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga272ee997766d8297c13c0f62f55ce296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272ee997766d8297c13c0f62f55ce296">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="mcux_cl_rsa_sign__no_encode_example_8c-example.html#a11">mcuxClRsa_sign_NoEncode_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga427e05cac9aceae1cb26fd678ff9b265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427e05cac9aceae1cb26fd678ff9b265">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="mcux_cl_rsa_sign_pss_sha2_256_example_8c-example.html#a12">mcuxClRsa_sign_pss_sha2_256_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="gaf8a230207449fdc111d543a532b5dcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8a230207449fdc111d543a532b5dcbb">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="gad707e1450343b1c8fbbee1f9e3846077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad707e1450343b1c8fbbee1f9e3846077">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="gadf840fc47153199fc21d275ae5923e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf840fc47153199fc21d275ae5923e29">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="gaf39f11bd4aa7afd281c08d4a9544bcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf39f11bd4aa7afd281c08d4a9544bcb2">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_1024_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="mcux_cl_rsa_sign__no_encode_example_8c-example.html#a15">mcuxClRsa_sign_NoEncode_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga85430e699d59289cfbfae3cafab7b4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85430e699d59289cfbfae3cafab7b4f7">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_2048_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="ga27bcaa65f06be66ea552b64b951a07bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27bcaa65f06be66ea552b64b951a07bd">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_3072_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="ga96f7b63d58f196cd27dec141306b9d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f7b63d58f196cd27dec141306b9d62">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_4096_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="ga92ab19cf7a44e23b1b8dd6aecfabed1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ab19cf7a44e23b1b8dd6aecfabed1a">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONNOENCODE_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga039a394c511a2a22045db53dad2f498c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga039a394c511a2a22045db53dad2f498c">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="ga7409a4eb81aa9e0cd4b61a6f2053ec90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7409a4eb81aa9e0cd4b61a6f2053ec90">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="gad611be7a18dbfd2482180c5c7df74a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad611be7a18dbfd2482180c5c7df74a77">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="ga03cb9c39147bd2f95031cdbc16291257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03cb9c39147bd2f95031cdbc16291257">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="ga1a78bfbc264978cab53174be22bbe296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a78bfbc264978cab53174be22bbe296">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="gaf4b4b8c8ad48868d782fd988cd6ae51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b4b8c8ad48868d782fd988cd6ae51f">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224. </p>

</div>
</div>
<a id="ga146dfa65e392f6ab7a0ba0c2eb97c12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146dfa65e392f6ab7a0ba0c2eb97c12a">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224. </p>

</div>
</div>
<a id="ga096872d8a79ce60ed4c2b239169a1427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096872d8a79ce60ed4c2b239169a1427">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_3072_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224. </p>

</div>
</div>
<a id="ga1ad7ba8bed3f603ed8972eb05eec40cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad7ba8bed3f603ed8972eb05eec40cf">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_4096_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224. </p>

</div>
</div>
<a id="ga3261b2addb9e632c321b64c8a4441991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3261b2addb9e632c321b64c8a4441991">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA224_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga2cc77409c52612202b4b0b836aa3ef83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc77409c52612202b4b0b836aa3ef83">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256. </p>

</div>
</div>
<a id="ga66d8f4b8b3a8356bc7c1244149e1eb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d8f4b8b3a8356bc7c1244149e1eb92">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="mcux_cl_rsa_sign_pss_sha2_256_example_8c-example.html#a16">mcuxClRsa_sign_pss_sha2_256_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga58db33c96fe3e3f85dc8f15614f3a1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58db33c96fe3e3f85dc8f15614f3a1ba">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_3072_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256. </p>

</div>
</div>
<a id="gad4baef3939b32ca02e3b63195f29ac80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4baef3939b32ca02e3b63195f29ac80">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_4096_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256. </p>

</div>
</div>
<a id="gad18aef58baa2a7fceeaf3d3327ba8224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18aef58baa2a7fceeaf3d3327ba8224">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA256_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="gacf3c042ae965447fa79dc873a5bed1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3c042ae965447fa79dc873a5bed1aa">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384. </p>

</div>
</div>
<a id="ga0866af26fe6f34ff68b7d1360c06f584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0866af26fe6f34ff68b7d1360c06f584">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384. </p>

</div>
</div>
<a id="gad2b8481b630aa96d880b54bfd382549d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b8481b630aa96d880b54bfd382549d">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_3072_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384. </p>

</div>
</div>
<a id="ga4bf046f611ded45a8ac4cec3b9c00db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf046f611ded45a8ac4cec3b9c00db6">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_4096_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384. </p>

</div>
</div>
<a id="ga3e8d27d5dc62dfbad3a8b0eb28d07496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8d27d5dc62dfbad3a8b0eb28d07496">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA384_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga033761355cf20244211f198d38782cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033761355cf20244211f198d38782cea">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512. </p>

</div>
</div>
<a id="gaac64e7ac625229daa6ea3cc9b72d3821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac64e7ac625229daa6ea3cc9b72d3821">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512. </p>

</div>
</div>
<a id="gaeeda779c73195c2efeaaeb97f0044a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeda779c73195c2efeaaeb97f0044a9e">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_3072_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512. </p>

</div>
</div>
<a id="gad1cd316f47cda4eaba89eb84171dcedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1cd316f47cda4eaba89eb84171dcedb">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_4096_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512. </p>

</div>
</div>
<a id="gafb2847ba57fb0a3ef031fcda98306803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb2847ba57fb0a3ef031fcda98306803">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPSSENCODE_SHA512_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga97b62357cba1c3c3b038198e9fc6d3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b62357cba1c3c3b038198e9fc6d3b6">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="gac42c313bb14b774de9497f75c6d27241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac42c313bb14b774de9497f75c6d27241">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="gac36d50cd649f28006db86578161ba0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac36d50cd649f28006db86578161ba0ca">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga88130647ca5628e7f51c764bd67703f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88130647ca5628e7f51c764bd67703f7">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga287101aef52fec1dcba1beb38e25c68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287101aef52fec1dcba1beb38e25c68f">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga3b7e21441530c59c9a1d9ee742c76144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7e21441530c59c9a1d9ee742c76144">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_1024_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga4396909c1b0a2b0f211a6de3cc7fd4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4396909c1b0a2b0f211a6de3cc7fd4b6">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_2048_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga88b1182d30f01cd493ecdd122fd5502f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b1182d30f01cd493ecdd122fd5502f">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_3072_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga084341ef45f8a74ad409bd3af21e8982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga084341ef45f8a74ad409bd3af21e8982">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_4096_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aa65a7b57ac48eb4b6f8e2d1b3ee85">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_OPTIONPKCS1V15ENCODE_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga0090f3ad389e21ce463a11fa96c02817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0090f3ad389e21ce463a11fa96c02817">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_512_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_512_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="gaad0d3fcfe0abbccb952f6d8a821acd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0d3fcfe0abbccb952f6d8a821acd74">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="ga5ebe78a698ed748ddf3f74640f9cca43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ebe78a698ed748ddf3f74640f9cca43">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1536_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1536_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga3a57050aa2c689d308cf788a43c8f149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a57050aa2c689d308cf788a43c8f149">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="gab20af1249e2737c5f012efa335bcba48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20af1249e2737c5f012efa335bcba48">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="gaf5e6474aea722a8619a0a818c5d021b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5e6474aea722a8619a0a818c5d021b6">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_512_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="gadfdcdb9576f7608b6422230e595c6cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfdcdb9576f7608b6422230e595c6cba">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1024_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="ga129c075c3fc69122fa46faf59eef68ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga129c075c3fc69122fa46faf59eef68ea">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1536_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_1536_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga2c2ddec3bf7174418ed692e8e065a69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2ddec3bf7174418ed692e8e065a69d">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_2048_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="gad4b7bd122ffae7780fd582f4043196ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b7bd122ffae7780fd582f4043196ee">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONNOENCODE_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="gaab3fd3787c1acba187ca6f32b3a7aea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3fd3787c1acba187ca6f32b3a7aea1">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_512_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_512_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="ga91a8d853af8d36457ff0ccac7f42dfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a8d853af8d36457ff0ccac7f42dfe3">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="ga59d83d1285e98a3b6209a8f5e50f8f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d83d1285e98a3b6209a8f5e50f8f7b">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_1536_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_1536_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga6199a13f43809529eaf950f45ceb103e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6199a13f43809529eaf950f45ceb103e">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="gae79b6e7667fc474b9eee8024e2bec8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae79b6e7667fc474b9eee8024e2bec8f7">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="ga722216abaddbc83591e009e2b44d1643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722216abaddbc83591e009e2b44d1643">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_512_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="ga75b288f0fd55a379d89166789f1f4a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b288f0fd55a379d89166789f1f4a4c">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="ga8f60b032cec4e485124a7cd4f5d25a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f60b032cec4e485124a7cd4f5d25a88">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_1536_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_1536_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="gaa38a69cadb7450ccd30421c894a2bd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa38a69cadb7450ccd30421c894a2bd71">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_224, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="gaa00730e591644b53a54b157796122ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa00730e591644b53a54b157796122ae5">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA224_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="ga8fa9cc2e093dcb514351637c20da5804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fa9cc2e093dcb514351637c20da5804">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_512_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="gaa59548be6951a95b69dc9265b1cafe2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa59548be6951a95b69dc9265b1cafe2b">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="gaca3548b34f61a2c05dacb4d066f69cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3548b34f61a2c05dacb4d066f69cb1">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_1536_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_1536_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga5e216b09219f01acc51622f3cf5fe36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e216b09219f01acc51622f3cf5fe36b">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_256, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="ga616ec0159f5d5f5625eb4cb7dac103da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616ec0159f5d5f5625eb4cb7dac103da">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA256_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="ga8659e929ddd0d7d66814d87238f0f6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8659e929ddd0d7d66814d87238f0f6d3">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_512_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="gac256888640a349485683d91948406347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac256888640a349485683d91948406347">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="gab4c721fc445a3c475f6bb289a02e6679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4c721fc445a3c475f6bb289a02e6679">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_1536_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_1536_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga14bb0173518c52ae43b4d6f5ea486f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14bb0173518c52ae43b4d6f5ea486f67">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_384, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="ga6bd23db6b166ae08c4a0cb36dc7e44f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd23db6b166ae08c4a0cb36dc7e44f8">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA384_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="gaad06a1c02096004b08bcd77b588e5f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad06a1c02096004b08bcd77b588e5f39">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_512_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="ga8321d94c8fd0a4968919143e845e4888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8321d94c8fd0a4968919143e845e4888">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_1024_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="gaf6c7fe6564d91e24e356a8a8f81bf583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c7fe6564d91e24e356a8a8f81bf583">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_1536_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_1536_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga61561ff02d20fb114ecb5f41f60f4349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61561ff02d20fb114ecb5f41f60f4349">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_2048_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_512, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="ga7ddf86f3f315ed87fca46660d0359132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ddf86f3f315ed87fca46660d0359132">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPSSENCODE_SHA512_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saltLen&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="ga550d80bfbd7d99fd8cebc4c6820bbf98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga550d80bfbd7d99fd8cebc4c6820bbf98">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_512_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_512_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="ga44547fdc52479cd9112f9228c6997e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44547fdc52479cd9112f9228c6997e32">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="ga6ea887736f06b0482a85aa8d28007d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea887736f06b0482a85aa8d28007d27">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1536_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1536_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga64ba06f33a0f3794c9e5bc60f0c82640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ba06f33a0f3794c9e5bc60f0c82640">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="ga3d4facb4c989b971fabd86b95814179e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d4facb4c989b971fabd86b95814179e">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="ga4b6109e779f9dfce922d02c60c247c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b6109e779f9dfce922d02c60c247c49">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_512_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_512_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 512-bit primes p,q. </p>

</div>
</div>
<a id="ga78678835a823fc0e8bb6e4f89ecb8394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78678835a823fc0e8bb6e4f89ecb8394">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1024_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1024-bit primes p,q. </p>

</div>
</div>
<a id="ga394139413ff4b8abfbdb66b1c94a4165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394139413ff4b8abfbdb66b1c94a4165">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1536_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_1536_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 1536-bit primes p,q. </p>

</div>
</div>
<a id="ga556abbc1f96d4d58ee0c8b1eb21fc09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga556abbc1f96d4d58ee0c8b1eb21fc09c">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_2048_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for CRT keys with 2048-bit primes p,q. </p>

</div>
</div>
<a id="gaf7cdb1012666b5f3f72645ac8d674c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7cdb1012666b5f3f72645ac8d674c12">&#9670;&nbsp;</a></span>MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_OPTIONPKCS1V15ENCODE_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
