

================================================================
== Vivado HLS Report for 'worker_COO_SpMV_0'
================================================================
* Date:           Mon Dec  5 14:00:50 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3346|  3346|  3346|  3346|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3344|  3344|        13|          1|          1|  3333|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     17|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |       13|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     14|
|Register         |        -|      -|     176|      8|
+-----------------+---------+-------+--------+-------+
|Total            |       13|      5|     524|    750|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |worker_fadd_32ns_32ns_32_5_full_dsp_U1  |worker_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |worker_fmul_32ns_32ns_32_4_max_dsp_U2   |worker_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|      5|  348|  711|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |col10_1_0_U  |worker_COO_SpMV_0_col10_1_0  |        2|  0|   0|  3333|    8|     1|        26664|
    |row10_1_0_U  |worker_COO_SpMV_0_row10_1_0  |        2|  0|   0|  3333|    8|     1|        26664|
    |val10_1_0_U  |worker_COO_SpMV_0_val10_1_0  |        8|  0|   0|  3333|   32|     1|       106656|
    |vector_U     |worker_COO_SpMV_0_vector     |        1|  0|   0|   100|   32|     1|         3200|
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                             |       13|  0|   0| 10099|   80|     4|       163184|
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2       |     +    |      0|  0|  12|          12|           1|
    |exitcond_fu_124_p2  |   icmp   |      0|  0|   5|          12|          11|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  17|          24|          12|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it12  |   1|          2|    1|          2|
    |i_reg_104               |  12|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  14|          8|   14|         30|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |i_reg_104               |  12|   0|   12|          0|
    |output_addr_reg_197     |   7|   0|    7|          0|
    |output_load_reg_223     |  32|   0|   32|          0|
    |tmp_2_reg_228           |  32|   0|   32|          0|
    |tmp_4_reg_183           |   1|   0|    1|          0|
    |tmp_reg_172             |  12|   0|   64|         52|
    |tmp_s_reg_218           |  32|   0|   32|          0|
    |val10_1_0_load_reg_203  |  32|   0|   32|          0|
    |output_addr_reg_197     |   0|   7|    7|          0|
    |tmp_4_reg_183           |   0|   1|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 176|   8|  236|         52|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_done            | out |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|output_r_address0  | out |    7|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_q0        |  in |   32|  ap_memory |      output_r     |     array    |
|output_r_address1  | out |    7|  ap_memory |      output_r     |     array    |
|output_r_ce1       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we1       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d1        | out |   32|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_16 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %._crit_edge ]

ST_2: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %i, -763

ST_2: i_1 [1/1] 1.84ns
:2  %i_1 = add i12 %i, 1

ST_2: stg_20 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:3  %tmp = zext i12 %i to i64

ST_2: row10_1_0_addr [1/1] 0.00ns
:4  %row10_1_0_addr = getelementptr [3333 x i8]* @row10_1_0, i64 0, i64 %tmp

ST_2: row10_1_0_load [2/2] 2.39ns
:5  %row10_1_0_load = load i8* %row10_1_0_addr, align 1


 <State 3>: 2.39ns
ST_3: row10_1_0_load [1/2] 2.39ns
:5  %row10_1_0_load = load i8* %row10_1_0_addr, align 1

ST_3: row10_1_0_load_cast [1/1] 0.00ns
:6  %row10_1_0_load_cast = sext i8 %row10_1_0_load to i32

ST_3: tmp_4 [1/1] 0.00ns
:7  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %row10_1_0_load, i32 7)

ST_3: stg_27 [1/1] 0.00ns
:8  br i1 %tmp_4, label %._crit_edge, label %branch1

ST_3: val10_1_0_addr [1/1] 0.00ns
branch1:0  %val10_1_0_addr = getelementptr [3333 x float]* @val10_1_0, i64 0, i64 %tmp

ST_3: val10_1_0_load [2/2] 2.39ns
branch1:1  %val10_1_0_load = load float* %val10_1_0_addr, align 4

ST_3: col10_1_0_addr [1/1] 0.00ns
branch1:2  %col10_1_0_addr = getelementptr [3333 x i8]* @col10_1_0, i64 0, i64 %tmp

ST_3: col10_1_0_load [2/2] 2.39ns
branch1:3  %col10_1_0_load = load i8* %col10_1_0_addr, align 1

ST_3: tmp_1 [1/1] 0.00ns
branch1:8  %tmp_1 = zext i32 %row10_1_0_load_cast to i64

ST_3: output_addr [1/1] 0.00ns
branch1:9  %output_addr = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp_1


 <State 4>: 4.78ns
ST_4: val10_1_0_load [1/2] 2.39ns
branch1:1  %val10_1_0_load = load float* %val10_1_0_addr, align 4

ST_4: col10_1_0_load [1/2] 2.39ns
branch1:3  %col10_1_0_load = load i8* %col10_1_0_addr, align 1

ST_4: tmp_9 [1/1] 0.00ns
branch1:4  %tmp_9 = sext i8 %col10_1_0_load to i64

ST_4: vector_addr [1/1] 0.00ns
branch1:5  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_9

ST_4: vector_load [2/2] 2.39ns
branch1:6  %vector_load = load float* %vector_addr, align 4


 <State 5>: 8.09ns
ST_5: vector_load [1/2] 2.39ns
branch1:6  %vector_load = load float* %vector_addr, align 4

ST_5: tmp_s [4/4] 5.70ns
branch1:7  %tmp_s = fmul float %val10_1_0_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_s [3/4] 5.70ns
branch1:7  %tmp_s = fmul float %val10_1_0_load, %vector_load


 <State 7>: 5.70ns
ST_7: tmp_s [2/4] 5.70ns
branch1:7  %tmp_s = fmul float %val10_1_0_load, %vector_load

ST_7: output_load [2/2] 2.71ns
branch1:10  %output_load = load float* %output_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_s [1/4] 5.70ns
branch1:7  %tmp_s = fmul float %val10_1_0_load, %vector_load

ST_8: output_load [1/2] 2.71ns
branch1:10  %output_load = load float* %output_addr, align 4


 <State 9>: 7.26ns
ST_9: tmp_2 [5/5] 7.26ns
branch1:11  %tmp_2 = fadd float %output_load, %tmp_s


 <State 10>: 7.26ns
ST_10: tmp_2 [4/5] 7.26ns
branch1:11  %tmp_2 = fadd float %output_load, %tmp_s


 <State 11>: 7.26ns
ST_11: tmp_2 [3/5] 7.26ns
branch1:11  %tmp_2 = fadd float %output_load, %tmp_s


 <State 12>: 7.26ns
ST_12: tmp_2 [2/5] 7.26ns
branch1:11  %tmp_2 = fadd float %output_load, %tmp_s


 <State 13>: 7.26ns
ST_13: tmp_2 [1/5] 7.26ns
branch1:11  %tmp_2 = fadd float %output_load, %tmp_s


 <State 14>: 2.71ns
ST_14: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3333, i64 3333, i64 3333)

ST_14: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind

ST_14: stg_53 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_14: stg_54 [1/1] 2.71ns
branch1:12  store float %tmp_2, float* %output_addr, align 4

ST_14: stg_55 [1/1] 0.00ns
branch1:13  br label %._crit_edge

ST_14: empty_8 [1/1] 0.00ns
._crit_edge:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_14: stg_57 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 15>: 0.00ns
ST_15: stg_58 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ row10_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ val10_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ col10_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ vector]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_16              (br               ) [ 0111111111111110]
i                   (phi              ) [ 0010000000000000]
exitcond            (icmp             ) [ 0011111111111110]
i_1                 (add              ) [ 0111111111111110]
stg_20              (br               ) [ 0000000000000000]
tmp                 (zext             ) [ 0011000000000000]
row10_1_0_addr      (getelementptr    ) [ 0011000000000000]
row10_1_0_load      (load             ) [ 0000000000000000]
row10_1_0_load_cast (sext             ) [ 0000000000000000]
tmp_4               (bitselect        ) [ 0011111111111110]
stg_27              (br               ) [ 0000000000000000]
val10_1_0_addr      (getelementptr    ) [ 0010100000000000]
col10_1_0_addr      (getelementptr    ) [ 0010100000000000]
tmp_1               (zext             ) [ 0000000000000000]
output_addr         (getelementptr    ) [ 0010111111111110]
val10_1_0_load      (load             ) [ 0010011110000000]
col10_1_0_load      (load             ) [ 0000000000000000]
tmp_9               (sext             ) [ 0000000000000000]
vector_addr         (getelementptr    ) [ 0010010000000000]
vector_load         (load             ) [ 0010001110000000]
tmp_s               (fmul             ) [ 0010000001111100]
output_load         (load             ) [ 0010000001111100]
tmp_2               (fadd             ) [ 0010000000000010]
empty               (speclooptripcount) [ 0000000000000000]
tmp_3               (specregionbegin  ) [ 0000000000000000]
stg_53              (specpipeline     ) [ 0000000000000000]
stg_54              (store            ) [ 0000000000000000]
stg_55              (br               ) [ 0000000000000000]
empty_8             (specregionend    ) [ 0000000000000000]
stg_57              (br               ) [ 0111111111111110]
stg_58              (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row10_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row10_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val10_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val10_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col10_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col10_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vector">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="row10_1_0_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="12" slack="0"/>
<pin id="46" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row10_1_0_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="12" slack="0"/>
<pin id="51" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row10_1_0_load/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="val10_1_0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="12" slack="1"/>
<pin id="58" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val10_1_0_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="12" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val10_1_0_load/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col10_1_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="1"/>
<pin id="70" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col10_1_0_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col10_1_0_load/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="vector_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="4"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="3" bw="7" slack="11"/>
<pin id="102" dir="0" index="4" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
<pin id="103" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/7 stg_54/14 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="1"/>
<pin id="106" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="row10_1_0_load_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="row10_1_0_load_cast/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="exitcond_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="12"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="178" class="1005" name="row10_1_0_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="1"/>
<pin id="180" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row10_1_0_addr "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_4_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="val10_1_0_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="1"/>
<pin id="189" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val10_1_0_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="col10_1_0_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="1"/>
<pin id="194" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col10_1_0_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="output_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="4"/>
<pin id="199" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="val10_1_0_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val10_1_0_load "/>
</bind>
</comp>

<comp id="208" class="1005" name="vector_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="vector_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_s_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="223" class="1005" name="output_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="92" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="108" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="108" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="108" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="144"><net_src comp="49" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="49" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="141" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="161"><net_src comp="73" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="166"><net_src comp="124" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="130" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="175"><net_src comp="136" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="181"><net_src comp="42" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="186"><net_src comp="145" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="54" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="195"><net_src comp="66" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="200"><net_src comp="78" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="206"><net_src comp="61" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="211"><net_src comp="85" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="216"><net_src comp="92" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="221"><net_src comp="119" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="226"><net_src comp="97" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="231"><net_src comp="115" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="97" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
	Port: row10_1_0 | {}
	Port: val10_1_0 | {}
	Port: col10_1_0 | {}
	Port: vector | {}
 - Input state : 
	Port: worker_COO_SpMV.0 : output_r | {7 8 }
	Port: worker_COO_SpMV.0 : row10_1_0 | {2 3 }
	Port: worker_COO_SpMV.0 : val10_1_0 | {3 4 }
	Port: worker_COO_SpMV.0 : col10_1_0 | {3 4 }
	Port: worker_COO_SpMV.0 : vector | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_20 : 2
		tmp : 1
		row10_1_0_addr : 2
		row10_1_0_load : 3
	State 3
		row10_1_0_load_cast : 1
		tmp_4 : 1
		stg_27 : 2
		val10_1_0_load : 1
		col10_1_0_load : 1
		tmp_1 : 2
		output_addr : 3
	State 4
		tmp_9 : 1
		vector_addr : 2
		vector_load : 3
	State 5
		tmp_s : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		empty_8 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_119         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|    add   |         i_1_fu_130         |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       exitcond_fu_124      |    0    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|   zext   |         tmp_fu_136         |    0    |    0    |    0    |
|          |        tmp_1_fu_153        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   | row10_1_0_load_cast_fu_141 |    0    |    0    |    0    |
|          |        tmp_9_fu_158        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_4_fu_145        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   728   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|col10_1_0_addr_reg_192|   12   |
|   exitcond_reg_163   |    1   |
|      i_1_reg_167     |   12   |
|       i_reg_104      |   12   |
|  output_addr_reg_197 |    7   |
|  output_load_reg_223 |   32   |
|row10_1_0_addr_reg_178|   12   |
|     tmp_2_reg_228    |   32   |
|     tmp_4_reg_183    |    1   |
|      tmp_reg_172     |   64   |
|     tmp_s_reg_218    |   32   |
|val10_1_0_addr_reg_187|   12   |
|val10_1_0_load_reg_203|   32   |
|  vector_addr_reg_208 |    7   |
|  vector_load_reg_213 |   32   |
+----------------------+--------+
|         Total        |   300  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_61 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_73 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_92 |  p0  |   2  |   7  |   14   ||    7    |
|    grp_fu_119    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   150  ||  7.855  ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   75   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   648  |   803  |
+-----------+--------+--------+--------+--------+
