{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 20:15:36 2017 " "Info: Processing started: Mon Dec 04 20:15:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SelO " "Info: Assuming node \"SelO\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelA " "Info: Assuming node \"SelA\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelB " "Info: Assuming node \"SelB\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 392 32 200 408 "SelB" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1 " "Info: Detected gated clock \"inst1\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelO " "Info: No valid register-to-register data paths exist for clock \"SelO\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Reg:inst\|inst7 register Reg:inst7\|inst4 199.56 MHz 5.011 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 199.56 MHz between source register \"Reg:inst\|inst7\" and destination register \"Reg:inst7\|inst4\" (period= 5.011 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.832 ns + Longest register register " "Info: + Longest register to register delay is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst7 1 REG LCFF_X33_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y11_N25; Fanout = 3; REG Node = 'Reg:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst7 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.370 ns) 0.822 ns ALU:inst35\|74181:inst1\|47~51 2 COMB LCCOMB_X33_Y11_N28 2 " "Info: 2: + IC(0.452 ns) + CELL(0.370 ns) = 0.822 ns; Loc. = LCCOMB_X33_Y11_N28; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst1\|47~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { Reg:inst|inst7 ALU:inst35|74181:inst1|47~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.623 ns) 2.122 ns ALU:inst35\|74181:inst1\|78~270 3 COMB LCCOMB_X32_Y11_N6 3 " "Info: 3: + IC(0.677 ns) + CELL(0.623 ns) = 2.122 ns; Loc. = LCCOMB_X32_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~270'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { ALU:inst35|74181:inst1|47~51 ALU:inst35|74181:inst1|78~270 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.206 ns) 4.160 ns ALU:inst35\|74181:inst1\|74~38 4 COMB LCCOMB_X23_Y12_N0 1 " "Info: 4: + IC(1.832 ns) + CELL(0.206 ns) = 4.160 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 4.724 ns ALU:inst35\|74181:inst1\|77 5 COMB LCCOMB_X23_Y12_N16 1 " "Info: 5: + IC(0.358 ns) + CELL(0.206 ns) = 4.724 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ALU:inst35|74181:inst1|74~38 ALU:inst35|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.832 ns Reg:inst7\|inst4 6 REG LCFF_X23_Y12_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.832 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst1|77 Reg:inst7|inst4 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.513 ns ( 31.31 % ) " "Info: Total cell delay = 1.513 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.319 ns ( 68.69 % ) " "Info: Total interconnect delay = 3.319 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { Reg:inst|inst7 ALU:inst35|74181:inst1|47~51 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|74~38 ALU:inst35|74181:inst1|77 Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { Reg:inst|inst7 {} ALU:inst35|74181:inst1|47~51 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|74~38 {} ALU:inst35|74181:inst1|77 {} Reg:inst7|inst4 {} } { 0.000ns 0.452ns 0.677ns 1.832ns 0.358ns 0.000ns } { 0.000ns 0.370ns 0.623ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.085 ns - Smallest " "Info: - Smallest clock skew is 0.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.750 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.639 ns) + CELL(0.537 ns) 4.326 ns inst1 2 COMB LCCOMB_X32_Y3_N0 1 " "Info: 2: + IC(2.639 ns) + CELL(0.537 ns) = 4.326 ns; Loc. = LCCOMB_X32_Y3_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { CLK inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 6.188 ns inst1~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.862 ns) + CELL(0.000 ns) = 6.188 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 7.750 ns Reg:inst7\|inst4 4 REG LCFF_X23_Y12_N17 1 " "Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 7.750 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 30.36 % ) " "Info: Total cell delay = 2.353 ns ( 30.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.397 ns ( 69.64 % ) " "Info: Total interconnect delay = 5.397 ns ( 69.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 2.639ns 1.862ns 0.896ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.665 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.202 ns) 3.125 ns inst3 2 COMB LCCOMB_X32_Y3_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.202 ns) = 3.125 ns; Loc. = LCCOMB_X32_Y3_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { CLK inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.976 ns) + CELL(0.000 ns) 6.101 ns inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.976 ns) + CELL(0.000 ns) = 6.101 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 7.665 ns Reg:inst\|inst7 4 REG LCFF_X33_Y11_N25 3 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 7.665 ns; Loc. = LCFF_X33_Y11_N25; Fanout = 3; REG Node = 'Reg:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 26.33 % ) " "Info: Total cell delay = 2.018 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 73.67 % ) " "Info: Total interconnect delay = 5.647 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 2.639ns 1.862ns 0.896ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { Reg:inst|inst7 ALU:inst35|74181:inst1|47~51 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|74~38 ALU:inst35|74181:inst1|77 Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { Reg:inst|inst7 {} ALU:inst35|74181:inst1|47~51 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|74~38 {} ALU:inst35|74181:inst1|77 {} Reg:inst7|inst4 {} } { 0.000ns 0.452ns 0.677ns 1.832ns 0.358ns 0.000ns } { 0.000ns 0.370ns 0.623ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 2.639ns 1.862ns 0.896ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelA " "Info: No valid register-to-register data paths exist for clock \"SelA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelB " "Info: No valid register-to-register data paths exist for clock \"SelB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst7\|inst4 S0 SelO 6.884 ns register " "Info: tsu for register \"Reg:inst7\|inst4\" (data pin = \"S0\", clock pin = \"SelO\") is 6.884 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.088 ns + Longest pin register " "Info: + Longest pin to register delay is 13.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S0 1 PIN PIN_94 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 8; PIN Node = 'S0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 352 880 1048 368 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.415 ns) + CELL(0.624 ns) 9.003 ns ALU:inst35\|74181:inst1\|43~17 2 COMB LCCOMB_X33_Y11_N26 3 " "Info: 2: + IC(7.415 ns) + CELL(0.624 ns) = 9.003 ns; Loc. = LCCOMB_X33_Y11_N26; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|43~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.039 ns" { S0 ALU:inst35|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.647 ns) 10.378 ns ALU:inst35\|74181:inst1\|78~270 3 COMB LCCOMB_X32_Y11_N6 3 " "Info: 3: + IC(0.728 ns) + CELL(0.647 ns) = 10.378 ns; Loc. = LCCOMB_X32_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~270'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|78~270 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.206 ns) 12.416 ns ALU:inst35\|74181:inst1\|74~38 4 COMB LCCOMB_X23_Y12_N0 1 " "Info: 4: + IC(1.832 ns) + CELL(0.206 ns) = 12.416 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 12.980 ns ALU:inst35\|74181:inst1\|77 5 COMB LCCOMB_X23_Y12_N16 1 " "Info: 5: + IC(0.358 ns) + CELL(0.206 ns) = 12.980 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ALU:inst35|74181:inst1|74~38 ALU:inst35|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.088 ns Reg:inst7\|inst4 6 REG LCFF_X23_Y12_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.088 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst1|77 Reg:inst7|inst4 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 21.05 % ) " "Info: Total cell delay = 2.755 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.333 ns ( 78.95 % ) " "Info: Total interconnect delay = 10.333 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.088 ns" { S0 ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|74~38 ALU:inst35|74181:inst1|77 Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.088 ns" { S0 {} S0~combout {} ALU:inst35|74181:inst1|43~17 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|74~38 {} ALU:inst35|74181:inst1|77 {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 7.415ns 0.728ns 1.832ns 0.358ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.647ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelO destination 6.164 ns - Shortest register " "Info: - Shortest clock path from clock \"SelO\" to destination register is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns SelO 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'SelO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelO } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.370 ns) 2.740 ns inst1 2 COMB LCCOMB_X32_Y3_N0 1 " "Info: 2: + IC(1.386 ns) + CELL(0.370 ns) = 2.740 ns; Loc. = LCCOMB_X32_Y3_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { SelO inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 4.602 ns inst1~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.862 ns) + CELL(0.000 ns) = 4.602 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 6.164 ns Reg:inst7\|inst4 4 REG LCFF_X23_Y12_N17 1 " "Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 6.164 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 32.77 % ) " "Info: Total cell delay = 2.020 ns ( 32.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 67.23 % ) " "Info: Total interconnect delay = 4.144 ns ( 67.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { SelO inst1 inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { SelO {} SelO~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 1.386ns 1.862ns 0.896ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.088 ns" { S0 ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|74~38 ALU:inst35|74181:inst1|77 Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.088 ns" { S0 {} S0~combout {} ALU:inst35|74181:inst1|43~17 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|74~38 {} ALU:inst35|74181:inst1|77 {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 7.415ns 0.728ns 1.832ns 0.358ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.647ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { SelO inst1 inst1~clkctrl Reg:inst7|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { SelO {} SelO~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst4 {} } { 0.000ns 0.000ns 1.386ns 1.862ns 0.896ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK AO1 Reg:inst\|inst7 15.900 ns register " "Info: tco from clock \"CLK\" to destination pin \"AO1\" through register \"Reg:inst\|inst7\" is 15.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.202 ns) 3.125 ns inst3 2 COMB LCCOMB_X32_Y3_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.202 ns) = 3.125 ns; Loc. = LCCOMB_X32_Y3_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { CLK inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.976 ns) + CELL(0.000 ns) 6.101 ns inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.976 ns) + CELL(0.000 ns) = 6.101 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 7.665 ns Reg:inst\|inst7 4 REG LCFF_X33_Y11_N25 3 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 7.665 ns; Loc. = LCFF_X33_Y11_N25; Fanout = 3; REG Node = 'Reg:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 26.33 % ) " "Info: Total cell delay = 2.018 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 73.67 % ) " "Info: Total interconnect delay = 5.647 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.931 ns + Longest register pin " "Info: + Longest register to pin delay is 7.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst7 1 REG LCFF_X33_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y11_N25; Fanout = 3; REG Node = 'Reg:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst7 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(3.106 ns) 7.931 ns AO1 2 PIN PIN_12 0 " "Info: 2: + IC(4.825 ns) + CELL(3.106 ns) = 7.931 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'AO1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.931 ns" { Reg:inst|inst7 AO1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { -8 800 976 8 "AO1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 39.16 % ) " "Info: Total cell delay = 3.106 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns ( 60.84 % ) " "Info: Total interconnect delay = 4.825 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.931 ns" { Reg:inst|inst7 AO1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.931 ns" { Reg:inst|inst7 {} AO1 {} } { 0.000ns 4.825ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst7 {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.931 ns" { Reg:inst|inst7 AO1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.931 ns" { Reg:inst|inst7 {} AO1 {} } { 0.000ns 4.825ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK uRD 6.950 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"uRD\" is 6.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(3.296 ns) 6.950 ns uRD 2 PIN PIN_60 0 " "Info: 2: + IC(2.504 ns) + CELL(3.296 ns) = 6.950 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'uRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { CLK uRD } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 1032 808 984 1048 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 63.97 % ) " "Info: Total cell delay = 4.446 ns ( 63.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.504 ns ( 36.03 % ) " "Info: Total interconnect delay = 2.504 ns ( 36.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { CLK uRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.950 ns" { CLK {} CLK~combout {} uRD {} } { 0.000ns 0.000ns 2.504ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst\|inst A7 CLK 0.832 ns register " "Info: th for register \"Reg:inst\|inst\" (data pin = \"A7\", clock pin = \"CLK\") is 0.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.202 ns) 3.125 ns inst3 2 COMB LCCOMB_X32_Y3_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.202 ns) = 3.125 ns; Loc. = LCCOMB_X32_Y3_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { CLK inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.976 ns) + CELL(0.000 ns) 6.101 ns inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.976 ns) + CELL(0.000 ns) = 6.101 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 7.665 ns Reg:inst\|inst 4 REG LCFF_X33_Y11_N5 3 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 7.665 ns; Loc. = LCFF_X33_Y11_N5; Fanout = 3; REG Node = 'Reg:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 26.33 % ) " "Info: Total cell delay = 2.018 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 73.67 % ) " "Info: Total interconnect delay = 5.647 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.139 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns A7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'A7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1 - final/EXP1.bdf" { { 200 64 232 216 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.704 ns) + CELL(0.460 ns) 7.139 ns Reg:inst\|inst 2 REG LCFF_X33_Y11_N5 3 " "Info: 2: + IC(5.704 ns) + CELL(0.460 ns) = 7.139 ns; Loc. = LCFF_X33_Y11_N5; Fanout = 3; REG Node = 'Reg:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { A7 Reg:inst|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1 - final/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 20.10 % ) " "Info: Total cell delay = 1.435 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.704 ns ( 79.90 % ) " "Info: Total interconnect delay = 5.704 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { A7 Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.139 ns" { A7 {} A7~combout {} Reg:inst|inst {} } { 0.000ns 0.000ns 5.704ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.976ns 0.898ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { A7 Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.139 ns" { A7 {} A7~combout {} Reg:inst|inst {} } { 0.000ns 0.000ns 5.704ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 20:15:36 2017 " "Info: Processing ended: Mon Dec 04 20:15:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
