C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/register.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/register.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register

Top level modules:
	register

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_file_testbench

Top level modules:
	register_file_testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_testbench

Top level modules:
	register_testbench

} {} {}}
