
jchav027_lab4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000003da  0000046e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000010  0080010a  0080010a  00000478  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000478  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004a8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000068  00000000  00000000  000004e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000003ba  00000000  00000000  00000550  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000232  00000000  00000000  0000090a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000003ae  00000000  00000000  00000b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000104  00000000  00000000  00000eec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000270  00000000  00000000  00000ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000395  00000000  00000000  00001260  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  000015f5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	4c c0       	rjmp	.+152    	; 0x9a <__ctors_end>
   2:	00 00       	nop
   4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
   6:	00 00       	nop
   8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
   a:	00 00       	nop
   c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
   e:	00 00       	nop
  10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
  12:	00 00       	nop
  14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
  16:	00 00       	nop
  18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
  22:	00 00       	nop
  24:	57 c0       	rjmp	.+174    	; 0xd4 <__bad_interrupt>
  26:	00 00       	nop
  28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
  32:	00 00       	nop
  34:	74 c0       	rjmp	.+232    	; 0x11e <__vector_13>
  36:	00 00       	nop
  38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	4b c0       	rjmp	.+150    	; 0xd4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
  42:	00 00       	nop
  44:	47 c0       	rjmp	.+142    	; 0xd4 <__bad_interrupt>
  46:	00 00       	nop
  48:	45 c0       	rjmp	.+138    	; 0xd4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	43 c0       	rjmp	.+134    	; 0xd4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
  52:	00 00       	nop
  54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
  56:	00 00       	nop
  58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
  62:	00 00       	nop
  64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
  66:	00 00       	nop
  68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
  72:	00 00       	nop
  74:	2f c0       	rjmp	.+94     	; 0xd4 <__bad_interrupt>
  76:	00 00       	nop
  78:	2d c0       	rjmp	.+90     	; 0xd4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	2b c0       	rjmp	.+86     	; 0xd4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
  82:	00 00       	nop
  84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
  86:	00 00       	nop
  88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	1a 01       	movw	r2, r20
  8e:	1f 01       	movw	r2, r30
  90:	ed 00       	.word	0x00ed	; ????
  92:	fa 00       	.word	0x00fa	; ????
  94:	01 01       	movw	r0, r2
  96:	08 01       	movw	r0, r16
  98:	0f 01       	movw	r0, r30

0000009a <__ctors_end>:
  9a:	11 24       	eor	r1, r1
  9c:	1f be       	out	0x3f, r1	; 63
  9e:	cf ef       	ldi	r28, 0xFF	; 255
  a0:	d0 e4       	ldi	r29, 0x40	; 64
  a2:	de bf       	out	0x3e, r29	; 62
  a4:	cd bf       	out	0x3d, r28	; 61

000000a6 <__do_copy_data>:
  a6:	11 e0       	ldi	r17, 0x01	; 1
  a8:	a0 e0       	ldi	r26, 0x00	; 0
  aa:	b1 e0       	ldi	r27, 0x01	; 1
  ac:	ea ed       	ldi	r30, 0xDA	; 218
  ae:	f3 e0       	ldi	r31, 0x03	; 3
  b0:	00 e0       	ldi	r16, 0x00	; 0
  b2:	0b bf       	out	0x3b, r16	; 59
  b4:	02 c0       	rjmp	.+4      	; 0xba <__do_copy_data+0x14>
  b6:	07 90       	elpm	r0, Z+
  b8:	0d 92       	st	X+, r0
  ba:	aa 30       	cpi	r26, 0x0A	; 10
  bc:	b1 07       	cpc	r27, r17
  be:	d9 f7       	brne	.-10     	; 0xb6 <__do_copy_data+0x10>

000000c0 <__do_clear_bss>:
  c0:	21 e0       	ldi	r18, 0x01	; 1
  c2:	aa e0       	ldi	r26, 0x0A	; 10
  c4:	b1 e0       	ldi	r27, 0x01	; 1
  c6:	01 c0       	rjmp	.+2      	; 0xca <.do_clear_bss_start>

000000c8 <.do_clear_bss_loop>:
  c8:	1d 92       	st	X+, r1

000000ca <.do_clear_bss_start>:
  ca:	aa 31       	cpi	r26, 0x1A	; 26
  cc:	b2 07       	cpc	r27, r18
  ce:	e1 f7       	brne	.-8      	; 0xc8 <.do_clear_bss_loop>
  d0:	44 d1       	rcall	.+648    	; 0x35a <main>
  d2:	81 c1       	rjmp	.+770    	; 0x3d6 <_exit>

000000d4 <__bad_interrupt>:
  d4:	95 cf       	rjmp	.-214    	; 0x0 <__vectors>

000000d6 <TimerOn>:
void TimerOff() {
	TCCR1B 	= 0x00; // bit3bit2bit1bit0=0000: timer off
}

void TimerISR() {
	TimerFlag = 1;
  d6:	8b e0       	ldi	r24, 0x0B	; 11
  d8:	80 93 81 00 	sts	0x0081, r24
  dc:	8d e7       	ldi	r24, 0x7D	; 125
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	90 93 89 00 	sts	0x0089, r25
  e4:	80 93 88 00 	sts	0x0088, r24
  e8:	82 e0       	ldi	r24, 0x02	; 2
  ea:	80 93 6f 00 	sts	0x006F, r24
  ee:	10 92 85 00 	sts	0x0085, r1
  f2:	10 92 84 00 	sts	0x0084, r1
  f6:	80 91 05 01 	lds	r24, 0x0105
  fa:	90 91 06 01 	lds	r25, 0x0106
  fe:	a0 91 07 01 	lds	r26, 0x0107
 102:	b0 91 08 01 	lds	r27, 0x0108
 106:	80 93 0a 01 	sts	0x010A, r24
 10a:	90 93 0b 01 	sts	0x010B, r25
 10e:	a0 93 0c 01 	sts	0x010C, r26
 112:	b0 93 0d 01 	sts	0x010D, r27
 116:	8f b7       	in	r24, 0x3f	; 63
 118:	80 68       	ori	r24, 0x80	; 128
 11a:	8f bf       	out	0x3f, r24	; 63
 11c:	08 95       	ret

0000011e <__vector_13>:
}

// In our approach, the C programmer does not touch this ISR, but rather TimerISR()
ISR(TIMER1_COMPA_vect)
{
 11e:	1f 92       	push	r1
 120:	0f 92       	push	r0
 122:	0f b6       	in	r0, 0x3f	; 63
 124:	0f 92       	push	r0
 126:	11 24       	eor	r1, r1
 128:	8f 93       	push	r24
 12a:	9f 93       	push	r25
 12c:	af 93       	push	r26
 12e:	bf 93       	push	r27
	// CPU automatically calls when TCNT0 == OCR0 (every 1 ms per TimerOn settings)
	_avr_timer_cntcurr--; 			// Count down to 0 rather than up to TOP
 130:	80 91 0a 01 	lds	r24, 0x010A
 134:	90 91 0b 01 	lds	r25, 0x010B
 138:	a0 91 0c 01 	lds	r26, 0x010C
 13c:	b0 91 0d 01 	lds	r27, 0x010D
 140:	01 97       	sbiw	r24, 0x01	; 1
 142:	a1 09       	sbc	r26, r1
 144:	b1 09       	sbc	r27, r1
 146:	80 93 0a 01 	sts	0x010A, r24
 14a:	90 93 0b 01 	sts	0x010B, r25
 14e:	a0 93 0c 01 	sts	0x010C, r26
 152:	b0 93 0d 01 	sts	0x010D, r27
	if (_avr_timer_cntcurr == 0) { 	// results in a more efficient compare
 156:	89 2b       	or	r24, r25
 158:	8a 2b       	or	r24, r26
 15a:	8b 2b       	or	r24, r27
 15c:	99 f4       	brne	.+38     	; 0x184 <__vector_13+0x66>
void TimerOff() {
	TCCR1B 	= 0x00; // bit3bit2bit1bit0=0000: timer off
}

void TimerISR() {
	TimerFlag = 1;
 15e:	81 e0       	ldi	r24, 0x01	; 1
 160:	80 93 0e 01 	sts	0x010E, r24
{
	// CPU automatically calls when TCNT0 == OCR0 (every 1 ms per TimerOn settings)
	_avr_timer_cntcurr--; 			// Count down to 0 rather than up to TOP
	if (_avr_timer_cntcurr == 0) { 	// results in a more efficient compare
		TimerISR(); 				// Call the ISR that the user uses
		_avr_timer_cntcurr = _avr_timer_M;
 164:	80 91 05 01 	lds	r24, 0x0105
 168:	90 91 06 01 	lds	r25, 0x0106
 16c:	a0 91 07 01 	lds	r26, 0x0107
 170:	b0 91 08 01 	lds	r27, 0x0108
 174:	80 93 0a 01 	sts	0x010A, r24
 178:	90 93 0b 01 	sts	0x010B, r25
 17c:	a0 93 0c 01 	sts	0x010C, r26
 180:	b0 93 0d 01 	sts	0x010D, r27
	}
}
 184:	bf 91       	pop	r27
 186:	af 91       	pop	r26
 188:	9f 91       	pop	r25
 18a:	8f 91       	pop	r24
 18c:	0f 90       	pop	r0
 18e:	0f be       	out	0x3f, r0	; 63
 190:	0f 90       	pop	r0
 192:	1f 90       	pop	r1
 194:	18 95       	reti

00000196 <transmit_data>:

unsigned char GCD_Period = 5;

void transmit_data(unsigned char data) {
	int i;
	for (i = 7; i >= 0 ; --i) {
 196:	27 e0       	ldi	r18, 0x07	; 7
 198:	30 e0       	ldi	r19, 0x00	; 0
		// Sets SRCLR to 1 allowing data to be set
		// Also clears SRCLK in preparation of sending data
		PORTC = 0x08;
 19a:	58 e0       	ldi	r21, 0x08	; 8
		// set SER = next bit of data to be sent.
		PORTC |= ((data >> i) & 0x01);
 19c:	e8 2f       	mov	r30, r24
 19e:	f0 e0       	ldi	r31, 0x00	; 0
void transmit_data(unsigned char data) {
	int i;
	for (i = 7; i >= 0 ; --i) {
		// Sets SRCLR to 1 allowing data to be set
		// Also clears SRCLK in preparation of sending data
		PORTC = 0x08;
 1a0:	58 b9       	out	0x08, r21	; 8
		// set SER = next bit of data to be sent.
		PORTC |= ((data >> i) & 0x01);
 1a2:	48 b1       	in	r20, 0x08	; 8
 1a4:	bf 01       	movw	r22, r30
 1a6:	02 2e       	mov	r0, r18
 1a8:	02 c0       	rjmp	.+4      	; 0x1ae <transmit_data+0x18>
 1aa:	75 95       	asr	r23
 1ac:	67 95       	ror	r22
 1ae:	0a 94       	dec	r0
 1b0:	e2 f7       	brpl	.-8      	; 0x1aa <transmit_data+0x14>
 1b2:	96 2f       	mov	r25, r22
 1b4:	91 70       	andi	r25, 0x01	; 1
 1b6:	94 2b       	or	r25, r20
 1b8:	98 b9       	out	0x08, r25	; 8
		// set SRCLK = 1. Rising edge shifts next bit of data into the shift register
		PORTC |= 0x04;
 1ba:	42 9a       	sbi	0x08, 2	; 8

unsigned char GCD_Period = 5;

void transmit_data(unsigned char data) {
	int i;
	for (i = 7; i >= 0 ; --i) {
 1bc:	21 50       	subi	r18, 0x01	; 1
 1be:	31 09       	sbc	r19, r1
 1c0:	78 f7       	brcc	.-34     	; 0x1a0 <transmit_data+0xa>
		PORTC |= ((data >> i) & 0x01);
		// set SRCLK = 1. Rising edge shifts next bit of data into the shift register
		PORTC |= 0x04;
	}
	// set RCLK = 1. Rising edge copies data from the “Shift” register to the “Storage” register
	PORTC |= 0x02;
 1c2:	41 9a       	sbi	0x08, 1	; 8
	// clears all lines in preparation of a new transmission
	PORTC = 0x00;
 1c4:	18 b8       	out	0x08, r1	; 8
 1c6:	08 95       	ret

000001c8 <part1TickFunction>:
#define BTN2 (~PINA & 0x02)
int part1TickFunction(int state)
{
	int tickState = state;

	switch(tickState) //transitions
 1c8:	01 96       	adiw	r24, 0x01	; 1
 1ca:	87 30       	cpi	r24, 0x07	; 7
 1cc:	91 05       	cpc	r25, r1
 1ce:	08 f0       	brcs	.+2      	; 0x1d2 <part1TickFunction+0xa>
 1d0:	50 c0       	rjmp	.+160    	; 0x272 <part1TickFunction+0xaa>
 1d2:	8a 5b       	subi	r24, 0xBA	; 186
 1d4:	9f 4f       	sbci	r25, 0xFF	; 255
 1d6:	fc 01       	movw	r30, r24
 1d8:	f5 c0       	rjmp	.+490    	; 0x3c4 <__tablejump2__>
		case start:
			tickState = wait;
		break;
		
		case wait:
			if((BTN1 != 0) && (BTN2 != 0)) {
 1da:	00 99       	sbic	0x00, 0	; 0
 1dc:	02 c0       	rjmp	.+4      	; 0x1e2 <part1TickFunction+0x1a>
 1de:	01 9b       	sbis	0x00, 1	; 0
 1e0:	48 c0       	rjmp	.+144    	; 0x272 <part1TickFunction+0xaa>
				tickState = reset;
			}
			else if((BTN1 != 0) && (BTN2 == 0)) {
 1e2:	00 99       	sbic	0x00, 0	; 0
 1e4:	02 c0       	rjmp	.+4      	; 0x1ea <part1TickFunction+0x22>
 1e6:	01 99       	sbic	0x00, 1	; 0
 1e8:	30 c0       	rjmp	.+96     	; 0x24a <part1TickFunction+0x82>
				tickState = add;
			}
			else if((BTN1 == 0) && (BTN2 != 0)) {
 1ea:	00 9b       	sbis	0x00, 0	; 0
 1ec:	28 c0       	rjmp	.+80     	; 0x23e <part1TickFunction+0x76>
 1ee:	01 9b       	sbis	0x00, 1	; 0
 1f0:	36 c0       	rjmp	.+108    	; 0x25e <part1TickFunction+0x96>
 1f2:	25 c0       	rjmp	.+74     	; 0x23e <part1TickFunction+0x76>
				tickState = wait;
			}
		break;
		
		case add:
			if((BTN1 != 0) && (BTN2 != 0)) {
 1f4:	00 99       	sbic	0x00, 0	; 0
 1f6:	42 c0       	rjmp	.+132    	; 0x27c <part1TickFunction+0xb4>
 1f8:	01 9b       	sbis	0x00, 1	; 0
 1fa:	3b c0       	rjmp	.+118    	; 0x272 <part1TickFunction+0xaa>
 1fc:	85 e0       	ldi	r24, 0x05	; 5
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	08 95       	ret
				tickState = waitRelease;
			}
		break;
		
		case sub:
			if((BTN1 != 0) && (BTN2 != 0)) {
 202:	00 99       	sbic	0x00, 0	; 0
 204:	3e c0       	rjmp	.+124    	; 0x282 <part1TickFunction+0xba>
 206:	01 9b       	sbis	0x00, 1	; 0
 208:	34 c0       	rjmp	.+104    	; 0x272 <part1TickFunction+0xaa>
 20a:	85 e0       	ldi	r24, 0x05	; 5
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	08 95       	ret
				tickState = waitRelease;
			}
		break;
		
		case reset:
			if((BTN1 != 0) && (BTN2 != 0)) {
 210:	00 99       	sbic	0x00, 0	; 0
 212:	3a c0       	rjmp	.+116    	; 0x288 <part1TickFunction+0xc0>
 214:	01 9b       	sbis	0x00, 1	; 0
 216:	2d c0       	rjmp	.+90     	; 0x272 <part1TickFunction+0xaa>
 218:	85 e0       	ldi	r24, 0x05	; 5
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	08 95       	ret
				tickState = waitRelease;
			}
		break;
		
		case waitRelease:
			if((BTN1 != 0) && (BTN2 != 0)) {
 21e:	00 99       	sbic	0x00, 0	; 0
 220:	02 c0       	rjmp	.+4      	; 0x226 <part1TickFunction+0x5e>
 222:	01 9b       	sbis	0x00, 1	; 0
 224:	26 c0       	rjmp	.+76     	; 0x272 <part1TickFunction+0xaa>
				tickState = reset;
			}
			else if((BTN1 == 0) && (BTN2 == 0)) {
 226:	00 9b       	sbis	0x00, 0	; 0
 228:	32 c0       	rjmp	.+100    	; 0x28e <part1TickFunction+0xc6>
 22a:	01 99       	sbic	0x00, 1	; 0
 22c:	08 c0       	rjmp	.+16     	; 0x23e <part1TickFunction+0x76>
 22e:	85 e0       	ldi	r24, 0x05	; 5
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	08 95       	ret
	{
		case -1:
		break;
		
		case start:
			op = 0;
 234:	10 92 00 01 	sts	0x0100, r1
	int tickState = state;

	switch(tickState) //transitions
	{
		case -1:
			tickState = start;
 238:	80 e0       	ldi	r24, 0x00	; 0
 23a:	90 e0       	ldi	r25, 0x00	; 0
		case -1:
		break;
		
		case start:
			op = 0;
		break;
 23c:	08 95       	ret
		
		case wait:
			transmit_data(op);
 23e:	80 91 00 01 	lds	r24, 0x0100
 242:	a9 df       	rcall	.-174    	; 0x196 <transmit_data>
		break;
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	08 95       	ret
		
		case add:
			if(op < 255) { op++;
 24a:	80 91 00 01 	lds	r24, 0x0100
 24e:	8f 3f       	cpi	r24, 0xFF	; 255
 250:	09 f1       	breq	.+66     	; 0x294 <part1TickFunction+0xcc>
 252:	8f 5f       	subi	r24, 0xFF	; 255
 254:	80 93 00 01 	sts	0x0100, r24
 258:	82 e0       	ldi	r24, 0x02	; 2
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	08 95       	ret
		}

		break;
		
		case sub:
			if(op > 0) {
 25e:	80 91 00 01 	lds	r24, 0x0100
 262:	88 23       	and	r24, r24
 264:	d1 f0       	breq	.+52     	; 0x29a <part1TickFunction+0xd2>
				op--;
 266:	81 50       	subi	r24, 0x01	; 1
 268:	80 93 00 01 	sts	0x0100, r24
 26c:	83 e0       	ldi	r24, 0x03	; 3
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	08 95       	ret
			}
		break;
		
		case reset:
			op = 0;
 272:	10 92 00 01 	sts	0x0100, r1
		break;
 276:	84 e0       	ldi	r24, 0x04	; 4
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	08 95       	ret
 27c:	85 e0       	ldi	r24, 0x05	; 5
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	08 95       	ret
 282:	85 e0       	ldi	r24, 0x05	; 5
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	08 95       	ret
 288:	85 e0       	ldi	r24, 0x05	; 5
 28a:	90 e0       	ldi	r25, 0x00	; 0
 28c:	08 95       	ret
 28e:	85 e0       	ldi	r24, 0x05	; 5
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	08 95       	ret
 294:	82 e0       	ldi	r24, 0x02	; 2
 296:	90 e0       	ldi	r25, 0x00	; 0
 298:	08 95       	ret
 29a:	83 e0       	ldi	r24, 0x03	; 3
 29c:	90 e0       	ldi	r25, 0x00	; 0
		default:
			//Do nothing
		break;
	}	
	return tickState;
}
 29e:	08 95       	ret

000002a0 <taskManage>:

void taskManage() {
 2a0:	ef 92       	push	r14
 2a2:	ff 92       	push	r15
 2a4:	1f 93       	push	r17
 2a6:	cf 93       	push	r28
 2a8:	df 93       	push	r29
	unsigned char i = 0;
	for(i = 0; i < numTasks; i++)
 2aa:	80 91 03 01 	lds	r24, 0x0103
 2ae:	88 23       	and	r24, r24
 2b0:	09 f4       	brne	.+2      	; 0x2b4 <taskManage+0x14>
 2b2:	4d c0       	rjmp	.+154    	; 0x34e <taskManage+0xae>
 2b4:	10 e0       	ldi	r17, 0x00	; 0
	{
		// Task is ready to tick
		if ( taskList[i]->elapsedTime == taskList[i]->period ) {
 2b6:	c1 2f       	mov	r28, r17
 2b8:	d0 e0       	ldi	r29, 0x00	; 0
 2ba:	fe 01       	movw	r30, r28
 2bc:	ee 0f       	add	r30, r30
 2be:	ff 1f       	adc	r31, r31
 2c0:	ef 5f       	subi	r30, 0xFF	; 255
 2c2:	fe 4f       	sbci	r31, 0xFE	; 254
 2c4:	e0 80       	ld	r14, Z
 2c6:	f1 80       	ldd	r15, Z+1	; 0x01
 2c8:	d7 01       	movw	r26, r14
 2ca:	15 96       	adiw	r26, 0x05	; 5
 2cc:	4d 91       	ld	r20, X+
 2ce:	5d 91       	ld	r21, X+
 2d0:	6d 91       	ld	r22, X+
 2d2:	7c 91       	ld	r23, X
 2d4:	18 97       	sbiw	r26, 0x08	; 8
 2d6:	11 96       	adiw	r26, 0x01	; 1
 2d8:	8d 91       	ld	r24, X+
 2da:	9d 91       	ld	r25, X+
 2dc:	0d 90       	ld	r0, X+
 2de:	bc 91       	ld	r27, X
 2e0:	a0 2d       	mov	r26, r0
 2e2:	48 17       	cp	r20, r24
 2e4:	59 07       	cpc	r21, r25
 2e6:	6a 07       	cpc	r22, r26
 2e8:	7b 07       	cpc	r23, r27
 2ea:	b9 f4       	brne	.+46     	; 0x31a <taskManage+0x7a>
			// Setting next state for task
			taskList[i]->state = taskList[i]->TickFct(taskList[i]->state);
 2ec:	f7 01       	movw	r30, r14
 2ee:	80 81       	ld	r24, Z
 2f0:	01 84       	ldd	r0, Z+9	; 0x09
 2f2:	f2 85       	ldd	r31, Z+10	; 0x0a
 2f4:	e0 2d       	mov	r30, r0
 2f6:	08 2e       	mov	r0, r24
 2f8:	00 0c       	add	r0, r0
 2fa:	99 0b       	sbc	r25, r25
 2fc:	09 95       	icall
 2fe:	d7 01       	movw	r26, r14
 300:	8c 93       	st	X, r24
			// Reset the elapsed time for next tick.
			taskList[i]->elapsedTime = 0;
 302:	fe 01       	movw	r30, r28
 304:	ee 0f       	add	r30, r30
 306:	ff 1f       	adc	r31, r31
 308:	ef 5f       	subi	r30, 0xFF	; 255
 30a:	fe 4f       	sbci	r31, 0xFE	; 254
 30c:	01 90       	ld	r0, Z+
 30e:	f0 81       	ld	r31, Z
 310:	e0 2d       	mov	r30, r0
 312:	15 82       	std	Z+5, r1	; 0x05
 314:	16 82       	std	Z+6, r1	; 0x06
 316:	17 82       	std	Z+7, r1	; 0x07
 318:	10 86       	std	Z+8, r1	; 0x08
		}
		//Update the value of how long will have passed until next check
		taskList[i]->elapsedTime += GCD_Period;
 31a:	cc 0f       	add	r28, r28
 31c:	dd 1f       	adc	r29, r29
 31e:	cf 5f       	subi	r28, 0xFF	; 255
 320:	de 4f       	sbci	r29, 0xFE	; 254
 322:	e8 81       	ld	r30, Y
 324:	f9 81       	ldd	r31, Y+1	; 0x01
 326:	20 91 04 01 	lds	r18, 0x0104
 32a:	85 81       	ldd	r24, Z+5	; 0x05
 32c:	96 81       	ldd	r25, Z+6	; 0x06
 32e:	a7 81       	ldd	r26, Z+7	; 0x07
 330:	b0 85       	ldd	r27, Z+8	; 0x08
 332:	82 0f       	add	r24, r18
 334:	91 1d       	adc	r25, r1
 336:	a1 1d       	adc	r26, r1
 338:	b1 1d       	adc	r27, r1
 33a:	85 83       	std	Z+5, r24	; 0x05
 33c:	96 83       	std	Z+6, r25	; 0x06
 33e:	a7 83       	std	Z+7, r26	; 0x07
 340:	b0 87       	std	Z+8, r27	; 0x08
	return tickState;
}

void taskManage() {
	unsigned char i = 0;
	for(i = 0; i < numTasks; i++)
 342:	1f 5f       	subi	r17, 0xFF	; 255
 344:	80 91 03 01 	lds	r24, 0x0103
 348:	18 17       	cp	r17, r24
 34a:	08 f4       	brcc	.+2      	; 0x34e <taskManage+0xae>
 34c:	b4 cf       	rjmp	.-152    	; 0x2b6 <taskManage+0x16>
			taskList[i]->elapsedTime = 0;
		}
		//Update the value of how long will have passed until next check
		taskList[i]->elapsedTime += GCD_Period;
	}
}
 34e:	df 91       	pop	r29
 350:	cf 91       	pop	r28
 352:	1f 91       	pop	r17
 354:	ff 90       	pop	r15
 356:	ef 90       	pop	r14
 358:	08 95       	ret

0000035a <main>:

int main(void) {
	DDRA = 0x00; PORTA = 0xFF; //Set port A's 8 pins as inputs
 35a:	11 b8       	out	0x01, r1	; 1
 35c:	cf ef       	ldi	r28, 0xFF	; 255
 35e:	c2 b9       	out	0x02, r28	; 2
	DDRC = 0xFF; PORTC = 0x00; //Set port C's 8 pins as ops
 360:	c7 b9       	out	0x07, r28	; 7
 362:	18 b8       	out	0x08, r1	; 8
	
	TimerSet(GCD_Period);
 364:	80 91 04 01 	lds	r24, 0x0104
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	a0 e0       	ldi	r26, 0x00	; 0
 36c:	b0 e0       	ldi	r27, 0x00	; 0
unsigned long _avr_timer_M = 1; // Start count from here, down to 0. Default 1ms
unsigned long _avr_timer_cntcurr = 0; // Current internal count of 1ms ticks

// Set TimerISR() to tick every M ms
void TimerSet(unsigned long M) {
	_avr_timer_M = M;
 36e:	80 93 05 01 	sts	0x0105, r24
 372:	90 93 06 01 	sts	0x0106, r25
 376:	a0 93 07 01 	sts	0x0107, r26
 37a:	b0 93 08 01 	sts	0x0108, r27
	_avr_timer_cntcurr = _avr_timer_M;
 37e:	80 93 0a 01 	sts	0x010A, r24
 382:	90 93 0b 01 	sts	0x010B, r25
 386:	a0 93 0c 01 	sts	0x010C, r26
 38a:	b0 93 0d 01 	sts	0x010D, r27
	TimerOn();
 38e:	a3 de       	rcall	.-698    	; 0xd6 <TimerOn>
 
 	part1.elapsedTime = part1.period;
 390:	ef e0       	ldi	r30, 0x0F	; 15
 392:	f1 e0       	ldi	r31, 0x01	; 1
 394:	81 81       	ldd	r24, Z+1	; 0x01
 396:	92 81       	ldd	r25, Z+2	; 0x02
 398:	a3 81       	ldd	r26, Z+3	; 0x03
 39a:	b4 81       	ldd	r27, Z+4	; 0x04
 39c:	85 83       	std	Z+5, r24	; 0x05
 39e:	96 83       	std	Z+6, r25	; 0x06
 3a0:	a7 83       	std	Z+7, r26	; 0x07
 3a2:	b0 87       	std	Z+8, r27	; 0x08
 	part1.period = GCD_Period;
 3a4:	80 91 04 01 	lds	r24, 0x0104
 3a8:	90 e0       	ldi	r25, 0x00	; 0
 3aa:	a0 e0       	ldi	r26, 0x00	; 0
 3ac:	b0 e0       	ldi	r27, 0x00	; 0
 3ae:	81 83       	std	Z+1, r24	; 0x01
 3b0:	92 83       	std	Z+2, r25	; 0x02
 3b2:	a3 83       	std	Z+3, r26	; 0x03
 3b4:	b4 83       	std	Z+4, r27	; 0x04
 	part1.state = -1;
 3b6:	c0 83       	st	Z, r28
 	part1.TickFct = &part1TickFunction;
 3b8:	84 ee       	ldi	r24, 0xE4	; 228
 3ba:	90 e0       	ldi	r25, 0x00	; 0
 3bc:	92 87       	std	Z+10, r25	; 0x0a
 3be:	81 87       	std	Z+9, r24	; 0x09
	 
	//op = 0xFF;
	
    while(1) {
		taskManage();
 3c0:	6f df       	rcall	.-290    	; 0x2a0 <taskManage>
    }
 3c2:	fe cf       	rjmp	.-4      	; 0x3c0 <main+0x66>

000003c4 <__tablejump2__>:
 3c4:	ee 0f       	add	r30, r30
 3c6:	ff 1f       	adc	r31, r31
 3c8:	00 24       	eor	r0, r0
 3ca:	00 1c       	adc	r0, r0
 3cc:	0b be       	out	0x3b, r0	; 59
 3ce:	07 90       	elpm	r0, Z+
 3d0:	f6 91       	elpm	r31, Z
 3d2:	e0 2d       	mov	r30, r0
 3d4:	09 94       	ijmp

000003d6 <_exit>:
 3d6:	f8 94       	cli

000003d8 <__stop_program>:
 3d8:	ff cf       	rjmp	.-2      	; 0x3d8 <__stop_program>
