
---------- Begin Simulation Statistics ----------
final_tick                               137364696500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726880                       # Number of bytes of host memory used
host_op_rate                                   130435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   743.99                       # Real time elapsed on the host
host_tick_rate                              184633495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436601                       # Number of instructions simulated
sim_ops                                      97041669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137365                       # Number of seconds simulated
sim_ticks                                137364696500                       # Number of ticks simulated
system.cpu.BranchMispred                        56373                       # Number of branch mispredictions
system.cpu.Branches                           7714317                       # Number of branches fetched
system.cpu.committedInsts                    63436601                       # Number of instructions committed
system.cpu.committedOps                      97041669                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        274729393                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               274729392.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29901795                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168159                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234709                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924146                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088128                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088128                       # number of integer instructions
system.cpu.num_int_register_reads           214306225                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409166                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073711                       # Number of load instructions
system.cpu.num_mem_refs                      36099130                       # number of memory refs
system.cpu.num_store_insts                   10025419                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976242      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59878696     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056874     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011981     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97042610                       # Class of executed instruction
system.cpu.predictedBranches                  5431038                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       189720                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383851                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         189720                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 7714317                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4234791                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             56373                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4466655                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4464204                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.945127                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  962071                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5888                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4763                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1125                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1271                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35939883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939883                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191549                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191549                       # number of overall misses
system.cpu.dcache.overall_misses::total        191549                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15565129500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15565129500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15565129500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15565129500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131432                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81259.257422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81259.257422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81259.257422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81259.257422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       153811                       # number of writebacks
system.cpu.dcache.writebacks::total            153811                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15373580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15373580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15373580500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15373580500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005301                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80259.257422                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80259.257422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80259.257422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80259.257422                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6893111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6893111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85953.308145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85953.308145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6812915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6812915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84953.308145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84953.308145                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8672018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8672018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77878.620244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77878.620244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8560665000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8560665000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76878.620244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76878.620244                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4082.891250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.627620                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4082.891250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454413                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074055                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058348                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1989                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584183                       # number of overall hits
system.cpu.icache.overall_hits::total        85584183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3963                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3963                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3963                       # number of overall misses
system.cpu.icache.overall_misses::total          3963                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    310388500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310388500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    310388500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310388500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588146                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588146                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588146                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588146                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78321.599798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78321.599798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78321.599798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78321.599798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          886                       # number of writebacks
system.cpu.icache.writebacks::total               886                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3963                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3963                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3963                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3963                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    306425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    306425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    306425500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    306425500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77321.599798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77321.599798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77321.599798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77321.599798                       # average overall mshr miss latency
system.cpu.icache.replacements                    886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3963                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3963                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310388500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310388500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78321.599798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78321.599798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    306425500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    306425500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77321.599798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77321.599798                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2638.202630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21596.806964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2638.202630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3077                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.751221                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180255                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588275                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137364696500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4368                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data                4368                       # number of overall hits
system.l2.overall_hits::total                    4392                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3939                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             187181                       # number of demand (read+write) misses
system.l2.demand_misses::total                 191120                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3939                       # number of overall misses
system.l2.overall_misses::.cpu.data            187181                       # number of overall misses
system.l2.overall_misses::total                191120                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    300229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15040343500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15340572500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    300229000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15040343500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15340572500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195512                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.977196                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977536                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.977196                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977536                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76219.598883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80351.870649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80266.704165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76219.598883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80351.870649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80266.704165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              147715                       # number of writebacks
system.l2.writebacks::total                    147715                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        187181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            191120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       187181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           191120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    260839000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13168533500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13429372500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    260839000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13168533500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13429372500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.977196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.977536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.977196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.977536                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66219.598883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70351.870649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70266.704165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66219.598883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70351.870649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70266.704165                       # average overall mshr miss latency
system.l2.replacements                         339245                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       153811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           153811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       153811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       153811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          886                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              886                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          886                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          886                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        32378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         32378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110603                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8385759500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8385759500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75818.553746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75818.553746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7279729500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7279729500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65818.553746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65818.553746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    300229000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    300229000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76219.598883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76219.598883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    260839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    260839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66219.598883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66219.598883                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        76578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6654584000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6654584000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.954886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86899.422811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86899.422811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        76578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5888804000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5888804000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.954886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76899.422811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76899.422811                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4086.549069                       # Cycle average of tags in use
system.l2.tags.total_refs                      351473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    343341                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1934.136476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.233480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2123.179113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997693                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2869                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1111043                       # Number of tag accesses
system.l2.tags.data_accesses                  1111043                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     77698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    184082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032583432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              557993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73387                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147715                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191120                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147715                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3099                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70017                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                191120                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               147715                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.015789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.358167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.482582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4347     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           13      0.30%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.772540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.760469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.635759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              494     11.30%     11.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.25%     11.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3860     88.33%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  198336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6115840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4726880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137364622500                       # Total gap between requests
system.mem_ctrls.avgGap                     405402.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5890624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2485312                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 917615.684463729733                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 42883099.880033589900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18092800.139517653733                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3939                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       187181                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       147715                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    100007500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5547384250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3037913383750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25389.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29636.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20566045.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5989792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6115840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4726880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4726880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3939                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       187181                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         191120                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       147715                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        147715                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       917616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43605032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44522648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       917616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       917616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34411171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34411171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34411171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       917616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43605032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        78933818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               188021                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               77666                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4684                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2121998000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             940105000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5647391750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11285.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30035.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              123725                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              67509                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        74441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   228.379952                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   130.488239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   281.530547                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        43454     58.37%     58.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9366     12.58%     70.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7370      9.90%     80.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1623      2.18%     83.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3535      4.75%     87.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2285      3.07%     90.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1126      1.51%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1221      1.64%     94.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4461      5.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        74441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12033344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4970624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.601431                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               36.185600                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       264144300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       140377050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      673302000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     201737340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10842864240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24183017220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32383397760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68688839910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.047259                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83805003750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4586660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48973032750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       267450120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       142126545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      669167940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     203679180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10842864240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24781579920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31879344960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68786212905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.756123                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82429399000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4586660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50348637500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              80517                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       147715                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34188                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110603                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110603                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         80517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       564143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       564143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 564143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10842720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     10842720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10842720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              191120                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           668493500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          645791250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       301526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          225172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111353                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3963                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80196                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579363                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       155168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11051520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11206688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          339245                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4726880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           534757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.354778                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.478446                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 345037     64.52%     64.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 189720     35.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             534757                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137364696500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          269274000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3963000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191549000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
