// Seed: 1074407174
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output logic id_2
);
  always @(*) begin : LABEL_0
    id_2 <= id_1;
    if (1 < -1) begin : LABEL_1
      if (-1) id_2 <= "";
    end else $clog2(18);
    ;
  end
  initial begin : LABEL_2
    #1;
    $clog2(42);
    ;
    SystemTFIdentifier(1);
    SystemTFIdentifier;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input uwire _id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wand id_4,
    output supply0 id_5
    , id_9,
    output tri0 id_6
    , id_10,
    output logic id_7
);
  assign id_5 = id_0;
  always @(posedge !id_9) #1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7
  );
  assign modCall_1.id_1 = 0;
  always @(negedge id_9[id_0]) begin : LABEL_0
    id_7 = id_4;
  end
endmodule
