// Seed: 2039119306
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    output tri0 id_2,
    input  wire id_3,
    output wand id_4
);
  wire id_6 = id_0;
  module_2 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wand id_7 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri id_5
);
  logic ["" : 1] id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input  wire id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wand id_3
);
  assign id_3 = id_2 & -1;
endmodule
