#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002026b474a30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002026b4a0580 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_000002026b496850 .functor NOT 1, L_000002026b4fd240, C4<0>, C4<0>, C4<0>;
L_000002026b4964d0 .functor XOR 2, L_000002026b4fd2e0, L_000002026b4fc700, C4<00>, C4<00>;
L_000002026b48d3d0 .functor XOR 2, L_000002026b4964d0, L_000002026b4fcf20, C4<00>, C4<00>;
v000002026b4f9b10_0 .net "Y1_dut", 0 0, L_000002026b4fb9e0;  1 drivers
v000002026b4f9bb0_0 .net "Y1_ref", 0 0, L_000002026b495ba0;  1 drivers
v000002026b4fab50_0 .net "Y3_dut", 0 0, L_000002026b4fd060;  1 drivers
v000002026b4f9cf0_0 .net "Y3_ref", 0 0, L_000002026b496460;  1 drivers
v000002026b4f9d90_0 .net *"_ivl_10", 1 0, L_000002026b4fcf20;  1 drivers
v000002026b4fac90_0 .net *"_ivl_12", 1 0, L_000002026b48d3d0;  1 drivers
v000002026b4fb190_0 .net *"_ivl_2", 1 0, L_000002026b4fcb60;  1 drivers
v000002026b4fabf0_0 .net *"_ivl_4", 1 0, L_000002026b4fd2e0;  1 drivers
v000002026b4fadd0_0 .net *"_ivl_6", 1 0, L_000002026b4fc700;  1 drivers
v000002026b4fae70_0 .net *"_ivl_8", 1 0, L_000002026b4964d0;  1 drivers
v000002026b4fa650_0 .var "clk", 0 0;
v000002026b4fa6f0_0 .var/2u "stats1", 223 0;
v000002026b4faf10_0 .var/2u "strobe", 0 0;
v000002026b4fc840_0 .net "tb_match", 0 0, L_000002026b4fd240;  1 drivers
v000002026b4fd560_0 .net "tb_mismatch", 0 0, L_000002026b496850;  1 drivers
v000002026b4fc8e0_0 .net "w", 0 0, v000002026b4fa5b0_0;  1 drivers
v000002026b4fc980_0 .net "y", 5 0, v000002026b4faa10_0;  1 drivers
L_000002026b4fcb60 .concat [ 1 1 0 0], L_000002026b496460, L_000002026b495ba0;
L_000002026b4fd2e0 .concat [ 1 1 0 0], L_000002026b496460, L_000002026b495ba0;
L_000002026b4fc700 .concat [ 1 1 0 0], L_000002026b4fd060, L_000002026b4fb9e0;
L_000002026b4fcf20 .concat [ 1 1 0 0], L_000002026b496460, L_000002026b495ba0;
L_000002026b4fd240 .cmp/eeq 2, L_000002026b4fcb60, L_000002026b48d3d0;
S_000002026b4a0710 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000002026b4a0580;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_000002026b495ba0 .functor AND 1, L_000002026b4fc2a0, v000002026b4fa5b0_0, C4<1>, C4<1>;
L_000002026b4961c0 .functor OR 1, L_000002026b4fce80, L_000002026b4fcd40, C4<0>, C4<0>;
L_000002026b496380 .functor OR 1, L_000002026b4961c0, L_000002026b4fc5c0, C4<0>, C4<0>;
L_000002026b495c10 .functor OR 1, L_000002026b496380, L_000002026b4fcfc0, C4<0>, C4<0>;
L_000002026b496230 .functor NOT 1, v000002026b4fa5b0_0, C4<0>, C4<0>, C4<0>;
L_000002026b496460 .functor AND 1, L_000002026b495c10, L_000002026b496230, C4<1>, C4<1>;
v000002026b480380_0 .net "Y1", 0 0, L_000002026b495ba0;  alias, 1 drivers
v000002026b480f60_0 .net "Y3", 0 0, L_000002026b496460;  alias, 1 drivers
v000002026b4802e0_0 .net *"_ivl_1", 0 0, L_000002026b4fc2a0;  1 drivers
v000002026b4fa970_0 .net *"_ivl_11", 0 0, L_000002026b4fc5c0;  1 drivers
v000002026b4fb370_0 .net *"_ivl_12", 0 0, L_000002026b496380;  1 drivers
v000002026b4fb2d0_0 .net *"_ivl_15", 0 0, L_000002026b4fcfc0;  1 drivers
v000002026b4fb410_0 .net *"_ivl_16", 0 0, L_000002026b495c10;  1 drivers
v000002026b4fafb0_0 .net *"_ivl_18", 0 0, L_000002026b496230;  1 drivers
v000002026b4f9c50_0 .net *"_ivl_5", 0 0, L_000002026b4fce80;  1 drivers
v000002026b4fa3d0_0 .net *"_ivl_7", 0 0, L_000002026b4fcd40;  1 drivers
v000002026b4f9ed0_0 .net *"_ivl_8", 0 0, L_000002026b4961c0;  1 drivers
v000002026b4f9e30_0 .net "w", 0 0, v000002026b4fa5b0_0;  alias, 1 drivers
v000002026b4f9f70_0 .net "y", 5 0, v000002026b4faa10_0;  alias, 1 drivers
L_000002026b4fc2a0 .part v000002026b4faa10_0, 0, 1;
L_000002026b4fce80 .part v000002026b4faa10_0, 1, 1;
L_000002026b4fcd40 .part v000002026b4faa10_0, 2, 1;
L_000002026b4fc5c0 .part v000002026b4faa10_0, 4, 1;
L_000002026b4fcfc0 .part v000002026b4faa10_0, 5, 1;
S_000002026b48c520 .scope module, "stim1" "stimulus_gen" 3 90, 3 6 0, S_000002026b4a0580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v000002026b4fb550_0 .net "clk", 0 0, v000002026b4fa650_0;  1 drivers
v000002026b4fa8d0_0 .var/2s "errored1", 31 0;
v000002026b4fa510_0 .var/2s "onehot_error", 31 0;
v000002026b4fb730_0 .net "tb_match", 0 0, L_000002026b4fd240;  alias, 1 drivers
v000002026b4fb4b0_0 .var/2s "temp", 31 0;
v000002026b4fa5b0_0 .var "w", 0 0;
v000002026b4faa10_0 .var "y", 5 0;
E_000002026b4a1ff0/0 .event negedge, v000002026b4fb550_0;
E_000002026b4a1ff0/1 .event posedge, v000002026b4fb550_0;
E_000002026b4a1ff0 .event/or E_000002026b4a1ff0/0, E_000002026b4a1ff0/1;
S_000002026b48c6b0 .scope module, "top_module1" "TopModule" 3 101, 5 3 0, S_000002026b4a0580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
v000002026b4fb230_0 .net "Y1", 0 0, L_000002026b4fb9e0;  alias, 1 drivers
v000002026b4fa0b0_0 .net "Y3", 0 0, L_000002026b4fd060;  alias, 1 drivers
v000002026b4fa1f0_0 .net *"_ivl_1", 0 0, L_000002026b4fca20;  1 drivers
L_000002026b880118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002026b4fb050_0 .net/2s *"_ivl_10", 1 0, L_000002026b880118;  1 drivers
L_000002026b880160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002026b4fb0f0_0 .net/2s *"_ivl_12", 1 0, L_000002026b880160;  1 drivers
v000002026b4fa010_0 .net *"_ivl_14", 1 0, L_000002026b4fcca0;  1 drivers
v000002026b4fa330_0 .net *"_ivl_19", 0 0, L_000002026b4fc0c0;  1 drivers
v000002026b4fb5f0_0 .net *"_ivl_2", 31 0, L_000002026b4fcac0;  1 drivers
v000002026b4fa790_0 .net *"_ivl_20", 31 0, L_000002026b4fc660;  1 drivers
L_000002026b8801a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002026b4fa150_0 .net *"_ivl_23", 30 0, L_000002026b8801a8;  1 drivers
L_000002026b8801f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002026b4fb690_0 .net/2u *"_ivl_24", 31 0, L_000002026b8801f0;  1 drivers
v000002026b4fad30_0 .net *"_ivl_26", 0 0, L_000002026b4fbb20;  1 drivers
L_000002026b880238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002026b4fb7d0_0 .net/2s *"_ivl_28", 1 0, L_000002026b880238;  1 drivers
L_000002026b880280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002026b4fa470_0 .net/2s *"_ivl_30", 1 0, L_000002026b880280;  1 drivers
v000002026b4fa290_0 .net *"_ivl_32", 1 0, L_000002026b4fbe40;  1 drivers
L_000002026b880088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002026b4fb870_0 .net *"_ivl_5", 30 0, L_000002026b880088;  1 drivers
L_000002026b8800d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002026b4fa830_0 .net/2u *"_ivl_6", 31 0, L_000002026b8800d0;  1 drivers
v000002026b4faab0_0 .net *"_ivl_8", 0 0, L_000002026b4fbc60;  1 drivers
v000002026b4f99d0_0 .net "w", 0 0, v000002026b4fa5b0_0;  alias, 1 drivers
v000002026b4f9a70_0 .net "y", 5 0, v000002026b4faa10_0;  alias, 1 drivers
L_000002026b4fca20 .part v000002026b4faa10_0, 4, 1;
L_000002026b4fcac0 .concat [ 1 31 0 0], L_000002026b4fca20, L_000002026b880088;
L_000002026b4fbc60 .cmp/eq 32, L_000002026b4fcac0, L_000002026b8800d0;
L_000002026b4fcca0 .functor MUXZ 2, L_000002026b880160, L_000002026b880118, L_000002026b4fbc60, C4<>;
L_000002026b4fb9e0 .part L_000002026b4fcca0, 0, 1;
L_000002026b4fc0c0 .part v000002026b4faa10_0, 2, 1;
L_000002026b4fc660 .concat [ 1 31 0 0], L_000002026b4fc0c0, L_000002026b8801a8;
L_000002026b4fbb20 .cmp/eq 32, L_000002026b4fc660, L_000002026b8801f0;
L_000002026b4fbe40 .functor MUXZ 2, L_000002026b880280, L_000002026b880238, L_000002026b4fbb20, C4<>;
L_000002026b4fd060 .part L_000002026b4fbe40, 0, 1;
S_000002026b48c840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000002026b4a0580;
 .timescale -12 -12;
E_000002026b4a1130 .event edge, v000002026b4faf10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002026b4faf10_0;
    %nor/r;
    %assign/vec4 v000002026b4faf10_0, 0;
    %wait E_000002026b4a1130;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002026b48c520;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002026b4fa8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002026b4fa510_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_000002026b48c520;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002026b4a1ff0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000002026b4faa10_0, 0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002026b4fa5b0_0, 0;
    %load/vec4 v000002026b4fb730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002026b4fa510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002026b4fa510_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002026b4fa8d0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002026b4a1ff0;
T_2.6 ;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v000002026b4fb4b0_0, 0, 32;
    %load/vec4 v000002026b4fb4b0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000002026b4fb4b0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v000002026b4fb4b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002026b4fb4b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
    %load/vec4 v000002026b4fb4b0_0;
    %pad/s 6;
    %assign/vec4 v000002026b4faa10_0, 0;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002026b4fa5b0_0, 0;
    %load/vec4 v000002026b4fb730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002026b4fa8d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002026b4fa8d0_0, 0, 32;
T_2.7 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v000002026b4fa510_0;
    %nor/r;
    %load/vec4 v000002026b4fa8d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %vpi_call/w 3 40 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.9 ;
    %load/vec4 v000002026b4fa510_0;
    %nor/r;
    %load/vec4 v000002026b4fa8d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 43 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002026b4a0580;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002026b4fa650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002026b4faf10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000002026b4a0580;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000002026b4fa650_0;
    %inv;
    %store/vec4 v000002026b4fa650_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002026b4a0580;
T_5 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v000002026b4fb550_0, v000002026b4fd560_0, v000002026b4fc980_0, v000002026b4fc8e0_0, v000002026b4f9bb0_0, v000002026b4f9b10_0, v000002026b4f9cf0_0, v000002026b4fab50_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002026b4a0580;
T_6 ;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", &PV<v000002026b4fa6f0_0, 128, 32>, &PV<v000002026b4fa6f0_0, 96, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", &PV<v000002026b4fa6f0_0, 64, 32>, &PV<v000002026b4fa6f0_0, 32, 32> {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %vpi_call/w 3 123 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002026b4fa6f0_0, 192, 32>, &PV<v000002026b4fa6f0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 124 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 125 "$display", "Mismatches: %1d in %1d samples", &PV<v000002026b4fa6f0_0, 192, 32>, &PV<v000002026b4fa6f0_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_000002026b4a0580;
T_7 ;
    %wait E_000002026b4a1ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002026b4fa6f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
    %load/vec4 v000002026b4fc840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002026b4fa6f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
T_7.0 ;
    %load/vec4 v000002026b4f9bb0_0;
    %load/vec4 v000002026b4f9bb0_0;
    %load/vec4 v000002026b4f9b10_0;
    %xor;
    %load/vec4 v000002026b4f9bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
T_7.6 ;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
T_7.4 ;
    %load/vec4 v000002026b4f9cf0_0;
    %load/vec4 v000002026b4f9cf0_0;
    %load/vec4 v000002026b4fab50_0;
    %xor;
    %load/vec4 v000002026b4f9cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
T_7.10 ;
    %load/vec4 v000002026b4fa6f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002026b4fa6f0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002026b4a0580;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 151 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 152 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob091_2012_q2b_test.sv";
    "dataset_code-complete-iccad2023/Prob091_2012_q2b_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob091_2012_q2b/Prob091_2012_q2b_sample01.sv";
