

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Sat Aug 08 22:34:27 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.75|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  257|  257|  258|  258|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |  256|  256|         8|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|       9|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|     151|     148|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      10|
|Register         |        -|      -|     123|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      3|     274|     167|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |window_fn_top_fmul_32ns_32ns_32_5_max_dsp_U0  |window_fn_top_fmul_32ns_32ns_32_5_max_dsp  |        0|      3|  151|  148|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                           |        0|      3|  151|  148|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |coeff_tab1_U  |window_fn_top_coeff_tab1  |        1|  0|   0|    32|   32|     1|         1024|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                          |        1|  0|   0|    32|   32|     1|         1024|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_85_p2           |     +    |      0|  0|   6|           6|           1|
    |exitcond_i_fu_79_p2  |   icmp   |      0|  0|   3|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   9|          12|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   4|         10|    1|         10|
    |i_i_reg_64  |   6|          2|    6|         12|
    +------------+----+-----------+-----+-----------+
    |Total       |  10|         12|    7|         22|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |coeff_tab1_load_reg_120  |  32|   0|   32|          0|
    |i_i_reg_64               |   6|   0|    6|          0|
    |i_reg_100                |   6|   0|    6|          0|
    |indata_load_reg_125      |  32|   0|   32|          0|
    |tmp_1_i_reg_130          |  32|   0|   32|          0|
    |tmp_i_reg_105            |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 123|   0|  181|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_start          |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_done           | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_idle           | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_ready          | out |    1| ap_ctrl_hs | window_fn_top | return value |
|outdata_address0  | out |    5|  ap_memory |    outdata    |     array    |
|outdata_ce0       | out |    1|  ap_memory |    outdata    |     array    |
|outdata_we0       | out |    1|  ap_memory |    outdata    |     array    |
|outdata_d0        | out |   32|  ap_memory |    outdata    |     array    |
|indata_address0   | out |    5|  ap_memory |     indata    |     array    |
|indata_ce0        | out |    1|  ap_memory |     indata    |     array    |
|indata_q0         |  in |   32|  ap_memory |     indata    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %outdata) nounwind, !map !7

ST_1: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %indata) nounwind, !map !13

ST_1: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind

ST_1: stg_13 [1/1] 1.09ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond_i [1/1] 1.31ns
:1  %exitcond_i = icmp eq i6 %i_i, -32

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: i [1/1] 1.34ns
:3  %i = add i6 %i_i, 1

ST_2: stg_18 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %apply.exit, label %2

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = zext i6 %i_i to i64

ST_2: coeff_tab1_addr [1/1] 0.00ns
:2  %coeff_tab1_addr = getelementptr inbounds [32 x float]* @coeff_tab1, i64 0, i64 %tmp_i

ST_2: coeff_tab1_load [2/2] 2.39ns
:3  %coeff_tab1_load = load float* %coeff_tab1_addr, align 4

ST_2: indata_addr [1/1] 0.00ns
:4  %indata_addr = getelementptr [32 x float]* %indata, i64 0, i64 %tmp_i

ST_2: indata_load [2/2] 2.33ns
:5  %indata_load = load float* %indata_addr, align 4

ST_2: stg_24 [1/1] 0.00ns
apply.exit:0  ret void


 <State 3>: 2.39ns
ST_3: coeff_tab1_load [1/2] 2.39ns
:3  %coeff_tab1_load = load float* %coeff_tab1_addr, align 4

ST_3: indata_load [1/2] 2.33ns
:5  %indata_load = load float* %indata_addr, align 4


 <State 4>: 3.75ns
ST_4: tmp_1_i [5/5] 3.75ns
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load


 <State 5>: 3.75ns
ST_5: tmp_1_i [4/5] 3.75ns
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load


 <State 6>: 3.75ns
ST_6: tmp_1_i [3/5] 3.75ns
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load


 <State 7>: 3.75ns
ST_7: tmp_1_i [2/5] 3.75ns
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load


 <State 8>: 3.75ns
ST_8: tmp_1_i [1/5] 3.75ns
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load


 <State 9>: 2.33ns
ST_9: stg_32 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

ST_9: outdata_addr [1/1] 0.00ns
:7  %outdata_addr = getelementptr [32 x float]* %outdata, i64 0, i64 %tmp_i

ST_9: stg_34 [1/1] 2.33ns
:8  store float %tmp_1_i, float* %outdata_addr, align 4

ST_9: stg_35 [1/1] 0.00ns
:9  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x2082a0d4e0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2082a0d840; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff_tab1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x2082a0c5b0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10          (specbitsmap      ) [ 0000000000]
stg_11          (specbitsmap      ) [ 0000000000]
stg_12          (spectopmodule    ) [ 0000000000]
stg_13          (br               ) [ 0111111111]
i_i             (phi              ) [ 0010000000]
exitcond_i      (icmp             ) [ 0011111111]
empty           (speclooptripcount) [ 0000000000]
i               (add              ) [ 0111111111]
stg_18          (br               ) [ 0000000000]
tmp_i           (zext             ) [ 0001111111]
coeff_tab1_addr (getelementptr    ) [ 0001000000]
indata_addr     (getelementptr    ) [ 0001000000]
stg_24          (ret              ) [ 0000000000]
coeff_tab1_load (load             ) [ 0000111110]
indata_load     (load             ) [ 0000111110]
tmp_1_i         (fmul             ) [ 0000000001]
stg_32          (specloopname     ) [ 0000000000]
outdata_addr    (getelementptr    ) [ 0000000000]
stg_34          (store            ) [ 0000000000]
stg_35          (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_tab1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_fn_top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="coeff_tab1_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_tab1_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="5" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="38" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab1_load/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="indata_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_load/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="outdata_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="7"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/9 "/>
</bind>
</comp>

<comp id="59" class="1004" name="stg_34_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="1"/>
<pin id="62" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/9 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="1"/>
<pin id="66" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exitcond_i_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="6" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_i_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="105" class="1005" name="tmp_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="7"/>
<pin id="107" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="110" class="1005" name="coeff_tab1_addr_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_addr "/>
</bind>
</comp>

<comp id="115" class="1005" name="indata_addr_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

<comp id="120" class="1005" name="coeff_tab1_load_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_load "/>
</bind>
</comp>

<comp id="125" class="1005" name="indata_load_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indata_load "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_1_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="83"><net_src comp="68" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="68" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="68" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="103"><net_src comp="85" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="108"><net_src comp="91" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="113"><net_src comp="28" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="118"><net_src comp="40" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="123"><net_src comp="35" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="128"><net_src comp="47" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="133"><net_src comp="75" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		stg_18 : 2
		tmp_i : 1
		coeff_tab1_addr : 2
		coeff_tab1_load : 3
		indata_addr : 2
		indata_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		stg_34 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fmul   |     grp_fu_75    |    3    |   151   |   148   |
|----------|------------------|---------|---------|---------|
|    add   |      i_fu_85     |    0    |    0    |    6    |
|----------|------------------|---------|---------|---------|
|   icmp   | exitcond_i_fu_79 |    0    |    0    |    3    |
|----------|------------------|---------|---------|---------|
|   zext   |    tmp_i_fu_91   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   151   |   157   |
|----------|------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|coeff_tab1|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|coeff_tab1_addr_reg_110|    5   |
|coeff_tab1_load_reg_120|   32   |
|       i_i_reg_64      |    6   |
|       i_reg_100       |    6   |
|  indata_addr_reg_115  |    5   |
|  indata_load_reg_125  |   32   |
|    tmp_1_i_reg_130    |   32   |
|     tmp_i_reg_105     |   64   |
+-----------------------+--------+
|         Total         |   182  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_47 |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   2.17  ||    10   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   151  |   157  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   10   |
|  Register |    -   |    -   |    -   |   182  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    3   |    2   |   333  |   167  |
+-----------+--------+--------+--------+--------+--------+
