
library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;

entity DUT is
	port(input_vector: in std_logic_vector(6 downto 0); output_vector: out std_logic_vector(0 downto 0));
end entity;


architecture DutWrap of DUT is
	component gunman is
	port(x: in std_logic_vector(4 downto 0);rst, clk: in std_logic;s: out std_logic);
	end component;
	
---------------------------------------------------------------------------------------------------------------------------
begin
dut: gunman port map( x => input_vector(4 downto 0), rst => input_vector(6) , clk => input_vector(5), s => output_vector);
end DutWrap;

