--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf K7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3706 paths analyzed, 585 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.259ns.
--------------------------------------------------------------------------------

Paths for end point m4/M2/buffer_50 (SLICE_X54Y53.C1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m4/M2/shift_count_0 (FF)
  Destination:          m4/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.652 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m4/M2/shift_count_0 to m4/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.269   m4/M2/shift_count<1>
                                                       m4/M2/shift_count_0
    SLICE_X26Y60.B1      net (fanout=6)        0.832   m4/M2/shift_count<0>
    SLICE_X26Y60.B       Tilo                  0.053   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0075_inv31
    SLICE_X26Y60.C6      net (fanout=1)        0.133   m4/M2/_n0075_inv_bdd3
    SLICE_X26Y60.CMUX    Tilo                  0.296   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0103_inv12_G
                                                       m4/M2/_n0103_inv12
    SLICE_X54Y53.C1      net (fanout=64)       1.621   m4/M2/_n0103_inv
    SLICE_X54Y53.CLK     Tas                  -0.020   m4/M2/buffer<50>
                                                       m4/M2/buffer_50_rstpot
                                                       m4/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.598ns logic, 2.586ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m4/M2/s_clk (FF)
  Destination:          m4/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.652 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m4/M2/s_clk to m4/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.269   seg_clk_OBUF
                                                       m4/M2/s_clk
    SLICE_X26Y60.B2      net (fanout=7)        0.630   seg_clk_OBUF
    SLICE_X26Y60.B       Tilo                  0.053   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0075_inv31
    SLICE_X26Y60.C6      net (fanout=1)        0.133   m4/M2/_n0075_inv_bdd3
    SLICE_X26Y60.CMUX    Tilo                  0.296   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0103_inv12_G
                                                       m4/M2/_n0103_inv12
    SLICE_X54Y53.C1      net (fanout=64)       1.621   m4/M2/_n0103_inv
    SLICE_X54Y53.CLK     Tas                  -0.020   m4/M2/buffer<50>
                                                       m4/M2/buffer_50_rstpot
                                                       m4/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.598ns logic, 2.384ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m4/M2/start_0 (FF)
  Destination:          m4/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.859ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.652 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m4/M2/start_0 to m4/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.AQ      Tcko                  0.269   m4/M2/start<1>
                                                       m4/M2/start_0
    SLICE_X26Y60.D2      net (fanout=4)        0.695   m4/M2/start<0>
    SLICE_X26Y60.CMUX    Topdc                 0.294   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0103_inv12_F
                                                       m4/M2/_n0103_inv12
    SLICE_X54Y53.C1      net (fanout=64)       1.621   m4/M2/_n0103_inv
    SLICE_X54Y53.CLK     Tas                  -0.020   m4/M2/buffer<50>
                                                       m4/M2/buffer_50_rstpot
                                                       m4/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.543ns logic, 2.316ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_15 (SLICE_X32Y50.D2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/Q_14 (FF)
  Destination:          U7/Q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (1.177 - 1.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/Q_14 to U7/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.269   U7/Q<14>
                                                       U7/Q_14
    SLICE_X32Y50.A1      net (fanout=3)        0.698   U7/Q<14>
    SLICE_X32Y50.A       Tilo                  0.053   U7/Q<15>
                                                       U7/out1
    SLICE_X39Y47.C1      net (fanout=2)        0.831   U7/out
    SLICE_X39Y47.C       Tilo                  0.053   U7/Q<2>
                                                       U7/out3
    SLICE_X32Y50.D2      net (fanout=18)       0.999   U7/finish
    SLICE_X32Y50.CLK     Tas                   0.018   U7/Q<15>
                                                       U7/mux18151
                                                       U7/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.393ns logic, 2.528ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/Q_11 (FF)
  Destination:          U7/Q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (1.177 - 1.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/Q_11 to U7/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.269   U7/Q<14>
                                                       U7/Q_11
    SLICE_X32Y50.A2      net (fanout=3)        0.697   U7/Q<11>
    SLICE_X32Y50.A       Tilo                  0.053   U7/Q<15>
                                                       U7/out1
    SLICE_X39Y47.C1      net (fanout=2)        0.831   U7/out
    SLICE_X39Y47.C       Tilo                  0.053   U7/Q<2>
                                                       U7/out3
    SLICE_X32Y50.D2      net (fanout=18)       0.999   U7/finish
    SLICE_X32Y50.CLK     Tas                   0.018   U7/Q<15>
                                                       U7/mux18151
                                                       U7/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.393ns logic, 2.527ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/Q_13 (FF)
  Destination:          U7/Q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (1.177 - 1.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/Q_13 to U7/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.CQ      Tcko                  0.269   U7/Q<14>
                                                       U7/Q_13
    SLICE_X32Y50.A4      net (fanout=3)        0.561   U7/Q<13>
    SLICE_X32Y50.A       Tilo                  0.053   U7/Q<15>
                                                       U7/out1
    SLICE_X39Y47.C1      net (fanout=2)        0.831   U7/out
    SLICE_X39Y47.C       Tilo                  0.053   U7/Q<2>
                                                       U7/out3
    SLICE_X32Y50.D2      net (fanout=18)       0.999   U7/finish
    SLICE_X32Y50.CLK     Tas                   0.018   U7/Q<15>
                                                       U7/mux18151
                                                       U7/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.393ns logic, 2.391ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point m4/M2/buffer_36 (SLICE_X52Y58.C1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m4/M2/shift_count_0 (FF)
  Destination:          m4/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.654 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m4/M2/shift_count_0 to m4/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.269   m4/M2/shift_count<1>
                                                       m4/M2/shift_count_0
    SLICE_X26Y60.B1      net (fanout=6)        0.832   m4/M2/shift_count<0>
    SLICE_X26Y60.B       Tilo                  0.053   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0075_inv31
    SLICE_X26Y60.C6      net (fanout=1)        0.133   m4/M2/_n0075_inv_bdd3
    SLICE_X26Y60.CMUX    Tilo                  0.296   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0103_inv12_G
                                                       m4/M2/_n0103_inv12
    SLICE_X52Y58.C1      net (fanout=64)       1.546   m4/M2/_n0103_inv
    SLICE_X52Y58.CLK     Tas                   0.018   m4/M2/buffer<36>
                                                       m4/M2/buffer_36_rstpot
                                                       m4/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.636ns logic, 2.511ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m4/M2/s_clk (FF)
  Destination:          m4/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.654 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m4/M2/s_clk to m4/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.269   seg_clk_OBUF
                                                       m4/M2/s_clk
    SLICE_X26Y60.B2      net (fanout=7)        0.630   seg_clk_OBUF
    SLICE_X26Y60.B       Tilo                  0.053   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0075_inv31
    SLICE_X26Y60.C6      net (fanout=1)        0.133   m4/M2/_n0075_inv_bdd3
    SLICE_X26Y60.CMUX    Tilo                  0.296   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0103_inv12_G
                                                       m4/M2/_n0103_inv12
    SLICE_X52Y58.C1      net (fanout=64)       1.546   m4/M2/_n0103_inv
    SLICE_X52Y58.CLK     Tas                   0.018   m4/M2/buffer<36>
                                                       m4/M2/buffer_36_rstpot
                                                       m4/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.636ns logic, 2.309ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m4/M2/start_0 (FF)
  Destination:          m4/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.654 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m4/M2/start_0 to m4/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.AQ      Tcko                  0.269   m4/M2/start<1>
                                                       m4/M2/start_0
    SLICE_X26Y60.D2      net (fanout=4)        0.695   m4/M2/start<0>
    SLICE_X26Y60.CMUX    Topdc                 0.294   m4/M2/_n0075_inv_bdd3
                                                       m4/M2/_n0103_inv12_F
                                                       m4/M2/_n0103_inv12
    SLICE_X52Y58.C1      net (fanout=64)       1.546   m4/M2/_n0103_inv
    SLICE_X52Y58.CLK     Tas                   0.018   m4/M2/buffer<36>
                                                       m4/M2/buffer_36_rstpot
                                                       m4/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.581ns logic, 2.241ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/Q_15 (SLICE_X32Y50.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_14 (FF)
  Destination:          U7/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.685 - 0.546)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_14 to U7/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.100   U7/Q<14>
                                                       U7/Q_14
    SLICE_X32Y50.D5      net (fanout=3)        0.199   U7/Q<14>
    SLICE_X32Y50.CLK     Tah         (-Th)     0.033   U7/Q<15>
                                                       U7/mux18151
                                                       U7/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.067ns logic, 0.199ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point m4/M2/buffer_12 (SLICE_X46Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m4/M2/buffer_13 (FF)
  Destination:          m4/M2/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m4/M2/buffer_13 to m4/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.118   m4/M2/buffer<14>
                                                       m4/M2/buffer_13
    SLICE_X46Y61.D6      net (fanout=2)        0.110   m4/M2/buffer<13>
    SLICE_X46Y61.CLK     Tah         (-Th)     0.059   m4/M2/buffer<12>
                                                       m4/M2/buffer_12_rstpot
                                                       m4/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.059ns logic, 0.110ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_7 (SLICE_X37Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_6 (FF)
  Destination:          U7/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.330 - 0.298)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_6 to U7/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.DQ      Tcko                  0.100   U7/Q<6>
                                                       U7/Q_6
    SLICE_X37Y46.A6      net (fanout=3)        0.125   U7/Q<6>
    SLICE_X37Y46.CLK     Tah         (-Th)     0.032   U7/Q<10>
                                                       U7/Q_7_rstpot
                                                       U7/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.068ns logic, 0.125ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: m4/M2/state_FSM_FFd2/CLK
  Logical resource: m4/M2/EN/CK
  Location pin: SLICE_X25Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.250ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.750ns (1333.333MHz) (Tcp)
  Physical resource: m4/M2/state_FSM_FFd2/CLK
  Logical resource: m4/M2/EN/CK
  Location pin: SLICE_X25Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.259|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3706 paths, 0 nets, and 723 connections

Design statistics:
   Minimum period:   3.259ns{1}   (Maximum frequency: 306.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 24 16:48:31 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



