-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ifmap_fft_M_real_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ifmap_fft_M_real_ce0 : OUT STD_LOGIC;
    ifmap_fft_M_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ifmap_fft_M_imag_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ifmap_fft_M_imag_ce0 : OUT STD_LOGIC;
    ifmap_fft_M_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    c_fft_col_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_fft_col_op_st_full_n : IN STD_LOGIC;
    c_fft_col_op_st_write : OUT STD_LOGIC );
end;


architecture behav of fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_142_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_reg_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_195 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln278_fu_166_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln278_reg_205 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal in_fft_M_real_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_fft_M_real_ce0 : STD_LOGIC;
    signal in_fft_M_real_we0 : STD_LOGIC;
    signal in_fft_M_real_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_fft_M_real_ce1 : STD_LOGIC;
    signal in_fft_M_real_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_fft_M_imag_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_fft_M_imag_ce0 : STD_LOGIC;
    signal in_fft_M_imag_we0 : STD_LOGIC;
    signal in_fft_M_imag_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_fft_M_imag_ce1 : STD_LOGIC;
    signal in_fft_M_imag_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_fft_M_real_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_fft_M_real_ce0 : STD_LOGIC;
    signal out_fft_M_real_we0 : STD_LOGIC;
    signal out_fft_M_real_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_fft_M_real_ce1 : STD_LOGIC;
    signal out_fft_M_real_we1 : STD_LOGIC;
    signal out_fft_M_imag_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_fft_M_imag_ce0 : STD_LOGIC;
    signal out_fft_M_imag_we0 : STD_LOGIC;
    signal out_fft_M_imag_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_fft_M_imag_ce1 : STD_LOGIC;
    signal out_fft_M_imag_we1 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_idle : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_ready : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_ce0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_ce0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_input_data_M_real_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_input_data_M_real_ce0 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_real_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_input_data_M_real_we0 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_real_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_input_data_M_real_ce1 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_real_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_input_data_M_real_we1 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_imag_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_input_data_M_imag_ce0 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_imag_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_input_data_M_imag_we0 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_imag_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_input_data_M_imag_ce1 : STD_LOGIC;
    signal grp_fft_fu_104_input_data_M_imag_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_input_data_M_imag_we1 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_real_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_out_data_6_M_real_ce0 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_real_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_out_data_6_M_real_we0 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_real_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_out_data_6_M_real_ce1 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_real_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_out_data_6_M_real_we1 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_imag_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_out_data_6_M_imag_ce0 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_imag_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_out_data_6_M_imag_we0 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_imag_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_fu_104_out_data_6_M_imag_ce1 : STD_LOGIC;
    signal grp_fft_fu_104_out_data_6_M_imag_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fu_104_out_data_6_M_imag_we1 : STD_LOGIC;
    signal grp_fft_fu_104_ap_start : STD_LOGIC;
    signal grp_fft_fu_104_ap_done : STD_LOGIC;
    signal grp_fft_fu_104_ap_ready : STD_LOGIC;
    signal grp_fft_fu_104_ap_idle : STD_LOGIC;
    signal grp_fft_fu_104_ap_continue : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_idle : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_ready : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0 : STD_LOGIC;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln278_fu_161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fft_fu_104_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_sync_grp_fft_fu_104_ap_ready : STD_LOGIC;
    signal ap_sync_grp_fft_fu_104_ap_done : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_fft_fu_104_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_fft_fu_104_ap_done : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal x_fu_66 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln273 : IN STD_LOGIC_VECTOR (7 downto 0);
        ifmap_fft_M_real_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ifmap_fft_M_real_ce0 : OUT STD_LOGIC;
        ifmap_fft_M_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ifmap_fft_M_imag_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ifmap_fft_M_imag_ce0 : OUT STD_LOGIC;
        ifmap_fft_M_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_fft_M_real_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_fft_M_real_ce0 : OUT STD_LOGIC;
        in_fft_M_real_we0 : OUT STD_LOGIC;
        in_fft_M_real_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fft_M_imag_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_fft_M_imag_ce0 : OUT STD_LOGIC;
        in_fft_M_imag_we0 : OUT STD_LOGIC;
        in_fft_M_imag_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_fft IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        input_data_M_real_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_data_M_real_ce0 : OUT STD_LOGIC;
        input_data_M_real_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_real_we0 : OUT STD_LOGIC;
        input_data_M_real_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_data_M_real_ce1 : OUT STD_LOGIC;
        input_data_M_real_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_real_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_real_we1 : OUT STD_LOGIC;
        input_data_M_imag_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_data_M_imag_ce0 : OUT STD_LOGIC;
        input_data_M_imag_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_imag_we0 : OUT STD_LOGIC;
        input_data_M_imag_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_data_M_imag_ce1 : OUT STD_LOGIC;
        input_data_M_imag_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_imag_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_data_M_imag_we1 : OUT STD_LOGIC;
        out_data_6_M_real_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_data_6_M_real_ce0 : OUT STD_LOGIC;
        out_data_6_M_real_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_real_we0 : OUT STD_LOGIC;
        out_data_6_M_real_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_data_6_M_real_ce1 : OUT STD_LOGIC;
        out_data_6_M_real_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_real_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_real_we1 : OUT STD_LOGIC;
        out_data_6_M_imag_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_data_6_M_imag_ce0 : OUT STD_LOGIC;
        out_data_6_M_imag_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_imag_we0 : OUT STD_LOGIC;
        out_data_6_M_imag_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_data_6_M_imag_ce1 : OUT STD_LOGIC;
        out_data_6_M_imag_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_imag_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_data_6_M_imag_we1 : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_fft_col_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_fft_col_op_st_full_n : IN STD_LOGIC;
        c_fft_col_op_st_write : OUT STD_LOGIC;
        tmp_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_fft_M_real_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_fft_M_real_ce0 : OUT STD_LOGIC;
        out_fft_M_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_fft_M_imag_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_fft_M_imag_ce0 : OUT STD_LOGIC;
        out_fft_M_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    in_fft_M_real_U : component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => in_fft_M_real_address0,
        ce0 => in_fft_M_real_ce0,
        we0 => in_fft_M_real_we0,
        d0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_d0,
        q0 => in_fft_M_real_q0,
        address1 => grp_fft_fu_104_input_data_M_real_address1,
        ce1 => in_fft_M_real_ce1,
        q1 => in_fft_M_real_q1);

    in_fft_M_imag_U : component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => in_fft_M_imag_address0,
        ce0 => in_fft_M_imag_ce0,
        we0 => in_fft_M_imag_we0,
        d0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_d0,
        q0 => in_fft_M_imag_q0,
        address1 => grp_fft_fu_104_input_data_M_imag_address1,
        ce1 => in_fft_M_imag_ce1,
        q1 => in_fft_M_imag_q1);

    out_fft_M_real_U : component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_fft_M_real_address0,
        ce0 => out_fft_M_real_ce0,
        we0 => out_fft_M_real_we0,
        d0 => grp_fft_fu_104_out_data_6_M_real_d0,
        q0 => out_fft_M_real_q0,
        address1 => grp_fft_fu_104_out_data_6_M_real_address1,
        ce1 => out_fft_M_real_ce1,
        we1 => out_fft_M_real_we1,
        d1 => grp_fft_fu_104_out_data_6_M_real_d1);

    out_fft_M_imag_U : component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_fft_M_imag_address0,
        ce0 => out_fft_M_imag_ce0,
        we0 => out_fft_M_imag_we0,
        d0 => grp_fft_fu_104_out_data_6_M_imag_d0,
        q0 => out_fft_M_imag_q0,
        address1 => grp_fft_fu_104_out_data_6_M_imag_address1,
        ce1 => out_fft_M_imag_ce1,
        we1 => out_fft_M_imag_we1,
        d1 => grp_fft_fu_104_out_data_6_M_imag_d1);

    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92 : component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start,
        ap_done => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done,
        ap_idle => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_idle,
        ap_ready => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_ready,
        tmp_11 => empty_reg_188,
        zext_ln273 => x_fu_66,
        ifmap_fft_M_real_address0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_address0,
        ifmap_fft_M_real_ce0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_ce0,
        ifmap_fft_M_real_q0 => ifmap_fft_M_real_q0,
        ifmap_fft_M_imag_address0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_address0,
        ifmap_fft_M_imag_ce0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_ce0,
        ifmap_fft_M_imag_q0 => ifmap_fft_M_imag_q0,
        in_fft_M_real_address0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0,
        in_fft_M_real_ce0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0,
        in_fft_M_real_we0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0,
        in_fft_M_real_d0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_d0,
        in_fft_M_imag_address0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0,
        in_fft_M_imag_ce0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0,
        in_fft_M_imag_we0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0,
        in_fft_M_imag_d0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_d0);

    grp_fft_fu_104 : component fwd_fft_fft
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        input_data_M_real_address0 => grp_fft_fu_104_input_data_M_real_address0,
        input_data_M_real_ce0 => grp_fft_fu_104_input_data_M_real_ce0,
        input_data_M_real_d0 => grp_fft_fu_104_input_data_M_real_d0,
        input_data_M_real_q0 => in_fft_M_real_q0,
        input_data_M_real_we0 => grp_fft_fu_104_input_data_M_real_we0,
        input_data_M_real_address1 => grp_fft_fu_104_input_data_M_real_address1,
        input_data_M_real_ce1 => grp_fft_fu_104_input_data_M_real_ce1,
        input_data_M_real_d1 => grp_fft_fu_104_input_data_M_real_d1,
        input_data_M_real_q1 => in_fft_M_real_q1,
        input_data_M_real_we1 => grp_fft_fu_104_input_data_M_real_we1,
        input_data_M_imag_address0 => grp_fft_fu_104_input_data_M_imag_address0,
        input_data_M_imag_ce0 => grp_fft_fu_104_input_data_M_imag_ce0,
        input_data_M_imag_d0 => grp_fft_fu_104_input_data_M_imag_d0,
        input_data_M_imag_q0 => in_fft_M_imag_q0,
        input_data_M_imag_we0 => grp_fft_fu_104_input_data_M_imag_we0,
        input_data_M_imag_address1 => grp_fft_fu_104_input_data_M_imag_address1,
        input_data_M_imag_ce1 => grp_fft_fu_104_input_data_M_imag_ce1,
        input_data_M_imag_d1 => grp_fft_fu_104_input_data_M_imag_d1,
        input_data_M_imag_q1 => in_fft_M_imag_q1,
        input_data_M_imag_we1 => grp_fft_fu_104_input_data_M_imag_we1,
        out_data_6_M_real_address0 => grp_fft_fu_104_out_data_6_M_real_address0,
        out_data_6_M_real_ce0 => grp_fft_fu_104_out_data_6_M_real_ce0,
        out_data_6_M_real_d0 => grp_fft_fu_104_out_data_6_M_real_d0,
        out_data_6_M_real_q0 => ap_const_lv16_0,
        out_data_6_M_real_we0 => grp_fft_fu_104_out_data_6_M_real_we0,
        out_data_6_M_real_address1 => grp_fft_fu_104_out_data_6_M_real_address1,
        out_data_6_M_real_ce1 => grp_fft_fu_104_out_data_6_M_real_ce1,
        out_data_6_M_real_d1 => grp_fft_fu_104_out_data_6_M_real_d1,
        out_data_6_M_real_q1 => ap_const_lv16_0,
        out_data_6_M_real_we1 => grp_fft_fu_104_out_data_6_M_real_we1,
        out_data_6_M_imag_address0 => grp_fft_fu_104_out_data_6_M_imag_address0,
        out_data_6_M_imag_ce0 => grp_fft_fu_104_out_data_6_M_imag_ce0,
        out_data_6_M_imag_d0 => grp_fft_fu_104_out_data_6_M_imag_d0,
        out_data_6_M_imag_q0 => ap_const_lv16_0,
        out_data_6_M_imag_we0 => grp_fft_fu_104_out_data_6_M_imag_we0,
        out_data_6_M_imag_address1 => grp_fft_fu_104_out_data_6_M_imag_address1,
        out_data_6_M_imag_ce1 => grp_fft_fu_104_out_data_6_M_imag_ce1,
        out_data_6_M_imag_d1 => grp_fft_fu_104_out_data_6_M_imag_d1,
        out_data_6_M_imag_q1 => ap_const_lv16_0,
        out_data_6_M_imag_we1 => grp_fft_fu_104_out_data_6_M_imag_we1,
        p_read => p_read,
        p_read_ap_vld => ap_const_logic_1,
        ap_start => grp_fft_fu_104_ap_start,
        ap_done => grp_fft_fu_104_ap_done,
        ap_ready => grp_fft_fu_104_ap_ready,
        ap_idle => grp_fft_fu_104_ap_idle,
        ap_continue => grp_fft_fu_104_ap_continue);

    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133 : component fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start,
        ap_done => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done,
        ap_idle => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_idle,
        ap_ready => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_ready,
        c_fft_col_op_st_din => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_din,
        c_fft_col_op_st_full_n => c_fft_col_op_st_full_n,
        c_fft_col_op_st_write => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write,
        tmp_11 => empty_reg_188,
        out_fft_M_real_address0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0,
        out_fft_M_real_ce0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0,
        out_fft_M_real_q0 => out_fft_M_real_q0,
        out_fft_M_imag_address0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0,
        out_fft_M_imag_ce0 => grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0,
        out_fft_M_imag_q0 => out_fft_M_imag_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln278_fu_161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_fft_fu_104_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_fft_fu_104_ap_done <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    ap_sync_reg_grp_fft_fu_104_ap_done <= ap_const_logic_0;
                elsif ((grp_fft_fu_104_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_fft_fu_104_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_fft_fu_104_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_fft_fu_104_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    ap_sync_reg_grp_fft_fu_104_ap_ready <= ap_const_logic_0;
                elsif ((grp_fft_fu_104_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_fft_fu_104_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1057_reg_195 = ap_const_lv1_0) and (icmp_ln278_fu_161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_ready = ap_const_logic_1)) then 
                    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_ready = ap_const_logic_1)) then 
                    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_fu_104_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_fu_104_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_sync_grp_fft_fu_104_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_sync_grp_fft_fu_104_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((icmp_ln1057_reg_195 = ap_const_lv1_1) and (icmp_ln278_fu_161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_fft_fu_104_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_fu_104_ap_ready = ap_const_logic_1)) then 
                    grp_fft_fu_104_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_fu_66 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                x_fu_66 <= add_ln278_reg_205;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln278_reg_205 <= add_ln278_fu_166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_188 <= empty_fu_142_p1;
                icmp_ln1057_reg_195 <= icmp_ln1057_fu_146_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln1057_reg_195, ap_CS_fsm_state2, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done, icmp_ln278_fu_161_p2, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state5, ap_block_state5_on_subcall_done, ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln278_fu_161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln1057_reg_195 = ap_const_lv1_1) and (icmp_ln278_fu_161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln278_fu_166_p2 <= std_logic_vector(unsigned(x_fu_66) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done)
    begin
        if ((grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(ap_sync_grp_fft_fu_104_ap_ready, ap_sync_grp_fft_fu_104_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((ap_sync_grp_fft_fu_104_ap_ready and ap_sync_grp_fft_fu_104_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(icmp_ln1057_reg_195, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((icmp_ln1057_reg_195 = ap_const_lv1_0) and (grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(ap_sync_grp_fft_fu_104_ap_ready, ap_sync_grp_fft_fu_104_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((ap_sync_grp_fft_fu_104_ap_ready and ap_sync_grp_fft_fu_104_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln278_fu_161_p2)
    begin
        if (((icmp_ln278_fu_161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln278_fu_161_p2)
    begin
        if (((icmp_ln278_fu_161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_fft_fu_104_ap_done <= (grp_fft_fu_104_ap_done or ap_sync_reg_grp_fft_fu_104_ap_done);
    ap_sync_grp_fft_fu_104_ap_ready <= (grp_fft_fu_104_ap_ready or ap_sync_reg_grp_fft_fu_104_ap_ready);
    c_fft_col_op_st_din <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_din;

    c_fft_col_op_st_write_assign_proc : process(icmp_ln1057_reg_195, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write, ap_CS_fsm_state7)
    begin
        if (((icmp_ln1057_reg_195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            c_fft_col_op_st_write <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_c_fft_col_op_st_write;
        else 
            c_fft_col_op_st_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_142_p1 <= p_read(8 - 1 downto 0);
    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ap_start_reg;
    grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_ap_start_reg;

    grp_fft_fu_104_ap_continue_assign_proc : process(ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state5, ap_block_state5_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fft_fu_104_ap_continue <= ap_const_logic_1;
        else 
            grp_fft_fu_104_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_fu_104_ap_start <= grp_fft_fu_104_ap_start_reg;
    icmp_ln1057_fu_146_p2 <= "1" when (empty_fu_142_p1 = ap_const_lv8_0) else "0";
    icmp_ln278_fu_161_p2 <= "1" when (x_fu_66 = empty_reg_188) else "0";
    ifmap_fft_M_imag_address0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_address0;
    ifmap_fft_M_imag_ce0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_imag_ce0;
    ifmap_fft_M_real_address0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_address0;
    ifmap_fft_M_real_ce0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_ifmap_fft_M_real_ce0;

    in_fft_M_imag_address0_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0, grp_fft_fu_104_input_data_M_imag_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            in_fft_M_imag_address0 <= grp_fft_fu_104_input_data_M_imag_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_fft_M_imag_address0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_address0;
        else 
            in_fft_M_imag_address0 <= "XXXXXX";
        end if; 
    end process;


    in_fft_M_imag_ce0_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0, grp_fft_fu_104_input_data_M_imag_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            in_fft_M_imag_ce0 <= grp_fft_fu_104_input_data_M_imag_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_fft_M_imag_ce0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_ce0;
        else 
            in_fft_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_fft_M_imag_ce1_assign_proc : process(grp_fft_fu_104_input_data_M_imag_ce1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            in_fft_M_imag_ce1 <= grp_fft_fu_104_input_data_M_imag_ce1;
        else 
            in_fft_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_fft_M_imag_we0_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_fft_M_imag_we0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_imag_we0;
        else 
            in_fft_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in_fft_M_real_address0_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0, grp_fft_fu_104_input_data_M_real_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            in_fft_M_real_address0 <= grp_fft_fu_104_input_data_M_real_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_fft_M_real_address0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_address0;
        else 
            in_fft_M_real_address0 <= "XXXXXX";
        end if; 
    end process;


    in_fft_M_real_ce0_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0, grp_fft_fu_104_input_data_M_real_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            in_fft_M_real_ce0 <= grp_fft_fu_104_input_data_M_real_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_fft_M_real_ce0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_ce0;
        else 
            in_fft_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_fft_M_real_ce1_assign_proc : process(grp_fft_fu_104_input_data_M_real_ce1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            in_fft_M_real_ce1 <= grp_fft_fu_104_input_data_M_real_ce1;
        else 
            in_fft_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_fft_M_real_we0_assign_proc : process(grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_fft_M_real_we0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2_fu_92_in_fft_M_real_we0;
        else 
            in_fft_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_imag_address0_assign_proc : process(icmp_ln1057_reg_195, grp_fft_fu_104_out_data_6_M_imag_address0, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((icmp_ln1057_reg_195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_fft_M_imag_address0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_imag_address0 <= grp_fft_fu_104_out_data_6_M_imag_address0;
        else 
            out_fft_M_imag_address0 <= "XXXXXX";
        end if; 
    end process;


    out_fft_M_imag_ce0_assign_proc : process(icmp_ln1057_reg_195, grp_fft_fu_104_out_data_6_M_imag_ce0, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((icmp_ln1057_reg_195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_fft_M_imag_ce0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_imag_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_imag_ce0 <= grp_fft_fu_104_out_data_6_M_imag_ce0;
        else 
            out_fft_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_imag_ce1_assign_proc : process(grp_fft_fu_104_out_data_6_M_imag_ce1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_imag_ce1 <= grp_fft_fu_104_out_data_6_M_imag_ce1;
        else 
            out_fft_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_imag_we0_assign_proc : process(grp_fft_fu_104_out_data_6_M_imag_we0, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_imag_we0 <= grp_fft_fu_104_out_data_6_M_imag_we0;
        else 
            out_fft_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_imag_we1_assign_proc : process(grp_fft_fu_104_out_data_6_M_imag_we1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_imag_we1 <= grp_fft_fu_104_out_data_6_M_imag_we1;
        else 
            out_fft_M_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_real_address0_assign_proc : process(icmp_ln1057_reg_195, grp_fft_fu_104_out_data_6_M_real_address0, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((icmp_ln1057_reg_195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_fft_M_real_address0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_real_address0 <= grp_fft_fu_104_out_data_6_M_real_address0;
        else 
            out_fft_M_real_address0 <= "XXXXXX";
        end if; 
    end process;


    out_fft_M_real_ce0_assign_proc : process(icmp_ln1057_reg_195, grp_fft_fu_104_out_data_6_M_real_ce0, grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((icmp_ln1057_reg_195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_fft_M_real_ce0 <= grp_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3_fu_133_out_fft_M_real_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_real_ce0 <= grp_fft_fu_104_out_data_6_M_real_ce0;
        else 
            out_fft_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_real_ce1_assign_proc : process(grp_fft_fu_104_out_data_6_M_real_ce1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_real_ce1 <= grp_fft_fu_104_out_data_6_M_real_ce1;
        else 
            out_fft_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_real_we0_assign_proc : process(grp_fft_fu_104_out_data_6_M_real_we0, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_real_we0 <= grp_fft_fu_104_out_data_6_M_real_we0;
        else 
            out_fft_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_fft_M_real_we1_assign_proc : process(grp_fft_fu_104_out_data_6_M_real_we1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_fft_M_real_we1 <= grp_fft_fu_104_out_data_6_M_real_we1;
        else 
            out_fft_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
