{
  "Top": "backprop",
  "RtlTop": "backprop",
  "RtlPrefix": "",
  "RtlSubPrefix": "backprop_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "weights1": {
      "index": "0",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "weights1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weights2": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "weights2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weights3": {
      "index": "2",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "weights3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "biases1": {
      "index": "3",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "biases1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "biases2": {
      "index": "4",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "biases2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "biases3": {
      "index": "5",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "biases3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "training_data": {
      "index": "6",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "training_data",
          "usage": "data",
          "direction": "in"
        }]
    },
    "training_targets": {
      "index": "7",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "training_targets",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top backprop -name backprop",
      "set_directive_top backprop -name backprop"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "backprop"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "0.1",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "31445472"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "backprop",
    "Version": "1.0",
    "DisplayName": "Backprop",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_backprop_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/CCode_backprop\/local_support.c",
      "..\/..\/..\/CCode_backprop\/backprop.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/backprop_activations1.vhd",
      "impl\/vhdl\/backprop_BUS_A_s_axi.vhd",
      "impl\/vhdl\/backprop_dacc_64ns_64ns_1ns_64_4_med_dsp_1.vhd",
      "impl\/vhdl\/backprop_dactivations1.vhd",
      "impl\/vhdl\/backprop_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/backprop_dadddsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/backprop_ddiv_64ns_64ns_64_31_no_dsp_1.vhd",
      "impl\/vhdl\/backprop_delta_weights1.vhd",
      "impl\/vhdl\/backprop_delta_weights2.vhd",
      "impl\/vhdl\/backprop_delta_weights3.vhd",
      "impl\/vhdl\/backprop_dexp_64ns_64ns_64_15_full_dsp_1.vhd",
      "impl\/vhdl\/backprop_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/backprop_dsqrt_64ns_64ns_64_30_no_dsp_1.vhd",
      "impl\/vhdl\/backprop_dsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/backprop_mux_32_64_1_1.vhd",
      "impl\/vhdl\/backprop_oracle_activations1.vhd",
      "impl\/vhdl\/backprop_update_weights_1.vhd",
      "impl\/vhdl\/backprop.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/backprop_activations1.v",
      "impl\/verilog\/backprop_BUS_A_s_axi.v",
      "impl\/verilog\/backprop_dacc_64ns_64ns_1ns_64_4_med_dsp_1.v",
      "impl\/verilog\/backprop_dactivations1.v",
      "impl\/verilog\/backprop_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/backprop_dadddsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/backprop_ddiv_64ns_64ns_64_31_no_dsp_1.v",
      "impl\/verilog\/backprop_delta_weights1.v",
      "impl\/verilog\/backprop_delta_weights2.v",
      "impl\/verilog\/backprop_delta_weights3.v",
      "impl\/verilog\/backprop_dexp_64ns_64ns_64_15_full_dsp_1.v",
      "impl\/verilog\/backprop_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/backprop_dsqrt_64ns_64ns_64_30_no_dsp_1.v",
      "impl\/verilog\/backprop_dsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/backprop_mux_32_64_1_1.v",
      "impl\/verilog\/backprop_oracle_activations1.v",
      "impl\/verilog\/backprop_update_weights_1.v",
      "impl\/verilog\/backprop.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/backprop_v1_0\/data\/backprop.mdd",
      "impl\/misc\/drivers\/backprop_v1_0\/data\/backprop.tcl",
      "impl\/misc\/drivers\/backprop_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/backprop_v1_0\/src\/xbackprop.c",
      "impl\/misc\/drivers\/backprop_v1_0\/src\/xbackprop.h",
      "impl\/misc\/drivers\/backprop_v1_0\/src\/xbackprop_hw.h",
      "impl\/misc\/drivers\/backprop_v1_0\/src\/xbackprop_linux.c",
      "impl\/misc\/drivers\/backprop_v1_0\/src\/xbackprop_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/backprop_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/backprop_ap_dadddsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/backprop_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/backprop_ap_dexp_13_full_dsp_64_ip.tcl",
      "impl\/misc\/backprop_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/backprop_ap_dsqrt_28_no_dsp_64_ip.tcl",
      "impl\/misc\/backprop_ap_dsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/DAcc_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/backprop.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/aamalik3\/Desktop\/GitHub\/Scheduling-PR\/IPs\/backprop\/backprop_HLS_2\/backprop_HLS_2\/backprop_HLS_2\/.debug\/backprop.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "backprop_ap_dadd_3_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "backprop_ap_dadddsub_3_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_dadddsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "backprop_ap_ddiv_29_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "backprop_ap_dexp_13_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 13 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_dexp_13_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "backprop_ap_dmul_4_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "backprop_ap_dsqrt_28_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_dsqrt_28_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "backprop_ap_dsub_3_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backprop_ap_dsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "DAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETN true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Double CONFIG.C_A_Exponent_Width 11 CONFIG.C_A_Fraction_Width 53 CONFIG.Result_Precision_Type Double CONFIG.C_Result_Exponent_Width 11 CONFIG.C_Result_Fraction_Width 53 CONFIG.C_Mult_Usage Medium_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 3 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS_A",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_BUS_A": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "17",
      "portPrefix": "s_axi_BUS_A_",
      "paramPrefix": "C_S_AXI_BUS_A_",
      "ports": [
        "s_axi_BUS_A_ARADDR",
        "s_axi_BUS_A_ARREADY",
        "s_axi_BUS_A_ARVALID",
        "s_axi_BUS_A_AWADDR",
        "s_axi_BUS_A_AWREADY",
        "s_axi_BUS_A_AWVALID",
        "s_axi_BUS_A_BREADY",
        "s_axi_BUS_A_BRESP",
        "s_axi_BUS_A_BVALID",
        "s_axi_BUS_A_RDATA",
        "s_axi_BUS_A_RREADY",
        "s_axi_BUS_A_RRESP",
        "s_axi_BUS_A_RVALID",
        "s_axi_BUS_A_WDATA",
        "s_axi_BUS_A_WREADY",
        "s_axi_BUS_A_WSTRB",
        "s_axi_BUS_A_WVALID"
      ],
      "memories": {
        "biases3": {
          "offset": "32",
          "range": "32"
        },
        "biases1": {
          "offset": "512",
          "range": "512"
        },
        "biases2": {
          "offset": "1024",
          "range": "512"
        },
        "weights3": {
          "offset": "2048",
          "range": "2048"
        },
        "training_targets": {
          "offset": "4096",
          "range": "4096"
        },
        "weights1": {
          "offset": "8192",
          "range": "8192"
        },
        "weights2": {
          "offset": "32768",
          "range": "32768"
        },
        "training_data": {
          "offset": "65536",
          "range": "32768"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "8192",
          "argName": "weights1"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_BUS_A_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_AWADDR": {
      "dir": "in",
      "width": "17"
    },
    "s_axi_BUS_A_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_A_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_A_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_ARADDR": {
      "dir": "in",
      "width": "17"
    },
    "s_axi_BUS_A_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_A_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_A_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "backprop",
      "Instances": [{
          "ModuleName": "update_weights_1",
          "InstanceName": "grp_update_weights_1_fu_6299"
        }]
    },
    "Info": {
      "update_weights_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backprop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "update_weights_1": {
        "Latency": {
          "LatencyBest": "179138",
          "LatencyAvg": "179138",
          "LatencyWorst": "179138",
          "PipelineII": "179138",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "10.952"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_163_1_VITIS_LOOP_164_2",
            "TripCount": "832",
            "Latency": "3346",
            "PipelineII": "4",
            "PipelineDepth": "23"
          },
          {
            "Name": "VITIS_LOOP_169_3",
            "TripCount": "64",
            "Latency": "148",
            "PipelineII": "2",
            "PipelineDepth": "23"
          },
          {
            "Name": "VITIS_LOOP_177_4_VITIS_LOOP_178_5",
            "TripCount": "832",
            "Latency": "26625",
            "PipelineII": "32",
            "PipelineDepth": "34"
          },
          {
            "Name": "VITIS_LOOP_182_6",
            "TripCount": "64",
            "Latency": "159",
            "PipelineII": "2",
            "PipelineDepth": "34"
          },
          {
            "Name": "VITIS_LOOP_189_7_VITIS_LOOP_190_8",
            "TripCount": "4096",
            "Latency": "16402",
            "PipelineII": "4",
            "PipelineDepth": "23"
          },
          {
            "Name": "VITIS_LOOP_195_9",
            "TripCount": "64",
            "Latency": "148",
            "PipelineII": "2",
            "PipelineDepth": "23"
          },
          {
            "Name": "VITIS_LOOP_203_10_VITIS_LOOP_204_11",
            "TripCount": "4096",
            "Latency": "131073",
            "PipelineII": "32",
            "PipelineDepth": "34"
          },
          {
            "Name": "VITIS_LOOP_208_12",
            "TripCount": "64",
            "Latency": "159",
            "PipelineII": "2",
            "PipelineDepth": "34"
          },
          {
            "Name": "VITIS_LOOP_215_13_VITIS_LOOP_216_14",
            "TripCount": "192",
            "Latency": "404",
            "PipelineII": "2",
            "PipelineDepth": "23"
          },
          {
            "Name": "VITIS_LOOP_221_15",
            "TripCount": "3",
            "Latency": "24",
            "PipelineII": "2",
            "PipelineDepth": "21"
          },
          {
            "Name": "VITIS_LOOP_229_16_VITIS_LOOP_230_17",
            "TripCount": "192",
            "Latency": "415",
            "PipelineII": "2",
            "PipelineDepth": "34"
          },
          {
            "Name": "VITIS_LOOP_234_18",
            "TripCount": "3",
            "Latency": "37",
            "PipelineII": "2",
            "PipelineDepth": "34"
          }
        ],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "6285",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "10765",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backprop": {
        "Latency": {
          "LatencyBest": "31445472",
          "LatencyAvg": "31445472",
          "LatencyWorst": "31445472",
          "PipelineII": "31445473",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "12.658"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_275_1",
            "TripCount": "163",
            "Latency": "31445471",
            "PipelineII": "",
            "PipelineDepth": "192917",
            "Loops": [
              {
                "Name": "VITIS_LOOP_276_2",
                "TripCount": "64",
                "Latency": "64",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_38_1",
                "TripCount": "64",
                "Latency": "892",
                "PipelineII": "13",
                "PipelineDepth": "74"
              },
              {
                "Name": "VITIS_LOOP_28_1",
                "TripCount": "64",
                "Latency": "70",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_18_1",
                "TripCount": "64",
                "Latency": "116",
                "PipelineII": "1",
                "PipelineDepth": "54"
              },
              {
                "Name": "VITIS_LOOP_52_1",
                "TripCount": "64",
                "Latency": "4360",
                "PipelineII": "64",
                "PipelineDepth": "329"
              },
              {
                "Name": "VITIS_LOOP_28_1",
                "TripCount": "64",
                "Latency": "70",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_18_1",
                "TripCount": "64",
                "Latency": "116",
                "PipelineII": "1",
                "PipelineDepth": "54"
              },
              {
                "Name": "VITIS_LOOP_66_1",
                "TripCount": "3",
                "Latency": "456",
                "PipelineII": "64",
                "PipelineDepth": "328"
              },
              {
                "Name": "VITIS_LOOP_28_1",
                "TripCount": "3",
                "Latency": "19",
                "PipelineII": "6",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_18_1",
                "TripCount": "3",
                "Latency": "156",
                "PipelineII": "52",
                "PipelineDepth": "53"
              },
              {
                "Name": "VITIS_LOOP_8_1",
                "TripCount": "3",
                "Latency": "21",
                "PipelineII": "1",
                "PipelineDepth": "20"
              },
              {
                "Name": "VITIS_LOOP_11_2",
                "TripCount": "3",
                "Latency": "48",
                "PipelineII": "1",
                "PipelineDepth": "47"
              },
              {
                "Name": "VITIS_LOOP_80_1",
                "TripCount": "3",
                "Latency": "14",
                "PipelineII": "1",
                "PipelineDepth": "13"
              },
              {
                "Name": "VITIS_LOOP_89_1",
                "TripCount": "64",
                "Latency": "135",
                "PipelineII": "2",
                "PipelineDepth": "10"
              },
              {
                "Name": "VITIS_LOOP_101_1",
                "TripCount": "64",
                "Latency": "218",
                "PipelineII": "3",
                "PipelineDepth": "30"
              },
              {
                "Name": "VITIS_LOOP_114_1",
                "TripCount": "64",
                "Latency": "2055",
                "PipelineII": "32",
                "PipelineDepth": "40"
              },
              {
                "Name": "VITIS_LOOP_126_1",
                "TripCount": "64",
                "Latency": "4366",
                "PipelineII": "64",
                "PipelineDepth": "335"
              },
              {
                "Name": "VITIS_LOOP_139_1",
                "TripCount": "13",
                "Latency": "424",
                "PipelineII": "32",
                "PipelineDepth": "40"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "100",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "35",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "43376",
          "AVAIL_FF": "106400",
          "UTIL_FF": "40",
          "LUT": "37005",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "69",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-02 14:22:37 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
