INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carrylookaheadadder/carrylookaheadadder.srcs/sources_1/new/CLA_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carrylookaheadadder/carrylookaheadadder.srcs/sim_1/new/adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_TB
