[   10.743085] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.163872] RTW: start auth
[   11.168486] RTW: auth success, start assoc
[   11.173678] RTW: assoc success
[   11.174764] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.175310] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.175322] RTW: mac_id : 0
[   11.175327] RTW: wireless_mode : 0x0b
[   11.175332] RTW: mimo_type : 0
[   11.175338] RTW: static smps : N
[   11.175344] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.175350] RTW: rate_id : 3
[   11.175356] RTW: rssi : -1 (%), rssi_level : 0
[   11.175362] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.175368] RTW: disable_ra : N, disable_pt : N
[   11.175374] RTW: is_noisy : N
[   11.175379] RTW: txrx_state : 0
[   11.175386] RTW: curr_tx_rate : CCK_1M (L)
[   11.175391] RTW: curr_tx_bw : 20MHz
[   11.175396] RTW: curr_retry_ratio : 0
[   11.175402] RTW: ra_mask : 0x00000000000fffff
[   11.175402] 
[   11.177988] RTW: recv eapol packet 1/4
[   11.179260] RTW: send eapol packet 2/4
[   11.184589] RTW: recv eapol packet 3/4
[   11.184942] RTW: send eapol packet 4/4
[   11.186116] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.186412] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.826064] codec_codec_ctl: set repaly channel...
[   13.826102] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.826108] codec_codec_ctl: set sample rate...
[   13.826193] codec_codec_ctl: set device...
[   14.059167] codec_set_device: set device: speaker...
[   29.365205] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   29.367696] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   29.367715] *** PROBE: ISP device allocated successfully: 811cc000 ***
[   29.367731] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   29.367736] *** PROBE: ISP device mutex and spinlock initialized ***
[   29.367743] *** PROBE: Event callback structure initialized at 0x846b0e80 (offset 0xc from isp_dev) ***
[   29.367753] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   29.367761] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   29.367767] *** PROBE: Platform data: c06b77a0 ***
[   29.367772] *** PROBE: Platform data validation passed ***
[   29.367777] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   29.367783] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   29.367789] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   29.367795] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   29.367800] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   29.386876] All ISP subdev platform drivers registered successfully
[   29.390289] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   29.390303] *** Registering platform device 0 from platform data ***
[   29.397039] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   29.397055] *** tx_isp_subdev_init: pdev=c06b7480, sd=85215c00, ops=c06b7aa0 ***
[   29.397061] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.397068] *** tx_isp_subdev_init: ops=c06b7aa0, ops->core=c06b7ad4 ***
[   29.397074] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   29.397081] *** tx_isp_subdev_init: Set sd->dev=c06b7490, sd->pdev=c06b7480 ***
[   29.397087] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   29.397093] tx_isp_module_init: Module initialized for isp-w00
[   29.397099] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.397105] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   29.397112] tx_isp_subdev_init: platform_get_resource returned c06b7578 for device isp-w00
[   29.397120] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   29.397129] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.397135] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   29.397143] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7480, sd=85215c00, ourISPdev=811cc000 ***
[   29.397149] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=811cc000 ***
[   29.397155] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   29.397161] *** DEBUG: About to check device name matches ***
[   29.397167] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   29.397173] *** LINKED CSI device: 85215c00, regs: b0022000 ***
[   29.397180] *** CSI PROBE: Set dev_priv to csi_dev 85215c00 AFTER subdev_init ***
[   29.397186] *** CSI PROBE: Set host_priv to csi_dev 85215c00 AFTER subdev_init ***
[   29.397192] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   29.397199] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.397218] *** Platform device 0 (isp-w00) registered successfully ***
[   29.397224] *** Registering platform device 1 from platform data ***
[   29.399442] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   29.399457] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   29.399463] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   29.399469] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   29.399476] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   29.399482] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   29.399487] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   29.399493] *** VIC will operate in FULL mode with complete buffer operations ***
[   29.399499] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   29.399505] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   29.399511] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   29.399517] *** VIC PROBE: Stored vic_dev pointer 80540000 in subdev dev_priv ***
[   29.399524] *** VIC PROBE: Set host_priv to vic_dev 80540000 for Binary Ninja compatibility ***
[   29.399530] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   29.399537] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   29.399545] *** tx_isp_subdev_init: pdev=c06b7598, sd=80540000, ops=c06b7a20 ***
[   29.399551] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.399557] *** tx_isp_subdev_init: ops=c06b7a20, ops->core=c06b7a3c ***
[   29.399563] *** tx_isp_subdev_init: ops->core->init=c0682a48 ***
[   29.399570] *** tx_isp_subdev_init: Set sd->dev=c06b75a8, sd->pdev=c06b7598 ***
[   29.399577] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   29.399583] tx_isp_module_init: Module initialized for isp-w02
[   29.399589] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.399597] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   29.399603] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   29.399613] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06757d0, thread=c0668584, flags=0x80, name=isp-w02, dev_id=811cc000) ***
[   29.399621] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06757d0, thread=c0668584 ***
[   29.402430] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.402441] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   29.402449] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   29.402457] tx_isp_subdev_init: platform_get_resource returned c06b7690 for device isp-w02
[   29.402465] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   29.402474] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.402480] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   29.402488] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7598, sd=80540000, ourISPdev=811cc000 ***
[   29.402495] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=811cc000 ***
[   29.402501] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   29.402506] *** DEBUG: About to check device name matches ***
[   29.402511] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   29.402517] *** DEBUG: Retrieved vic_dev from subdev data: 80540000 ***
[   29.402524] *** DEBUG: About to set ourISPdev->vic_dev = 80540000 ***
[   29.402529] *** DEBUG: ourISPdev before linking: 811cc000 ***
[   29.402535] *** DEBUG: ourISPdev->vic_dev set to: 80540000 ***
[   29.402541] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   29.402547] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   29.402553] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   29.402560] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.402565] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   29.402571] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   29.402577] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   29.402598] *** Platform device 1 (isp-w02) registered successfully ***
[   29.402605] *** Registering platform device 2 from platform data ***
[   29.405626] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   29.405641] *** tx_isp_subdev_init: pdev=c06b73a8, sd=84cdb000, ops=c06b8904 ***
[   29.405648] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.405655] *** tx_isp_subdev_init: ops=c06b8904, ops->core=c06b8924 ***
[   29.405661] *** tx_isp_subdev_init: ops->core->init=c068f188 ***
[   29.405667] *** tx_isp_subdev_init: Set sd->dev=c06b73b8, sd->pdev=c06b73a8 ***
[   29.405673] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8904 ***
[   29.405681] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7aa0 ***
[   29.405687] tx_isp_module_init: Module initialized for isp-w01
[   29.405692] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.405701] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b73a8, sd=84cdb000, ourISPdev=811cc000 ***
[   29.405707] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=811cc000 ***
[   29.405713] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   29.405718] *** DEBUG: About to check device name matches ***
[   29.405724] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   29.405729] *** LINKED VIN device: 84cdb000 ***
[   29.405737] *** VIN SUBDEV OPS CONFIGURED: core=c06b8924, video=c06b8918, s_stream=c068f380 ***
[   29.405744] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   29.405750] *** VIN PROBE: Set dev_priv to vin_dev 84cdb000 AFTER subdev_init ***
[   29.405756] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.405775] *** Platform device 2 (isp-w01) registered successfully ***
[   29.405781] *** Registering platform device 3 from platform data ***
[   29.408269] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   29.408285] *** tx_isp_subdev_init: pdev=c06b7268, sd=84ceac00, ops=c06b7b54 ***
[   29.408291] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.408298] *** tx_isp_subdev_init: ops=c06b7b54, ops->core=c06be9dc ***
[   29.408303] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.408310] *** tx_isp_subdev_init: Set sd->dev=c06b7278, sd->pdev=c06b7268 ***
[   29.408317] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7b54 ***
[   29.408323] *** tx_isp_subdev_init: ops->sensor=c06be9d0, csi_subdev_ops=c06b7aa0 ***
[   29.408329] tx_isp_module_init: Module initialized for isp-fs
[   29.408335] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.408341] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   29.408348] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   29.408354] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   29.408361] *** FS PROBE: Set dev_priv to fs_dev 84ceac00 AFTER subdev_init ***
[   29.408367] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   29.408386] *** Platform device 3 (isp-fs) registered successfully ***
[   29.408393] *** Registering platform device 4 from platform data ***
[   29.417400] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   29.417414] *** tx_isp_create_core_device: Creating ISP core device ***
[   29.417423] *** tx_isp_create_core_device: Core device created successfully: 80540400 ***
[   29.417429] *** CORE PROBE: Set dev_priv to core_dev 80540400 ***
[   29.417435] *** CORE PROBE: Set host_priv to core_dev 80540400 - PREVENTS BadVA CRASH ***
[   29.417443] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   29.417450] *** tx_isp_subdev_init: pdev=c06b7130, sd=80540400, ops=c06b7858 ***
[   29.417456] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.417463] *** tx_isp_subdev_init: ops=c06b7858, ops->core=c06b7884 ***
[   29.417469] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.417475] *** tx_isp_subdev_init: Set sd->dev=c06b7140, sd->pdev=c06b7130 ***
[   29.417482] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   29.417488] tx_isp_module_init: Module initialized for isp-m0
[   29.417493] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.417501] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   29.417508] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   29.417518] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06757d0, thread=c0668584, flags=0x80, name=isp-m0, dev_id=811cc000) ***
[   29.417527] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06757d0, thread=c0668584 ***
[   29.419271] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.419282] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   29.419289] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   29.419297] tx_isp_subdev_init: platform_get_resource returned c06b7230 for device isp-m0
[   29.419305] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   29.419315] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.419321] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   29.419329] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7130, sd=80540400, ourISPdev=811cc000 ***
[   29.419337] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=811cc000 ***
[   29.419342] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   29.419347] *** DEBUG: About to check device name matches ***
[   29.419354] *** DEBUG: CORE device name matched! Setting up Core device ***
[   29.419360] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   29.419368] *** tx_isp_link_core_device: Linking core device 80540400 to ISP device 811cc000 ***
[   29.419373] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.419380] *** Core subdev already registered at slot 3: 80540400 ***
[   29.419386] *** LINKED CORE device: 80540400 ***
[   29.419391] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   29.419397] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   29.419403] *** tx_isp_core_device_init: Initializing core device: 80540400 ***
[   29.419415] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   29.419420] *** tx_isp_core_device_init: Core device initialized successfully ***
[   29.419425] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   29.419433] *** tx_isp_link_core_device: Linking core device 80540400 to ISP device 811cc000 ***
[   29.419438] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.419445] *** Core subdev already registered at slot 3: 80540400 ***
[   29.419458] *** tx_isp_core_probe: Assigned frame_channels=80540800 to core_dev ***
[   29.419464] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   29.419469] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   29.419475] *** tx_isp_core_probe: Calling sensor_early_init ***
[   29.419481] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   29.419486] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   29.419491] *** tx_isp_core_probe: Core device setup complete ***
[   29.419497] ***   - Core device: 80540400 ***
[   29.419503] ***   - Channel count: 6 ***
[   29.419508] ***   - Linked to ISP device: 811cc000 ***
[   29.419513] *** tx_isp_core_probe: Initializing core tuning system ***
[   29.419519] isp_core_tuning_init: Initializing tuning data structure
[   29.419531] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   29.419537] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.419543] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.419548] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   29.419553] *** tx_isp_core_probe: Set platform driver data ***
[   29.419559] *** tx_isp_core_probe: Set global core device reference ***
[   29.419564] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   29.419569] ***   - Core device: 80540400 ***
[   29.419575] ***   - Tuning device: 84d56000 ***
[   29.419580] *** tx_isp_core_probe: Creating frame channel devices ***
[   29.419585] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   29.420704] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   29.423240] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   29.429383] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   29.431941] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   29.431952] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   29.431957] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   29.431963] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   29.431969] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.431977] tisp_code_create_tuning_node: Allocated dynamic major 251
[   29.439409] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   29.439420] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   29.439425] *** tx_isp_core_probe: Core probe completed successfully ***
[   29.439447] *** Platform device 4 (isp-m0) registered successfully ***
[   29.439453] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   29.439475] *** Created /proc/jz/isp directory ***
[   29.439483] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   29.439492] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   29.439499] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   29.439505] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684c14 ***
[   29.439513] *** PROC ENTRY FIX: Using ISP device 811cc000 instead of VIC device 80540000 for isp-w02 ***
[   29.439522] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   29.439529] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   29.439537] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   29.439546] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   29.439555] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   29.439561] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   29.439566] *** Misc device registration handled via main tx-isp device ***
[   29.439571] *** Misc device registration handled via main tx-isp device ***
[   29.439577] *** Misc device registration handled via main tx-isp device ***
[   29.439582] *** Misc device registration handled via main tx-isp device ***
[   29.439587] *** Misc device registration handled via main tx-isp device ***
[   29.439593] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   29.439601] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   29.439609] *** Frame channel 1 initialized: 640x360, state=2 ***
[   29.439615] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   29.439621] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80540000 ***
[   29.439627] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   29.439632] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   29.439639] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   29.439646] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   29.439651] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   29.439657] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   29.439662] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   29.439667] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   29.439673] *** PROBE: Binary Ninja reference implementation complete ***
[   29.446069] *** tx_isp_init: Platform device and driver registered successfully ***
[   30.266486] === gc2053 SENSOR MODULE INIT ===
[   30.274789] gc2053 I2C driver registered, waiting for device creation by ISP
[   32.420651] ISP opened successfully
[   32.420986] ISP IOCTL: cmd=0x805056c1 arg=0x77334d60
[   32.421000] subdev_sensor_ops_ioctl: cmd=0x2000000
[   32.421006] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   32.421012] *** Creating I2C sensor device on adapter 0 ***
[   32.421020] *** Creating I2C device: gc2053 at 0x37 ***
[   32.421025] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   32.421033] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   32.421039] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   32.432027] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   32.432336] === GC2053 SENSOR PROBE START ===
[   32.432353] sensor_probe: client=854d2c00, addr=0x37, adapter=84074c10 (i2c0)
[   32.432358] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   32.432364] Requesting reset GPIO 18
[   32.432373] GPIO reset sequence: HIGH -> LOW -> HIGH
[   32.659153] GPIO reset sequence completed successfully
[   32.659165] === GPIO INITIALIZATION COMPLETE ===
[   32.659176] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   32.659191] sensor_probe: data_interface=1, sensor_max_fps=30
[   32.659197] sensor_probe: MIPI 30fps
[   32.659204] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   32.659211] *** tx_isp_subdev_init: pdev=c06e1168, sd=80533c00, ops=c06e1248 ***
[   32.659217] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   32.659225] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   32.659231] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   32.659237] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   32.659244] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   32.659250] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   32.659257] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=80533c00 ***
[   32.659264] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   32.659269] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   32.659275] tx_isp_module_init: Module initialized for (null)
[   32.659281] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   32.659289] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=80533c00, ourISPdev=811cc000 ***
[   32.659297] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=811cc000 ***
[   32.659302] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   32.659307] *** DEBUG: About to check device name matches ***
[   32.659315] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   32.659321] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   32.659327] *** SENSOR subdev: 80533c00, ops: c06e1248 ***
[   32.659333] *** SENSOR ops->sensor: c06e125c ***
[   32.659339] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   32.659344] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   32.659418] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.659427] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   32.659433] sensor_probe: I2C client association complete
[   32.659441]   sd=80533c00, client=854d2c00, addr=0x37, adapter=i2c0
[   32.659447] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   32.659455] sensor_read: reg=0xf0, client=854d2c00, adapter=i2c0, addr=0x37
[   32.659952] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   32.659959] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   32.659965] *** SUCCESS: I2C communication working after GPIO reset! ***
[   32.659973] sensor_read: reg=0xf1, client=854d2c00, adapter=i2c0, addr=0x37
[   32.660459] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   32.660466] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   32.660471] === I2C COMMUNICATION TEST COMPLETE ===
[   32.660479] Registering gc2053 with ISP framework (sd=80533c00, sensor=80533c00)
[   32.660485] gc2053 registered with ISP framework successfully
[   32.660506] *** MIPS-SAFE: I2C device created successfully at 0x854d2c00 ***
[   32.660514] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   32.660520] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   32.660527] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   32.660533] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   32.660569] ISP IOCTL: cmd=0xc050561a arg=0x7fe41088
[   32.660577] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   32.660583] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   32.660591] ISP IOCTL: cmd=0xc050561a arg=0x7fe41088
[   32.660597] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   32.660603] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   32.660611] ISP IOCTL: cmd=0xc0045627 arg=0x7fe410e0
[   32.660621] ISP IOCTL: cmd=0x800856d5 arg=0x7fe410d8
[   32.660627] TX_ISP_GET_BUF: IOCTL handler called
[   32.660633] TX_ISP_GET_BUF: core_dev=80540400, isp_dev=811cc000
[   32.660639] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   32.660647] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.402535] *** DEBUG: ourISPdev->vic_dev set to: 80540000 ***
[   29.402541] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   29.402547] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   29.402553] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   29.402560] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.402565] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   29.402571] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   29.402577] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   29.402598] *** Platform device 1 (isp-w02) registered successfully ***
[   29.402605] *** Registering platform device 2 from platform data ***
[   29.405626] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   29.405641] *** tx_isp_subdev_init: pdev=c06b73a8, sd=84cdb000, ops=c06b8904 ***
[   29.405648] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.405655] *** tx_isp_subdev_init: ops=c06b8904, ops->core=c06b8924 ***
[   29.405661] *** tx_isp_subdev_init: ops->core->init=c068f188 ***
[   29.405667] *** tx_isp_subdev_init: Set sd->dev=c06b73b8, sd->pdev=c06b73a8 ***
[   29.405673] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8904 ***
[   29.405681] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7aa0 ***
[   29.405687] tx_isp_module_init: Module initialized for isp-w01
[   29.405692] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.405701] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b73a8, sd=84cdb000, ourISPdev=811cc000 ***
[   29.405707] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=811cc000 ***
[   29.405713] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   29.405718] *** DEBUG: About to check device name matches ***
[   29.405724] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   29.405729] *** LINKED VIN device: 84cdb000 ***
[   29.405737] *** VIN SUBDEV OPS CONFIGURED: core=c06b8924, video=c06b8918, s_stream=c068f380 ***
[   29.405744] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   29.405750] *** VIN PROBE: Set dev_priv to vin_dev 84cdb000 AFTER subdev_init ***
[   29.405756] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.405775] *** Platform device 2 (isp-w01) registered successfully ***
[   29.405781] *** Registering platform device 3 from platform data ***
[   29.408269] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   29.408285] *** tx_isp_subdev_init: pdev=c06b7268, sd=84ceac00, ops=c06b7b54 ***
[   29.408291] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.408298] *** tx_isp_subdev_init: ops=c06b7b54, ops->core=c06be9dc ***
[   29.408303] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.408310] *** tx_isp_subdev_init: Set sd->dev=c06b7278, sd->pdev=c06b7268 ***
[   29.408317] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7b54 ***
[   29.408323] *** tx_isp_subdev_init: ops->sensor=c06be9d0, csi_subdev_ops=c06b7aa0 ***
[   29.408329] tx_isp_module_init: Module initialized for isp-fs
[   29.408335] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.408341] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   29.408348] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   29.408354] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   29.408361] *** FS PROBE: Set dev_priv to fs_dev 84ceac00 AFTER subdev_init ***
[   29.408367] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   29.408386] *** Platform device 3 (isp-fs) registered successfully ***
[   29.408393] *** Registering platform device 4 from platform data ***
[   29.417400] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   29.417414] *** tx_isp_create_core_device: Creating ISP core device ***
[   29.417423] *** tx_isp_create_core_device: Core device created successfully: 80540400 ***
[   29.417429] *** CORE PROBE: Set dev_priv to core_dev 80540400 ***
[   29.417435] *** CORE PROBE: Set host_priv to core_dev 80540400 - PREVENTS BadVA CRASH ***
[   29.417443] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   29.417450] *** tx_isp_subdev_init: pdev=c06b7130, sd=80540400, ops=c06b7858 ***
[   29.417456] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   29.417463] *** tx_isp_subdev_init: ops=c06b7858, ops->core=c06b7884 ***
[   29.417469] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.417475] *** tx_isp_subdev_init: Set sd->dev=c06b7140, sd->pdev=c06b7130 ***
[   29.417482] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   29.417488] tx_isp_module_init: Module initialized for isp-m0
[   29.417493] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.417501] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   29.417508] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   29.417518] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06757d0, thread=c0668584, flags=0x80, name=isp-m0, dev_id=811cc000) ***
[   29.417527] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06757d0, thread=c0668584 ***
[   29.419271] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.419282] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   29.419289] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   29.419297] tx_isp_subdev_init: platform_get_resource returned c06b7230 for device isp-m0
[   29.419305] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   29.419315] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.419321] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   29.419329] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7130, sd=80540400, ourISPdev=811cc000 ***
[   29.419337] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=811cc000 ***
[   29.419342] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   29.419347] *** DEBUG: About to check device name matches ***
[   29.419354] *** DEBUG: CORE device name matched! Setting up Core device ***
[   29.419360] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   29.419368] *** tx_isp_link_core_device: Linking core device 80540400 to ISP device 811cc000 ***
[   29.419373] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.419380] *** Core subdev already registered at slot 3: 80540400 ***
[   29.419386] *** LINKED CORE device: 80540400 ***
[   29.419391] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   29.419397] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   29.419403] *** tx_isp_core_device_init: Initializing core device: 80540400 ***
[   29.419415] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   29.419420] *** tx_isp_core_device_init: Core device initialized successfully ***
[   29.419425] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   29.419433] *** tx_isp_link_core_device: Linking core device 80540400 to ISP device 811cc000 ***
[   29.419438] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.419445] *** Core subdev already registered at slot 3: 80540400 ***
[   29.419458] *** tx_isp_core_probe: Assigned frame_channels=80540800 to core_dev ***
[   29.419464] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   29.419469] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   29.419475] *** tx_isp_core_probe: Calling sensor_early_init ***
[   29.419481] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   29.419486] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   29.419491] *** tx_isp_core_probe: Core device setup complete ***
[   29.419497] ***   - Core device: 80540400 ***
[   29.419503] ***   - Channel count: 6 ***
[   29.419508] ***   - Linked to ISP device: 811cc000 ***
[   29.419513] *** tx_isp_core_probe: Initializing core tuning system ***
[   29.419519] isp_core_tuning_init: Initializing tuning data structure
[   29.419531] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   29.419537] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.419543] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.419548] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   29.419553] *** tx_isp_core_probe: Set platform driver data ***
[   29.419559] *** tx_isp_core_probe: Set global core device reference ***
[   29.419564] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   29.419569] ***   - Core device: 80540400 ***
[   29.419575] ***   - Tuning device: 84d56000 ***
[   29.419580] *** tx_isp_core_probe: Creating frame channel devices ***
[   29.419585] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   29.420704] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   29.423240] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   29.429383] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   29.431941] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   29.431952] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   29.431957] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   29.431963] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   29.431969] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.431977] tisp_code_create_tuning_node: Allocated dynamic major 251
[   29.439409] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   29.439420] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   29.439425] *** tx_isp_core_probe: Core probe completed successfully ***
[   29.439447] *** Platform device 4 (isp-m0) registered successfully ***
[   29.439453] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   29.439475] *** Created /proc/jz/isp directory ***
[   29.439483] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   29.439492] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   29.439499] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   29.439505] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684c14 ***
[   29.439513] *** PROC ENTRY FIX: Using ISP device 811cc000 instead of VIC device 80540000 for isp-w02 ***
[   29.439522] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   29.439529] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   29.439537] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   29.439546] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   29.439555] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   29.439561] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   29.439566] *** Misc device registration handled via main tx-isp device ***
[   29.439571] *** Misc device registration handled via main tx-isp device ***
[   29.439577] *** Misc device registration handled via main tx-isp device ***
[   29.439582] *** Misc device registration handled via main tx-isp device ***
[   29.439587] *** Misc device registration handled via main tx-isp device ***
[   29.439593] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   29.439601] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   29.439609] *** Frame channel 1 initialized: 640x360, state=2 ***
[   29.439615] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   29.439621] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80540000 ***
[   29.439627] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   29.439632] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   29.439639] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   29.439646] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   29.439651] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   29.439657] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   29.439662] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   29.439667] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   29.439673] *** PROBE: Binary Ninja reference implementation complete ***
[   29.446069] *** tx_isp_init: Platform device and driver registered successfully ***
[   30.266486] === gc2053 SENSOR MODULE INIT ===
[   30.274789] gc2053 I2C driver registered, waiting for device creation by ISP
[   32.420651] ISP opened successfully
[   32.420986] ISP IOCTL: cmd=0x805056c1 arg=0x77334d60
[   32.421000] subdev_sensor_ops_ioctl: cmd=0x2000000
[   32.421006] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   32.421012] *** Creating I2C sensor device on adapter 0 ***
[   32.421020] *** Creating I2C device: gc2053 at 0x37 ***
[   32.421025] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   32.421033] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   32.421039] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   32.432027] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   32.432336] === GC2053 SENSOR PROBE START ===
[   32.432353] sensor_probe: client=854d2c00, addr=0x37, adapter=84074c10 (i2c0)
[   32.432358] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   32.432364] Requesting reset GPIO 18
[   32.432373] GPIO reset sequence: HIGH -> LOW -> HIGH
[   32.659153] GPIO reset sequence completed successfully
[   32.659165] === GPIO INITIALIZATION COMPLETE ===
[   32.659176] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   32.659191] sensor_probe: data_interface=1, sensor_max_fps=30
[   32.659197] sensor_probe: MIPI 30fps
[   32.659204] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   32.659211] *** tx_isp_subdev_init: pdev=c06e1168, sd=80533c00, ops=c06e1248 ***
[   32.659217] *** tx_isp_subdev_init: ourISPdev=811cc000 ***
[   32.659225] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   32.659231] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   32.659237] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   32.659244] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   32.659250] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   32.659257] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=80533c00 ***
[   32.659264] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   32.659269] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   32.659275] tx_isp_module_init: Module initialized for (null)
[   32.659281] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   32.659289] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=80533c00, ourISPdev=811cc000 ***
[   32.659297] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=811cc000 ***
[   32.659302] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   32.659307] *** DEBUG: About to check device name matches ***
[   32.659315] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   32.659321] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   32.659327] *** SENSOR subdev: 80533c00, ops: c06e1248 ***
[   32.659333] *** SENSOR ops->sensor: c06e125c ***
[   32.659339] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   32.659344] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   32.659418] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.659427] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   32.659433] sensor_probe: I2C client association complete
[   32.659441]   sd=80533c00, client=854d2c00, addr=0x37, adapter=i2c0
[   32.659447] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   32.659455] sensor_read: reg=0xf0, client=854d2c00, adapter=i2c0, addr=0x37
[   32.659952] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   32.659959] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   32.659965] *** SUCCESS: I2C communication working after GPIO reset! ***
[   32.659973] sensor_read: reg=0xf1, client=854d2c00, adapter=i2c0, addr=0x37
[   32.660459] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   32.660466] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   32.660471] === I2C COMMUNICATION TEST COMPLETE ===
[   32.660479] Registering gc2053 with ISP framework (sd=80533c00, sensor=80533c00)
[   32.660485] gc2053 registered with ISP framework successfully
[   32.660506] *** MIPS-SAFE: I2C device created successfully at 0x854d2c00 ***
[   32.660514] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   32.660520] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   32.660527] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   32.660533] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   32.660569] ISP IOCTL: cmd=0xc050561a arg=0x7fe41088
[   32.660577] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   32.660583] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   32.660591] ISP IOCTL: cmd=0xc050561a arg=0x7fe41088
[   32.660597] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   32.660603] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   32.660611] ISP IOCTL: cmd=0xc0045627 arg=0x7fe410e0
[   32.660621] ISP IOCTL: cmd=0x800856d5 arg=0x7fe410d8
[   32.660627] TX_ISP_GET_BUF: IOCTL handler called
[   32.660633] TX_ISP_GET_BUF: core_dev=80540400, isp_dev=811cc000
[   32.660639] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   32.660647] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   32.740587] ISP IOCTL: cmd=0x800856d4 arg=0x7fe410d8
[   32.740602] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   32.749197] ISP IOCTL: cmd=0x40045626 arg=0x7fe410f0
[   32.749211] subdev_sensor_ops_ioctl: cmd=0x2000003
[   32.749217] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   32.749224] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   32.749230] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   32.749239] ISP IOCTL: cmd=0x80045612 arg=0x0
[   32.749245] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   32.749251] === ISP Subdevice Array Status ===
[   32.749259]   [0]: isp-w00 (sd=85215c00)
[   32.749265]   [1]: isp-w02 (sd=80540000)
[   32.749272]   [2]: isp-w01 (sd=84cdb000)
[   32.749278]   [3]: isp-m0 (sd=80540400)
[   32.749285]   [4]: gc2053 (sd=80533c00)
[   32.749291]   [5]: gc2053 (sd=80533c00)
[   32.749296]   [6]: (empty)
[   32.749301]   [7]: (empty)
[   32.749306]   [8]: (empty)
[   32.749311]   [9]: (empty)
[   32.749316]   [10]: (empty)
[   32.749321]   [11]: (empty)
[   32.749326]   [12]: (empty)
[   32.749331]   [13]: (empty)
[   32.749336]   [14]: (empty)
[   32.749341]   [15]: (empty)
[   32.749346] === End Subdevice Array ===
[   32.749351] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   32.749356] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   32.749362] *** ispcore_activate_module: Fixed for our struct layouts ***
[   32.749367] *** VIC device in state 1, proceeding with activation ***
[   32.749373] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   32.749379] *** SUBDEVICE VALIDATION SECTION ***
[   32.749383] VIC device state set to 2 (activated)
[   32.749389] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   32.749394] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   32.749399] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   32.749404] *** SUBDEVICE INITIALIZATION LOOP ***
[   32.749409] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   32.749415] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   32.749423] *** SENSOR_INIT: gc2053 enable=1 ***
[   32.749431] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   32.749437] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   32.749447] sensor_write: reg=0xfe val=0x80, client=854d2c00, adapter=i2c0, addr=0x37
[   32.749779] sensor_write: reg=0xfe val=0x80 SUCCESS
[   32.749787] sensor_write_array: reg[1] 0xfe=0x80 OK
[   32.749795] sensor_write: reg=0xfe val=0x80, client=854d2c00, adapter=i2c0, addr=0x37
[   32.750115] sensor_write: reg=0xfe val=0x80 SUCCESS
[   32.750123] sensor_write_array: reg[2] 0xfe=0x80 OK
[   32.750131] sensor_write: reg=0xfe val=0x80, client=854d2c00, adapter=i2c0, addr=0x37
[   32.750445] sensor_write: reg=0xfe val=0x80 SUCCESS
[   32.750452] sensor_write_array: reg[3] 0xfe=0x80 OK
[   32.750460] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.750773] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.750780] sensor_write_array: reg[4] 0xfe=0x00 OK
[   32.750788] sensor_write: reg=0xf2 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.751101] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   32.751108] sensor_write_array: reg[5] 0xf2=0x00 OK
[   32.751116] sensor_write: reg=0xf3 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.751429] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   32.751436] sensor_write_array: reg[6] 0xf3=0x00 OK
[   32.751444] sensor_write: reg=0xf4 val=0x36, client=854d2c00, adapter=i2c0, addr=0x37
[   32.751757] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   32.751764] sensor_write_array: reg[7] 0xf4=0x36 OK
[   32.751773] sensor_write: reg=0xf5 val=0xc0, client=854d2c00, adapter=i2c0, addr=0x37
[   32.752083] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   32.752090] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   32.752099] sensor_write: reg=0xf6 val=0x44, client=854d2c00, adapter=i2c0, addr=0x37
[   32.752411] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   32.752418] sensor_write_array: reg[9] 0xf6=0x44 OK
[   32.752427] sensor_write: reg=0xf7 val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.752739] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   32.752746] sensor_write_array: reg[10] 0xf7=0x01 OK
[   32.752755] sensor_write: reg=0xf8 val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.753067] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   32.753076] sensor_write: reg=0xf9 val=0x40, client=854d2c00, adapter=i2c0, addr=0x37
[   32.753439] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   32.753449] sensor_write: reg=0xfc val=0x8e, client=854d2c00, adapter=i2c0, addr=0x37
[   32.753763] sensor_write: reg=0xfc val=0x8e SUCCESS
[   32.753772] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.754085] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.754093] sensor_write: reg=0x87 val=0x18, client=854d2c00, adapter=i2c0, addr=0x37
[   32.754407] sensor_write: reg=0x87 val=0x18 SUCCESS
[   32.754415] sensor_write: reg=0xee val=0x30, client=854d2c00, adapter=i2c0, addr=0x37
[   32.759179] sensor_write: reg=0xee val=0x30 SUCCESS
[   32.759194] sensor_write: reg=0xd0 val=0xb7, client=854d2c00, adapter=i2c0, addr=0x37
[   32.759511] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   32.759521] sensor_write: reg=0x03 val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.759837] sensor_write: reg=0x03 val=0x04 SUCCESS
[   32.759847] sensor_write: reg=0x04 val=0x60, client=854d2c00, adapter=i2c0, addr=0x37
[   32.760160] sensor_write: reg=0x04 val=0x60 SUCCESS
[   32.760169] sensor_write: reg=0x05 val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.760481] sensor_write: reg=0x05 val=0x04 SUCCESS
[   32.760490] sensor_write: reg=0x06 val=0x4c, client=854d2c00, adapter=i2c0, addr=0x37
[   32.760803] sensor_write: reg=0x06 val=0x4c SUCCESS
[   32.760811] sensor_write: reg=0x07 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.761124] sensor_write: reg=0x07 val=0x00 SUCCESS
[   32.761132] sensor_write: reg=0x08 val=0x11, client=854d2c00, adapter=i2c0, addr=0x37
[   32.761445] sensor_write: reg=0x08 val=0x11 SUCCESS
[   32.761453] sensor_write: reg=0x09 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.761766] sensor_write: reg=0x09 val=0x00 SUCCESS
[   32.761774] sensor_write: reg=0x0a val=0x02, client=854d2c00, adapter=i2c0, addr=0x37
[   32.762087] sensor_write: reg=0x0a val=0x02 SUCCESS
[   32.762095] sensor_write: reg=0x0b val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.762408] sensor_write: reg=0x0b val=0x00 SUCCESS
[   32.762416] sensor_write: reg=0x0c val=0x02, client=854d2c00, adapter=i2c0, addr=0x37
[   32.762729] sensor_write: reg=0x0c val=0x02 SUCCESS
[   32.762737] sensor_write: reg=0x0d val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.763050] sensor_write: reg=0x0d val=0x04 SUCCESS
[   32.763059] sensor_write: reg=0x0e val=0x40, client=854d2c00, adapter=i2c0, addr=0x37
[   32.769640] sensor_write: reg=0x0e val=0x40 SUCCESS
[   32.769656] sensor_write: reg=0x12 val=0xe2, client=854d2c00, adapter=i2c0, addr=0x37
[   32.769973] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   32.769982] sensor_write: reg=0x13 val=0x16, client=854d2c00, adapter=i2c0, addr=0x37
[   32.770320] sensor_write: reg=0x13 val=0x16 SUCCESS
[   32.770330] sensor_write: reg=0x19 val=0x0a, client=854d2c00, adapter=i2c0, addr=0x37
[   32.770717] sensor_write: reg=0x19 val=0x0a SUCCESS
[   32.770730] sensor_write: reg=0x21 val=0x1c, client=854d2c00, adapter=i2c0, addr=0x37
[   32.771046] sensor_write: reg=0x21 val=0x1c SUCCESS
[   32.771055] sensor_write: reg=0x28 val=0x0a, client=854d2c00, adapter=i2c0, addr=0x37
[   32.771371] sensor_write: reg=0x28 val=0x0a SUCCESS
[   32.771380] sensor_write: reg=0x29 val=0x24, client=854d2c00, adapter=i2c0, addr=0x37
[   32.772860] sensor_write: reg=0x29 val=0x24 SUCCESS
[   32.772876] sensor_write: reg=0x2b val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.773192] sensor_write: reg=0x2b val=0x04 SUCCESS
[   32.773201] sensor_write: reg=0x32 val=0xf8, client=854d2c00, adapter=i2c0, addr=0x37
[   32.773600] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   32.773610] sensor_write: reg=0x37 val=0x03, client=854d2c00, adapter=i2c0, addr=0x37
[   32.773921] sensor_write: reg=0x37 val=0x03 SUCCESS
[   32.773930] sensor_write: reg=0x39 val=0x15, client=854d2c00, adapter=i2c0, addr=0x37
[   32.774246] sensor_write: reg=0x39 val=0x15 SUCCESS
[   32.774254] sensor_write: reg=0x43 val=0x07, client=854d2c00, adapter=i2c0, addr=0x37
[   32.774568] sensor_write: reg=0x43 val=0x07 SUCCESS
[   32.774577] sensor_write: reg=0x44 val=0x40, client=854d2c00, adapter=i2c0, addr=0x37
[   32.774890] sensor_write: reg=0x44 val=0x40 SUCCESS
[   32.774898] sensor_write: reg=0x46 val=0x0b, client=854d2c00, adapter=i2c0, addr=0x37
[   32.779000] sensor_write: reg=0x46 val=0x0b SUCCESS
[   32.779016] sensor_write: reg=0x4b val=0x20, client=854d2c00, adapter=i2c0, addr=0x37
[   32.779367] sensor_write: reg=0x4b val=0x20 SUCCESS
[   32.779376] sensor_write: reg=0x4e val=0x08, client=854d2c00, adapter=i2c0, addr=0x37
[   32.779688] sensor_write: reg=0x4e val=0x08 SUCCESS
[   32.779697] sensor_write: reg=0x55 val=0x20, client=854d2c00, adapter=i2c0, addr=0x37
[   32.780014] sensor_write: reg=0x55 val=0x20 SUCCESS
[   32.780023] sensor_write: reg=0x66 val=0x05, client=854d2c00, adapter=i2c0, addr=0x37
[   32.780334] sensor_write: reg=0x66 val=0x05 SUCCESS
[   32.780343] sensor_write: reg=0x67 val=0x05, client=854d2c00, adapter=i2c0, addr=0x37
[   32.780656] sensor_write: reg=0x67 val=0x05 SUCCESS
[   32.780664] sensor_write: reg=0x77 val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.780978] sensor_write: reg=0x77 val=0x01 SUCCESS
[   32.780986] sensor_write: reg=0x78 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.781299] sensor_write: reg=0x78 val=0x00 SUCCESS
[   32.781308] sensor_write: reg=0x7c val=0x93, client=854d2c00, adapter=i2c0, addr=0x37
[   32.781620] sensor_write: reg=0x7c val=0x93 SUCCESS
[   32.781628] sensor_write_array: reg[50] 0x7c=0x93 OK
[   32.781636] sensor_write: reg=0x8c val=0x12, client=854d2c00, adapter=i2c0, addr=0x37
[   32.781949] sensor_write: reg=0x8c val=0x12 SUCCESS
[   32.781957] sensor_write: reg=0x8d val=0x92, client=854d2c00, adapter=i2c0, addr=0x37
[   32.783657] sensor_write: reg=0x8d val=0x92 SUCCESS
[   32.783670] sensor_write: reg=0x90 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.783988] sensor_write: reg=0x90 val=0x00 SUCCESS
[   32.783997] sensor_write: reg=0x41 val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.784315] sensor_write: reg=0x41 val=0x04 SUCCESS
[   32.784324] sensor_write: reg=0x42 val=0x9d, client=854d2c00, adapter=i2c0, addr=0x37
[   32.784636] sensor_write: reg=0x42 val=0x9d SUCCESS
[   32.784644] sensor_write: reg=0x9d val=0x10, client=854d2c00, adapter=i2c0, addr=0x37
[   32.784958] sensor_write: reg=0x9d val=0x10 SUCCESS
[   32.784966] sensor_write: reg=0xce val=0x7c, client=854d2c00, adapter=i2c0, addr=0x37
[   32.789160] sensor_write: reg=0xce val=0x7c SUCCESS
[   32.789176] sensor_write: reg=0xd2 val=0x41, client=854d2c00, adapter=i2c0, addr=0x37
[   32.789494] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   32.789503] sensor_write: reg=0xd3 val=0xdc, client=854d2c00, adapter=i2c0, addr=0x37
[   32.789827] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   32.789836] sensor_write: reg=0xe6 val=0x50, client=854d2c00, adapter=i2c0, addr=0x37
[   32.790148] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   32.790157] sensor_write: reg=0xb6 val=0xc0, client=854d2c00, adapter=i2c0, addr=0x37
[   32.790475] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   32.790484] sensor_write: reg=0xb0 val=0x70, client=854d2c00, adapter=i2c0, addr=0x37
[   32.790798] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   32.790807] sensor_write: reg=0xb1 val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.791120] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   32.791128] sensor_write: reg=0xb2 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.791442] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   32.791450] sensor_write: reg=0xb3 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.791763] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   32.791771] sensor_write: reg=0xb4 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.792084] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   32.792092] sensor_write: reg=0xb8 val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.792405] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   32.792414] sensor_write: reg=0xb9 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.793750] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   32.793760] sensor_write: reg=0x26 val=0x30, client=854d2c00, adapter=i2c0, addr=0x37
[   32.794074] sensor_write: reg=0x26 val=0x30 SUCCESS
[   32.794083] sensor_write: reg=0xfe val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.794399] sensor_write: reg=0xfe val=0x01 SUCCESS
[   32.794408] sensor_write: reg=0x40 val=0x23, client=854d2c00, adapter=i2c0, addr=0x37
[   32.796092] sensor_write: reg=0x40 val=0x23 SUCCESS
[   32.796216] sensor_write: reg=0x55 val=0x07, client=854d2c00, adapter=i2c0, addr=0x37
[   32.796537] sensor_write: reg=0x55 val=0x07 SUCCESS
[   32.796546] sensor_write: reg=0x60 val=0x40, client=854d2c00, adapter=i2c0, addr=0x37
[   32.796862] sensor_write: reg=0x60 val=0x40 SUCCESS
[   32.796871] sensor_write: reg=0xfe val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.797182] sensor_write: reg=0xfe val=0x04 SUCCESS
[   32.797191] sensor_write: reg=0x14 val=0x78, client=854d2c00, adapter=i2c0, addr=0x37
[   32.797502] sensor_write: reg=0x14 val=0x78 SUCCESS
[   32.797510] sensor_write: reg=0x15 val=0x78, client=854d2c00, adapter=i2c0, addr=0x37
[   32.803875] sensor_write: reg=0x15 val=0x78 SUCCESS
[   32.803890] sensor_write: reg=0x16 val=0x78, client=854d2c00, adapter=i2c0, addr=0x37
[   32.804208] sensor_write: reg=0x16 val=0x78 SUCCESS
[   32.804218] sensor_write: reg=0x17 val=0x78, client=854d2c00, adapter=i2c0, addr=0x37
[   32.804535] sensor_write: reg=0x17 val=0x78 SUCCESS
[   32.804544] sensor_write: reg=0xfe val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.804857] sensor_write: reg=0xfe val=0x01 SUCCESS
[   32.804866] sensor_write: reg=0x92 val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.805179] sensor_write: reg=0x92 val=0x00 SUCCESS
[   32.805187] sensor_write: reg=0x94 val=0x03, client=854d2c00, adapter=i2c0, addr=0x37
[   32.805500] sensor_write: reg=0x94 val=0x03 SUCCESS
[   32.805508] sensor_write: reg=0x95 val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.805826] sensor_write: reg=0x95 val=0x04 SUCCESS
[   32.805835] sensor_write: reg=0x96 val=0x38, client=854d2c00, adapter=i2c0, addr=0x37
[   32.806148] sensor_write: reg=0x96 val=0x38 SUCCESS
[   32.806156] sensor_write: reg=0x97 val=0x07, client=854d2c00, adapter=i2c0, addr=0x37
[   32.806470] sensor_write: reg=0x97 val=0x07 SUCCESS
[   32.806478] sensor_write: reg=0x98 val=0x80, client=854d2c00, adapter=i2c0, addr=0x37
[   32.806791] sensor_write: reg=0x98 val=0x80 SUCCESS
[   32.806800] sensor_write: reg=0xfe val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.807112] sensor_write: reg=0xfe val=0x01 SUCCESS
[   32.807120] sensor_write: reg=0x01 val=0x05, client=854d2c00, adapter=i2c0, addr=0x37
[   32.807433] sensor_write: reg=0x01 val=0x05 SUCCESS
[   32.807442] sensor_write: reg=0x02 val=0x89, client=854d2c00, adapter=i2c0, addr=0x37
[   32.807754] sensor_write: reg=0x02 val=0x89 SUCCESS
[   32.807762] sensor_write: reg=0x04 val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.808076] sensor_write: reg=0x04 val=0x01 SUCCESS
[   32.808084] sensor_write: reg=0x07 val=0xa6, client=854d2c00, adapter=i2c0, addr=0x37
[   32.808396] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   32.808405] sensor_write: reg=0x08 val=0xa9, client=854d2c00, adapter=i2c0, addr=0x37
[   32.808718] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   32.808726] sensor_write: reg=0x09 val=0xa8, client=854d2c00, adapter=i2c0, addr=0x37
[   32.809039] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   32.809047] sensor_write: reg=0x0a val=0xa7, client=854d2c00, adapter=i2c0, addr=0x37
[   32.809384] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   32.809393] sensor_write: reg=0x0b val=0xff, client=854d2c00, adapter=i2c0, addr=0x37
[   32.813984] sensor_write: reg=0x0b val=0xff SUCCESS
[   32.813998] sensor_write: reg=0x0c val=0xff, client=854d2c00, adapter=i2c0, addr=0x37
[   32.814316] sensor_write: reg=0x0c val=0xff SUCCESS
[   32.814324] sensor_write: reg=0x0f val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.814642] sensor_write: reg=0x0f val=0x00 SUCCESS
[   32.814650] sensor_write: reg=0x50 val=0x1c, client=854d2c00, adapter=i2c0, addr=0x37
[   32.814964] sensor_write: reg=0x50 val=0x1c SUCCESS
[   32.814973] sensor_write: reg=0x89 val=0x03, client=854d2c00, adapter=i2c0, addr=0x37
[   32.815286] sensor_write: reg=0x89 val=0x03 SUCCESS
[   32.815294] sensor_write: reg=0xfe val=0x04, client=854d2c00, adapter=i2c0, addr=0x37
[   32.815607] sensor_write: reg=0xfe val=0x04 SUCCESS
[   32.815616] sensor_write: reg=0x28 val=0x86, client=854d2c00, adapter=i2c0, addr=0x37
[   32.815929] sensor_write: reg=0x28 val=0x86 SUCCESS
[   32.815936] sensor_write_array: reg[100] 0x28=0x86 OK
[   32.815945] sensor_write: reg=0x29 val=0x86, client=854d2c00, adapter=i2c0, addr=0x37
[   32.816258] sensor_write: reg=0x29 val=0x86 SUCCESS
[   32.816266] sensor_write: reg=0x2a val=0x86, client=854d2c00, adapter=i2c0, addr=0x37
[   32.816579] sensor_write: reg=0x2a val=0x86 SUCCESS
[   32.816588] sensor_write: reg=0x2b val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.816900] sensor_write: reg=0x2b val=0x68 SUCCESS
[   32.816909] sensor_write: reg=0x2c val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.817222] sensor_write: reg=0x2c val=0x68 SUCCESS
[   32.817230] sensor_write: reg=0x2d val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.817543] sensor_write: reg=0x2d val=0x68 SUCCESS
[   32.817551] sensor_write: reg=0x2e val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.817864] sensor_write: reg=0x2e val=0x68 SUCCESS
[   32.817872] sensor_write: reg=0x2f val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.821252] sensor_write: reg=0x2f val=0x68 SUCCESS
[   32.821268] sensor_write: reg=0x30 val=0x4f, client=854d2c00, adapter=i2c0, addr=0x37
[   32.821584] sensor_write: reg=0x30 val=0x4f SUCCESS
[   32.821593] sensor_write: reg=0x31 val=0x68, client=854d2c00, adapter=i2c0, addr=0x37
[   32.821927] sensor_write: reg=0x31 val=0x68 SUCCESS
[   32.821936] sensor_write: reg=0x32 val=0x67, client=854d2c00, adapter=i2c0, addr=0x37
[   32.822248] sensor_write: reg=0x32 val=0x67 SUCCESS
[   32.822257] sensor_write: reg=0x33 val=0x66, client=854d2c00, adapter=i2c0, addr=0x37
[   32.822572] sensor_write: reg=0x33 val=0x66 SUCCESS
[   32.822580] sensor_write: reg=0x34 val=0x66, client=854d2c00, adapter=i2c0, addr=0x37
[   32.822894] sensor_write: reg=0x34 val=0x66 SUCCESS
[   32.822902] sensor_write: reg=0x35 val=0x66, client=854d2c00, adapter=i2c0, addr=0x37
[   32.824088] sensor_write: reg=0x35 val=0x66 SUCCESS
[   32.824100] sensor_write: reg=0x36 val=0x66, client=854d2c00, adapter=i2c0, addr=0x37
[   32.824415] sensor_write: reg=0x36 val=0x66 SUCCESS
[   32.824424] sensor_write: reg=0x37 val=0x66, client=854d2c00, adapter=i2c0, addr=0x37
[   32.827603] sensor_write: reg=0x37 val=0x66 SUCCESS
[   32.827619] sensor_write: reg=0x38 val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.827938] sensor_write: reg=0x38 val=0x62 SUCCESS
[   32.827946] sensor_write: reg=0x39 val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.828258] sensor_write: reg=0x39 val=0x62 SUCCESS
[   32.828266] sensor_write: reg=0x3a val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.828582] sensor_write: reg=0x3a val=0x62 SUCCESS
[   32.828591] sensor_write: reg=0x3b val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.828904] sensor_write: reg=0x3b val=0x62 SUCCESS
[   32.828913] sensor_write: reg=0x3c val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.829258] sensor_write: reg=0x3c val=0x62 SUCCESS
[   32.829268] sensor_write: reg=0x3d val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.829592] sensor_write: reg=0x3d val=0x62 SUCCESS
[   32.829602] sensor_write: reg=0x3e val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.829913] sensor_write: reg=0x3e val=0x62 SUCCESS
[   32.829922] sensor_write: reg=0x3f val=0x62, client=854d2c00, adapter=i2c0, addr=0x37
[   32.834206] sensor_write: reg=0x3f val=0x62 SUCCESS
[   32.834221] sensor_write: reg=0xfe val=0x01, client=854d2c00, adapter=i2c0, addr=0x37
[   32.834539] sensor_write: reg=0xfe val=0x01 SUCCESS
[   32.834548] sensor_write: reg=0x9a val=0x06, client=854d2c00, adapter=i2c0, addr=0x37
[   32.834866] sensor_write: reg=0x9a val=0x06 SUCCESS
[   32.834875] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.835186] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.835195] sensor_write: reg=0x7b val=0x2a, client=854d2c00, adapter=i2c0, addr=0x37
[   32.835508] sensor_write: reg=0x7b val=0x2a SUCCESS
[   32.835517] sensor_write: reg=0x23 val=0x2d, client=854d2c00, adapter=i2c0, addr=0x37
[   32.835830] sensor_write: reg=0x23 val=0x2d SUCCESS
[   32.835839] sensor_write: reg=0xfe val=0x03, client=854d2c00, adapter=i2c0, addr=0x37
[   32.836152] sensor_write: reg=0xfe val=0x03 SUCCESS
[   32.836160] sensor_write: reg=0x01 val=0x27, client=854d2c00, adapter=i2c0, addr=0x37
[   32.836474] sensor_write: reg=0x01 val=0x27 SUCCESS
[   32.836482] sensor_write: reg=0x02 val=0x56, client=854d2c00, adapter=i2c0, addr=0x37
[   32.836794] sensor_write: reg=0x02 val=0x56 SUCCESS
[   32.836803] sensor_write: reg=0x03 val=0x8e, client=854d2c00, adapter=i2c0, addr=0x37
[   32.837116] sensor_write: reg=0x03 val=0x8e SUCCESS
[   32.837124] sensor_write: reg=0x12 val=0x80, client=854d2c00, adapter=i2c0, addr=0x37
[   32.837442] sensor_write: reg=0x12 val=0x80 SUCCESS
[   32.837451] sensor_write: reg=0x13 val=0x07, client=854d2c00, adapter=i2c0, addr=0x37
[   32.837764] sensor_write: reg=0x13 val=0x07 SUCCESS
[   32.837773] sensor_write: reg=0x15 val=0x12, client=854d2c00, adapter=i2c0, addr=0x37
[   32.844319] sensor_write: reg=0x15 val=0x12 SUCCESS
[   32.844334] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   32.844658] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.844667] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   32.844981] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.844988] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   32.844994] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   32.845000] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   32.845008] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   32.845014] *** SENSOR_INIT: gc2053 enable=1 ***
[   32.845020] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   32.845026] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   32.845034] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   32.845040] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   32.845046] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.845054] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   32.845060] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   32.845066] VIN: tx_isp_vin_init: a0 (sensor) = 80533c00
[   32.845072] VIN: tx_isp_vin_init: using VIN device from global ISP: 84cdb000
[   32.845078] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   32.845085] *** SENSOR_INIT: gc2053 enable=1 ***
[   32.845091] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   32.845097] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   32.845102] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   32.845108] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   32.845114] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   32.845120] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   32.845127] *** vic_core_ops_init: ENTRY - sd=80540000, enable=1 ***
[   32.845134] *** vic_core_ops_init: vic_dev=80540000, current state check ***
[   32.845140] *** vic_core_ops_init: current_state=2, enable=1 ***
[   32.845145] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   32.845151] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   32.845156] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   32.845162] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   32.845168] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   32.845176] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   32.845181] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   32.845187] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   32.845193] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   32.845199] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.845204] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.845210] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.845218] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.845224] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.845229] *** tx_vic_enable_irq: completed successfully ***
[   32.845235] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   32.845243] csi_core_ops_init: sd=85215c00, csi_dev=85215c00, enable=1
[   32.845248] *** VIC device final state set to 2 (fully activated) ***
[   32.845254] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   32.845260] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   32.845266] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   32.845272] *** vic_core_ops_init: ENTRY - sd=80540000, enable=1 ***
[   32.845278] *** vic_core_ops_init: vic_dev=80540000, current state check ***
[   32.845284] *** vic_core_ops_init: current_state=2, enable=1 ***
[   32.845290] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   32.845295] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   32.845301] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   32.845307] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   32.845312] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   32.845320] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   32.845325] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   32.845331] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   32.845336] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   32.845342] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.845348] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.845354] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.845360] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.845366] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.845371] *** tx_vic_enable_irq: completed successfully ***
[   32.845376] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   32.845382] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   32.845388] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   32.845396] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   32.845403] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   32.845410] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   32.845416] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[   32.845424] isp_subdev_init_clks: Using platform data clock configs
[   32.845431] Platform data clock[0]: name=cgu_isp, rate=100000000
[   32.845443] Clock cgu_isp: set rate 100000000 Hz, result=0
[   32.845450] Clock cgu_isp enabled successfully
[   32.845456] Platform data clock[1]: name=isp, rate=65535
[   32.845464] Clock isp enabled successfully
[   32.869198] CPM clock gates configured
[   32.869212] isp_subdev_init_clks: Successfully initialized 2 clocks
[   32.869222] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   32.869228] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   32.869236] csi_core_ops_init: sd=85215c00, csi_dev=85215c00, enable=1
[   32.869242] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.869252] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   32.869258] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   32.869265] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   32.869270] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   32.929172] *** CRITICAL: Triggering CSI hardware state machine for CSI Lane Config ***
[   32.929187] *** CRITICAL: CSI registers 0x160/0x1e0/0x260 configured with value 0xb ***
[   32.949152] *** CRITICAL: CSI hardware state machine trigger sequence completed ***
[   32.949166] *** CSI Lane Config writes should now be generated automatically by hardware ***
[   32.949172] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   32.949178] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   32.949186] *** vic_core_ops_init: ENTRY - sd=80540000, enable=1 ***
[   32.949193] *** vic_core_ops_init: vic_dev=80540000, current state check ***
[   32.949200] *** vic_core_ops_init: current_state=3, enable=1 ***
[   32.949205] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   32.949210] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   32.949219] *** SENSOR_INIT: gc2053 enable=1 ***
[   32.949226] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   32.949232] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   32.949237] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   32.949242] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   32.949250] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   32.949256] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.949262] csi_video_s_stream: sd=85215c00, enable=1
[   32.949268] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   32.949274] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   32.949281] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   32.949288] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=1 ***
[   32.949294] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.949299] *** vic_core_s_stream: STREAM ON ***
[   32.949304] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.949310] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.949316] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.949324] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   32.949331] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   32.949338] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   32.949343] *** STREAMING: Configuring CPM registers for VIC access ***
[   32.979150] STREAMING: CPM clocks configured for VIC access
[   32.979166] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   32.979172] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   32.979178] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   32.979184] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   32.979190] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   32.979196] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   32.979205] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   32.979212] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   32.979219] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   32.979224] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   32.979230] *** VIC unlock: Commands written, checking VIC status register ***
[   32.979237] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   32.979242] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   32.979248] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   32.979254] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   32.979260] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   32.979265] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   32.979340] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.979348] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   32.979355] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   32.979362] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   32.979370] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   32.979376] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   32.979383] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   32.979390] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   32.979396] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   32.979401] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   32.979407] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   32.979414] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   32.979419] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   32.979425] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   32.979432] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   32.979438] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   32.979443] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   32.979450] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   32.979456] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   32.979462] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   32.979467] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.979474] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   32.979480] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   32.979490] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   32.979496] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   32.979502] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   32.979510] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   32.979515] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   32.979521] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   32.979526] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   32.979532] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   32.979539] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.979545] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.979553] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   32.979559] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.979565] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.979571] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.979578] ispvic_frame_channel_s_stream: arg1=80540000, arg2=1
[   32.979584] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80540000
[   32.979590] ispvic_frame_channel_s_stream[2441]: streamon
[   32.979597] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.979603] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.979608] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.979614] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.979620] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.979627] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.979632] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.979640] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.979646] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.979652] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.979657] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.979663] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.979670] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.979677] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.979685] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.979692] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.979700] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.979708] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.979714] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.979719] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.979725] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.979732] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.979738] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   32.979744] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.979750] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.979756] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   32.979761] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.979774] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   32.979782] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   32.979846] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   32.979858] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.979864] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.979874] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.979880] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.979885] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.979892] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   32.979898] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   32.980907] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.980912] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.980918] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.981026] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.981133] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.981140] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   32.981146] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.981151] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.981157] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.981163] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.981170] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.981176] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.981182] *** tx_vic_enable_irq: completed successfully ***
[   33.390642] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   33.390655] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   33.390660] *** VIC STATE 4: Initializing clocks for streaming ***
[   33.390668] *** Initializing CSI clocks (2 clocks) ***
[   33.390675] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   33.390682] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[   33.390690] isp_subdev_init_clks: Using platform data clock configs
[   33.390698] Platform data clock[0]: name=cgu_isp, rate=100000000
[   33.390708] Clock cgu_isp: set rate 100000000 Hz, result=0
[   33.390714] Clock cgu_isp enabled successfully
[   33.390721] Platform data clock[1]: name=isp, rate=65535
[   33.390728] Clock isp enabled successfully
root@ing-wyze-cam3-a000 ~# dmesg 
[   32.979490] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   32.979496] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   32.979502] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   32.979510] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   32.979515] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   32.979521] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   32.979526] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   32.979532] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   32.979539] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.979545] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.979553] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   32.979559] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.979565] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.979571] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.979578] ispvic_frame_channel_s_stream: arg1=80540000, arg2=1
[   32.979584] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80540000
[   32.979590] ispvic_frame_channel_s_stream[2441]: streamon
[   32.979597] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.979603] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.979608] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.979614] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.979620] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.979627] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.979632] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.979640] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.979646] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.979652] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.979657] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.979663] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.979670] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.979677] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.979685] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.979692] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.979700] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.979708] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.979714] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.979719] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.979725] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.979732] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.979738] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   32.979744] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.979750] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.979756] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   32.979761] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.979774] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   32.979782] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   32.979846] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   32.979858] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.979864] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.979874] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.979880] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.979885] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.979892] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   32.979898] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   32.980907] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.980912] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.980918] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.981026] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.981133] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.981140] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   32.981146] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.981151] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.981157] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.981163] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.981170] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.981176] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.981182] *** tx_vic_enable_irq: completed successfully ***
[   33.390642] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   33.390655] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   33.390660] *** VIC STATE 4: Initializing clocks for streaming ***
[   33.390668] *** Initializing CSI clocks (2 clocks) ***
[   33.390675] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   33.390682] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[   33.390690] isp_subdev_init_clks: Using platform data clock configs
[   33.390698] Platform data clock[0]: name=cgu_isp, rate=100000000
[   33.390708] Clock cgu_isp: set rate 100000000 Hz, result=0
[   33.390714] Clock cgu_isp enabled successfully
[   33.390721] Platform data clock[1]: name=isp, rate=65535
[   33.390728] Clock isp enabled successfully
[   33.419159] CPM clock gates configured
[   33.419173] isp_subdev_init_clks: Successfully initialized 2 clocks
[   33.419180] *** Initializing VIC clocks (2 clocks) ***
[   33.419186] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   33.419194] isp_subdev_init_clks: Using platform data clock arrays: c06b7680
[   33.419201] isp_subdev_init_clks: Using platform data clock configs
[   33.419209] Platform data clock[0]: name=cgu_isp, rate=100000000
[   33.419219] Clock cgu_isp: set rate 100000000 Hz, result=0
[   33.419225] Clock cgu_isp enabled successfully
[   33.419232] Platform data clock[1]: name=isp, rate=65535
[   33.419239] Clock isp enabled successfully
[   33.449146] CPM clock gates configured
[   33.449160] isp_subdev_init_clks: Successfully initialized 2 clocks
[   33.449166] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   33.449173] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   33.449180] ispcore_slake_module: VIC device=80540000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   33.449188] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.449198] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   33.449204] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   33.449210] ispcore_slake_module: Using sensor attributes from connected sensor
[   33.449216] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=811cc000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   33.449225] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   33.449234] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   33.449240] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   33.449247] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   33.449254] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   33.449260] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   33.449266] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   33.449271] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   33.449276] tisp_event_init: Initializing ISP event system
[   33.449284] tisp_event_init: SAFE event system initialized with 20 nodes
[   33.449290] tisp_event_set_cb: Setting callback for event 4
[   33.449296] tisp_event_set_cb: Event 4 callback set to c068583c
[   33.449302] tisp_event_set_cb: Setting callback for event 5
[   33.449308] tisp_event_set_cb: Event 5 callback set to c0685d04
[   33.449314] tisp_event_set_cb: Setting callback for event 7
[   33.449320] tisp_event_set_cb: Event 7 callback set to c06858d0
[   33.449326] tisp_event_set_cb: Setting callback for event 9
[   33.449332] tisp_event_set_cb: Event 9 callback set to c0685958
[   33.449338] tisp_event_set_cb: Setting callback for event 8
[   33.449344] tisp_event_set_cb: Event 8 callback set to c0685a1c
[   33.449351] *** system_irq_func_set: Registered handler c067e7e0 at index 13 ***
[   33.467157] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   33.467172] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   33.467179] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   33.467187] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   33.467193] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   33.467200] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   33.467207] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   33.467215] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   33.467222] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   33.467229] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   33.467237] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   33.467243] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   33.467250] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   33.467257] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   33.467264] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   33.467271] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   33.467277] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   33.467283] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   33.467289] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   33.467296] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   33.467303] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   33.467309] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   33.467315] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   33.467321] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   33.467327] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   33.467335] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   33.467341] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   33.467348] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   33.467354] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   33.467361] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   33.467368] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   33.467375] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   33.467381] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   33.467387] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   33.467394] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   33.467401] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   33.467407] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   33.467414] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   33.467421] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   33.467427] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   33.467434] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   33.467441] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   33.467447] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   33.467453] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   33.467461] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   33.467468] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   33.467474] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   33.467481] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   33.467486] *** tisp_init: ISP control register set to enable processing pipeline ***
[   33.467493] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   33.467499] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   33.467505] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   33.467511] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   33.467517] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   33.467524] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   33.467529] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   33.467536] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   33.467542] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   33.467547] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   33.467554] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   33.467561] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   33.467569] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   33.467575] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   33.467582] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   33.467589] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   33.467594] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   33.467601] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   33.467607] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   33.467614] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   33.467621] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   33.467627] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   33.467634] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   33.467641] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   33.467649] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   33.467656] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   33.467663] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   33.467670] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   33.467677] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   33.467683] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   33.467689] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   33.467694] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   33.467699] *** This should eliminate green frames by enabling proper color processing ***
[   33.467706] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   33.467713] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   33.467719] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   33.467726] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   33.467733] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   33.467739] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   33.467746] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   33.467752] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   33.467759] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   33.467765] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   33.467770] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   33.467775] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   33.467781] *** tisp_init: Standard tuning parameters loaded successfully ***
[   33.467786] *** tisp_init: Custom tuning parameters loaded successfully ***
[   33.467792] tisp_set_csc_version: Setting CSC version 0
[   33.467799] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   33.467805] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   33.467811] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   33.467817] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   33.467824] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   33.467829] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   33.467835] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   33.467841] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   33.467848] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   33.467853] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   33.467859] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   33.467866] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   33.467871] *** tisp_init: ISP processing pipeline fully enabled ***
[   33.467878] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   33.467885] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   33.467891] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   33.467897] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   33.467904] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   33.467909] tisp_init: ISP memory buffers configured
[   33.467914] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   33.467921] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   33.467930] tiziano_ae_params_refresh: Refreshing AE parameters
[   33.467940] tiziano_ae_params_refresh: AE parameters refreshed
[   33.467947] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   33.467953] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   33.467958] tiziano_ae_para_addr: Setting up AE parameter addresses
[   33.467963] tiziano_ae_para_addr: AE parameter addresses configured
[   33.467969] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   33.467977] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   33.467983] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   33.467990] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   33.467997] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   33.468004] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   33.468011] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   33.468018] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   33.468025] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   33.468031] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   33.468038] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   33.468045] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   33.468051] tiziano_ae_set_hardware_param: Parameters written to AE0
[   33.468057] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   33.468063] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   33.468070] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   33.468076] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   33.468083] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   33.468089] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   33.468096] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   33.468103] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   33.468109] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   33.468115] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   33.468122] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   33.468129] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   33.468135] tiziano_ae_set_hardware_param: Parameters written to AE1
[   33.468140] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   33.468147] *** system_irq_func_set: Registered handler c0686a14 at index 10 ***
[   33.491337] *** system_irq_func_set: Registered handler c0686b08 at index 27 ***
[   33.519147] *** system_irq_func_set: Registered handler c0686a14 at index 26 ***
[   33.536961] *** system_irq_func_set: Registered handler c0686bf0 at index 29 ***
[   33.544630] *** system_irq_func_set: Registered handler c0686b7c at index 28 ***
[   33.559151] *** system_irq_func_set: Registered handler c0686c64 at index 30 ***
[   33.576952] *** system_irq_func_set: Registered handler c0686cb8 at index 20 ***
[   33.589670] *** system_irq_func_set: Registered handler c0686d0c at index 18 ***
[   33.607233] *** system_irq_func_set: Registered handler c0686d60 at index 31 ***
[   33.625079] *** system_irq_func_set: Registered handler c0686db4 at index 11 ***
[   33.639155] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   33.639178] tiziano_deflicker_expt: Generated 119 LUT entries
[   33.639185] tisp_event_set_cb: Setting callback for event 1
[   33.639192] tisp_event_set_cb: Event 1 callback set to c0686614
[   33.639197] tisp_event_set_cb: Setting callback for event 6
[   33.639204] tisp_event_set_cb: Event 6 callback set to c0685b74
[   33.639209] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   33.639215] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   33.639223] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   33.639230] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   33.639237] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   33.639242] tiziano_awb_init: AWB hardware blocks enabled
[   33.639247] tiziano_gamma_init: Initializing Gamma processing
[   33.639253] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   33.639313] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   33.639318] tiziano_gib_init: Initializing GIB processing
[   33.639323] tiziano_lsc_init: Initializing LSC processing
[   33.639329] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   33.639335] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   33.639341] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   33.639349] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   33.639354] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   33.639411] tiziano_ccm_init: Initializing Color Correction Matrix
[   33.639416] tiziano_ccm_init: Using linear CCM parameters
[   33.639421] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   33.639428] jz_isp_ccm: EV=64, CT=9984
[   33.639435] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   33.639441] cm_control: saturation=128
[   33.639445] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   33.639452] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   33.639457] tiziano_ccm_init: CCM initialized successfully
[   33.639463] tiziano_dmsc_init: Initializing DMSC processing
[   33.639467] tiziano_sharpen_init: Initializing Sharpening
[   33.639473] tiziano_sharpen_init: Using linear sharpening parameters
[   33.639479] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   33.639485] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   33.639491] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   33.639517] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   33.639524] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   33.639529] tiziano_sharpen_init: Sharpening initialized successfully
[   33.639535] tiziano_sdns_init: Initializing SDNS processing
[   33.639543] tiziano_sdns_init: Using linear SDNS parameters
[   33.639549] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   33.639555] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   33.639561] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   33.639594] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   33.639601] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   33.639606] tiziano_sdns_init: SDNS processing initialized successfully
[   33.639613] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   33.639618] tiziano_mdns_init: Using linear MDNS parameters
[   33.639628] tiziano_mdns_init: MDNS processing initialized successfully
[   33.639633] tiziano_clm_init: Initializing CLM processing
[   33.639638] tiziano_dpc_init: Initializing DPC processing
[   33.639644] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   33.639650] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   33.639657] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   33.639662] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   33.639677] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   33.639684] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   33.639689] tiziano_hldc_init: Initializing HLDC processing
[   33.639695] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   33.639702] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   33.639709] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   33.639715] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   33.639723] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   33.639729] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   33.639736] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   33.639743] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   33.639750] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   33.639757] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   33.639764] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   33.639771] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   33.639777] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   33.639783] tiziano_adr_params_refresh: Refreshing ADR parameters
[   33.639789] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   33.639794] tiziano_adr_params_init: Initializing ADR parameter arrays
[   33.639801] tisp_adr_set_params: Writing ADR parameters to registers
[   33.639833] tisp_adr_set_params: ADR parameters written to hardware
[   33.639839] tisp_event_set_cb: Setting callback for event 18
[   33.639845] tisp_event_set_cb: Event 18 callback set to c0686d0c
[   33.639851] tisp_event_set_cb: Setting callback for event 2
[   33.639857] tisp_event_set_cb: Event 2 callback set to c0685810
[   33.639863] tiziano_adr_init: ADR processing initialized successfully
[   33.639869] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   33.639874] tiziano_bcsh_init: Initializing BCSH processing
[   33.639879] tiziano_ydns_init: Initializing YDNS processing
[   33.639884] tiziano_rdns_init: Initializing RDNS processing
[   33.639889] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   33.639903] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x580000 (Binary Ninja EXACT) ***
[   33.639911] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x581000 (Binary Ninja EXACT) ***
[   33.639917] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x582000 (Binary Ninja EXACT) ***
[   33.639924] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x583000 (Binary Ninja EXACT) ***
[   33.639931] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x584000 (Binary Ninja EXACT) ***
[   33.639938] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x584800 (Binary Ninja EXACT) ***
[   33.639945] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x585000 (Binary Ninja EXACT) ***
[   33.639951] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x585800 (Binary Ninja EXACT) ***
[   33.639958] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   33.639965] *** tisp_init: AE0 buffer allocated at 0x00580000 ***
[   33.639971] *** CRITICAL FIX: data_b2f3c initialized to 0x80580000 (prevents stack corruption) ***
[   33.639979] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x588000 (Binary Ninja EXACT) ***
[   33.639986] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x589000 (Binary Ninja EXACT) ***
[   33.639993] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x58a000 (Binary Ninja EXACT) ***
[   33.639999] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x58b000 (Binary Ninja EXACT) ***
[   33.640006] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x58c000 (Binary Ninja EXACT) ***
[   33.640013] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x58c800 (Binary Ninja EXACT) ***
[   33.640020] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x58d000 (Binary Ninja EXACT) ***
[   33.640027] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x58d800 (Binary Ninja EXACT) ***
[   33.640033] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   33.640040] *** tisp_init: AE1 buffer allocated at 0x00588000 ***
[   33.640045] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   33.640051] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   33.640057] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   33.640063] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   33.640069] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   33.640076] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   33.640084] tiziano_ae_params_refresh: Refreshing AE parameters
[   33.640095] tiziano_ae_params_refresh: AE parameters refreshed
[   33.640100] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   33.640107] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   33.640112] tiziano_ae_para_addr: Setting up AE parameter addresses
[   33.640117] tiziano_ae_para_addr: AE parameter addresses configured
[   33.640123] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   33.640130] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   33.640137] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   33.640144] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   33.640151] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   33.640158] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   33.640165] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   33.640171] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   33.640178] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   33.640185] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   33.640191] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   33.640199] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   33.640204] tiziano_ae_set_hardware_param: Parameters written to AE0
[   33.640211] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   33.640217] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   33.640223] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   33.640230] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   33.640237] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   33.640243] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   33.640249] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   33.640256] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   33.640263] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   33.640269] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   33.640276] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   33.640283] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   33.640288] tiziano_ae_set_hardware_param: Parameters written to AE1
[   33.640294] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   33.640301] *** system_irq_func_set: Registered handler c0686a14 at index 10 ***
[   33.658124] *** system_irq_func_set: Registered handler c0686b08 at index 27 ***
[   33.678312] *** system_irq_func_set: Registered handler c0686a14 at index 26 ***
[   33.688388] *** system_irq_func_set: Registered handler c0686bf0 at index 29 ***
[   33.708623] *** system_irq_func_set: Registered handler c0686b7c at index 28 ***
[   33.718699] *** system_irq_func_set: Registered handler c0686c64 at index 30 ***
[   33.736511] *** system_irq_func_set: Registered handler c0686cb8 at index 20 ***
[   33.759160] *** system_irq_func_set: Registered handler c0686d0c at index 18 ***
[   33.777141] *** system_irq_func_set: Registered handler c0686d60 at index 31 ***
[   33.794481] *** system_irq_func_set: Registered handler c0686db4 at index 11 ***
[   33.809314] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   33.809336] tiziano_deflicker_expt: Generated 119 LUT entries
[   33.809342] tisp_event_set_cb: Setting callback for event 1
[   33.809350] tisp_event_set_cb: Event 1 callback set to c0686614
[   33.809355] tisp_event_set_cb: Setting callback for event 6
[   33.809362] tisp_event_set_cb: Event 6 callback set to c0685b74
[   33.809367] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   33.809373] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   33.809381] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   33.809388] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   33.809395] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   33.809400] tiziano_awb_init: AWB hardware blocks enabled
[   33.809405] tiziano_gamma_init: Initializing Gamma processing
[   33.809411] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   33.809470] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   33.809475] tiziano_gib_init: Initializing GIB processing
[   33.809481] tiziano_lsc_init: Initializing LSC processing
[   33.809486] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   33.809493] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   33.809499] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   33.809506] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   33.809511] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   33.809569] tiziano_ccm_init: Initializing Color Correction Matrix
[   33.809574] tiziano_ccm_init: Using linear CCM parameters
[   33.809579] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   33.809586] jz_isp_ccm: EV=64, CT=9984
[   33.809593] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   33.809598] cm_control: saturation=128
[   33.809603] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   33.809610] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   33.809615] tiziano_ccm_init: CCM initialized successfully
[   33.809620] tiziano_dmsc_init: Initializing DMSC processing
[   33.809625] tiziano_sharpen_init: Initializing Sharpening
[   33.809631] tiziano_sharpen_init: Using linear sharpening parameters
[   33.809636] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   33.809643] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   33.809649] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   33.809675] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   33.809682] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   33.809687] tiziano_sharpen_init: Sharpening initialized successfully
[   33.809693] tiziano_sdns_init: Initializing SDNS processing
[   33.809701] tiziano_sdns_init: Using linear SDNS parameters
[   33.809706] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   33.809713] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   33.809719] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   33.809752] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   33.809758] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   33.809764] tiziano_sdns_init: SDNS processing initialized successfully
[   33.809770] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   33.809775] tiziano_mdns_init: Using linear MDNS parameters
[   33.809785] tiziano_mdns_init: MDNS processing initialized successfully
[   33.809791] tiziano_clm_init: Initializing CLM processing
[   33.809796] tiziano_dpc_init: Initializing DPC processing
[   33.809801] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   33.809807] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   33.809815] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   33.809820] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   33.809835] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   33.809841] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   33.809847] tiziano_hldc_init: Initializing HLDC processing
[   33.809853] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   33.809859] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   33.809866] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   33.809873] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   33.809879] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   33.809887] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   33.809893] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   33.809900] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   33.809907] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   33.809914] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   33.809921] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   33.809927] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   33.809935] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   33.809940] tiziano_adr_params_refresh: Refreshing ADR parameters
[   33.809946] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   33.809951] tiziano_adr_params_init: Initializing ADR parameter arrays
[   33.809958] tisp_adr_set_params: Writing ADR parameters to registers
[   33.809990] tisp_adr_set_params: ADR parameters written to hardware
[   33.809996] tisp_event_set_cb: Setting callback for event 18
[   33.810002] tisp_event_set_cb: Event 18 callback set to c0686d0c
[   33.810008] tisp_event_set_cb: Setting callback for event 2
[   33.810014] tisp_event_set_cb: Event 2 callback set to c0685810
[   33.810019] tiziano_adr_init: ADR processing initialized successfully
[   33.810026] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   33.810031] tiziano_bcsh_init: Initializing BCSH processing
[   33.810036] tiziano_ydns_init: Initializing YDNS processing
[   33.810041] tiziano_rdns_init: Initializing RDNS processing
[   33.810047] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   33.810051] tisp_event_init: Initializing ISP event system
[   33.810059] tisp_event_init: SAFE event system initialized with 20 nodes
[   33.810065] tisp_event_set_cb: Setting callback for event 4
[   33.810071] tisp_event_set_cb: Event 4 callback set to c068583c
[   33.810077] tisp_event_set_cb: Setting callback for event 5
[   33.810083] tisp_event_set_cb: Event 5 callback set to c0685d04
[   33.810088] tisp_event_set_cb: Setting callback for event 7
[   33.810095] tisp_event_set_cb: Event 7 callback set to c06858d0
[   33.810100] tisp_event_set_cb: Setting callback for event 9
[   33.810107] tisp_event_set_cb: Event 9 callback set to c0685958
[   33.810112] tisp_event_set_cb: Setting callback for event 8
[   33.810119] tisp_event_set_cb: Event 8 callback set to c0685a1c
[   33.810124] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   33.810130] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   33.810135] tisp_param_operate_init: Initializing parameter operations
[   33.810143] tisp_netlink_init: Initializing netlink communication
[   33.810148] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   33.810177] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   33.810188] tisp_netlink_init: Netlink socket created successfully
[   33.810195] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   33.810200] tisp_code_create_tuning_node: Device already created, skipping
[   33.810206] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   33.810212] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   33.810219] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   33.810225] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   33.810233] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   33.810241] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   33.810249] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   33.810257] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   33.810265] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   33.810272] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=811cc000, isp_dev->subdevs=811cf274 ***
[   33.810285] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   33.810293] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   33.810298] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   33.810303] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.810310] csi_video_s_stream: sd=85215c00, enable=0
[   33.810317] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   33.810322] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   33.810330] csi_core_ops_init: sd=85215c00, csi_dev=85215c00, enable=0
[   33.810337] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   33.810343] tx_isp_csi_slake_subdev: Disabled clock 1
[   33.810349] tx_isp_csi_slake_subdev: Disabled clock 0
[   33.810355] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   33.810359] ispcore_slake_module: CSI slake success
[   33.810364] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   33.810371] *** tx_isp_vic_slake_subdev: ENTRY - sd=80540000 ***
[   33.810377] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80540000, current state=1 ***
[   33.810384] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   33.810389] ispcore_slake_module: VIC slake success
[   33.810394] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   33.810400] ispcore_slake_module: Managing ISP clocks
[   33.810404] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   33.810411] ispcore_slake_module: Complete, result=0<6>[   33.810417] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   33.810423] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   33.810430] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   33.810437] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   33.810444] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=1 ***
[   33.810451] vin_s_stream: VIN state = 3, enable = 1
[   33.810456] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.810465] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   33.810472] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   33.810478] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   33.810484] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   33.810490] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   33.810497] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   33.810503] gc2053: s_stream called with enable=1
[   33.810510] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.810517] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.810523] gc2053: About to write streaming registers for interface 1
[   33.810529] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.810539] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   33.810863] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.810871] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.810879] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   33.811203] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.811211] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.811217] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.811223] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.811229] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.811235] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.811241] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   33.811248] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   33.811254] gc2053: s_stream called with enable=1
[   33.811261] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.811267] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.811273] gc2053: About to write streaming registers for interface 1
[   33.811279] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.811288] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   33.811599] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.811606] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.811615] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   33.811929] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.811935] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.811942] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.811948] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.811954] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.811960] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.811966] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   33.811972] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   33.829169] csi_core_ops_init: sd=85215c00, csi_dev=85215c00, enable=1
[   33.829181] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   33.871769] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   33.871815] ISP IOCTL: cmd=0x800456d0 arg=0x7fe410f0
[   33.871823] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.871829] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   33.871836] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.871843] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.871849] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.871855] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.871863] VIC activated: state 1 -> 2 (READY)
[   33.871868] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   33.871873] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   33.871879] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   33.871885] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   33.871891] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.871898] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.871905] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.871911] csi_video_s_stream: sd=85215c00, enable=1
[   33.871918] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.871925] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=1 ***
[   33.871932] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.871937] *** vic_core_s_stream: STREAM ON ***
[   33.871942] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.871948] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.871954] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.871963] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   33.871971] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   33.871977] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.871982] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.899169] STREAMING: CPM clocks configured for VIC access
[   33.899183] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.899189] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.899195] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.899201] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.899207] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.899213] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.899222] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.899229] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.899235] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.899241] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.899247] *** VIC unlock: Commands written, checking VIC status register ***
[   33.899253] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.899259] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.899265] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.899271] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.899276] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.899282] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.899359] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.899367] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.899374] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.899381] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.899387] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.899395] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.899401] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.899407] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.899413] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.899419] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.899425] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   33.899431] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.899437] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.899443] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   33.899449] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.899455] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.899461] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.899467] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.899473] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.899479] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.899486] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   33.899491] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.899501] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   33.899507] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.899513] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.899521] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   33.899527] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.899533] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.899538] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.899544] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.899551] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.899557] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.899565] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   33.899571] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.899577] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.899583] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.899590] ispvic_frame_channel_s_stream: arg1=80540000, arg2=1
[   33.899596] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80540000
[   33.899603] ispvic_frame_channel_s_stream[2441]: streamon
[   33.899609] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.899615] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.899621] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.899627] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.899632] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.899639] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.899645] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.899652] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.899658] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.899664] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.899669] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.899675] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.899682] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.899689] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.899697] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.899705] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.899713] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.899720] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.899726] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.899731] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.899737] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.899744] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.899751] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.899756] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.899762] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.899768] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   33.899773] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.899787] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.899795] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   33.899859] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.899870] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   33.899877] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   33.899886] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.899892] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.899897] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.899904] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   33.899911] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   33.900919] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   33.900925] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   33.900930] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   33.901038] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.901145] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.901153] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   33.901158] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   33.901164] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   33.901169] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   33.901176] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   33.901183] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   33.901189] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   33.901195] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   33.639879] tiziano_ydns_init: Initializing YDNS processing
[   33.639884] tiziano_rdns_init: Initializing RDNS processing
[   33.639889] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   33.639903] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x580000 (Binary Ninja EXACT) ***
[   33.639911] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x581000 (Binary Ninja EXACT) ***
[   33.639917] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x582000 (Binary Ninja EXACT) ***
[   33.639924] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x583000 (Binary Ninja EXACT) ***
[   33.639931] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x584000 (Binary Ninja EXACT) ***
[   33.639938] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x584800 (Binary Ninja EXACT) ***
[   33.639945] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x585000 (Binary Ninja EXACT) ***
[   33.639951] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x585800 (Binary Ninja EXACT) ***
[   33.639958] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   33.639965] *** tisp_init: AE0 buffer allocated at 0x00580000 ***
[   33.639971] *** CRITICAL FIX: data_b2f3c initialized to 0x80580000 (prevents stack corruption) ***
[   33.639979] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x588000 (Binary Ninja EXACT) ***
[   33.639986] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x589000 (Binary Ninja EXACT) ***
[   33.639993] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x58a000 (Binary Ninja EXACT) ***
[   33.639999] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x58b000 (Binary Ninja EXACT) ***
[   33.640006] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x58c000 (Binary Ninja EXACT) ***
[   33.640013] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x58c800 (Binary Ninja EXACT) ***
[   33.640020] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x58d000 (Binary Ninja EXACT) ***
[   33.640027] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x58d800 (Binary Ninja EXACT) ***
[   33.640033] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   33.640040] *** tisp_init: AE1 buffer allocated at 0x00588000 ***
[   33.640045] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   33.640051] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   33.640057] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   33.640063] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   33.640069] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   33.640076] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   33.640084] tiziano_ae_params_refresh: Refreshing AE parameters
[   33.640095] tiziano_ae_params_refresh: AE parameters refreshed
[   33.640100] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   33.640107] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   33.640112] tiziano_ae_para_addr: Setting up AE parameter addresses
[   33.640117] tiziano_ae_para_addr: AE parameter addresses configured
[   33.640123] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   33.640130] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   33.640137] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   33.640144] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   33.640151] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   33.640158] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   33.640165] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   33.640171] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   33.640178] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   33.640185] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   33.640191] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   33.640199] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   33.640204] tiziano_ae_set_hardware_param: Parameters written to AE0
[   33.640211] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   33.640217] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   33.640223] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   33.640230] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   33.640237] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   33.640243] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   33.640249] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   33.640256] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   33.640263] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   33.640269] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   33.640276] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   33.640283] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   33.640288] tiziano_ae_set_hardware_param: Parameters written to AE1
[   33.640294] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   33.640301] *** system_irq_func_set: Registered handler c0686a14 at index 10 ***
[   33.658124] *** system_irq_func_set: Registered handler c0686b08 at index 27 ***
[   33.678312] *** system_irq_func_set: Registered handler c0686a14 at index 26 ***
[   33.688388] *** system_irq_func_set: Registered handler c0686bf0 at index 29 ***
[   33.708623] *** system_irq_func_set: Registered handler c0686b7c at index 28 ***
[   33.718699] *** system_irq_func_set: Registered handler c0686c64 at index 30 ***
[   33.736511] *** system_irq_func_set: Registered handler c0686cb8 at index 20 ***
[   33.759160] *** system_irq_func_set: Registered handler c0686d0c at index 18 ***
[   33.777141] *** system_irq_func_set: Registered handler c0686d60 at index 31 ***
[   33.794481] *** system_irq_func_set: Registered handler c0686db4 at index 11 ***
[   33.809314] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   33.809336] tiziano_deflicker_expt: Generated 119 LUT entries
[   33.809342] tisp_event_set_cb: Setting callback for event 1
[   33.809350] tisp_event_set_cb: Event 1 callback set to c0686614
[   33.809355] tisp_event_set_cb: Setting callback for event 6
[   33.809362] tisp_event_set_cb: Event 6 callback set to c0685b74
[   33.809367] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   33.809373] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   33.809381] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   33.809388] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   33.809395] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   33.809400] tiziano_awb_init: AWB hardware blocks enabled
[   33.809405] tiziano_gamma_init: Initializing Gamma processing
[   33.809411] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   33.809470] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   33.809475] tiziano_gib_init: Initializing GIB processing
[   33.809481] tiziano_lsc_init: Initializing LSC processing
[   33.809486] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   33.809493] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   33.809499] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   33.809506] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   33.809511] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   33.809569] tiziano_ccm_init: Initializing Color Correction Matrix
[   33.809574] tiziano_ccm_init: Using linear CCM parameters
[   33.809579] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   33.809586] jz_isp_ccm: EV=64, CT=9984
[   33.809593] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   33.809598] cm_control: saturation=128
[   33.809603] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   33.809610] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   33.809615] tiziano_ccm_init: CCM initialized successfully
[   33.809620] tiziano_dmsc_init: Initializing DMSC processing
[   33.809625] tiziano_sharpen_init: Initializing Sharpening
[   33.809631] tiziano_sharpen_init: Using linear sharpening parameters
[   33.809636] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   33.809643] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   33.809649] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   33.809675] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   33.809682] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   33.809687] tiziano_sharpen_init: Sharpening initialized successfully
[   33.809693] tiziano_sdns_init: Initializing SDNS processing
[   33.809701] tiziano_sdns_init: Using linear SDNS parameters
[   33.809706] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   33.809713] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   33.809719] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   33.809752] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   33.809758] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   33.809764] tiziano_sdns_init: SDNS processing initialized successfully
[   33.809770] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   33.809775] tiziano_mdns_init: Using linear MDNS parameters
[   33.809785] tiziano_mdns_init: MDNS processing initialized successfully
[   33.809791] tiziano_clm_init: Initializing CLM processing
[   33.809796] tiziano_dpc_init: Initializing DPC processing
[   33.809801] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   33.809807] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   33.809815] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   33.809820] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   33.809835] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   33.809841] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   33.809847] tiziano_hldc_init: Initializing HLDC processing
[   33.809853] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   33.809859] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   33.809866] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   33.809873] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   33.809879] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   33.809887] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   33.809893] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   33.809900] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   33.809907] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   33.809914] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   33.809921] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   33.809927] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   33.809935] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   33.809940] tiziano_adr_params_refresh: Refreshing ADR parameters
[   33.809946] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   33.809951] tiziano_adr_params_init: Initializing ADR parameter arrays
[   33.809958] tisp_adr_set_params: Writing ADR parameters to registers
[   33.809990] tisp_adr_set_params: ADR parameters written to hardware
[   33.809996] tisp_event_set_cb: Setting callback for event 18
[   33.810002] tisp_event_set_cb: Event 18 callback set to c0686d0c
[   33.810008] tisp_event_set_cb: Setting callback for event 2
[   33.810014] tisp_event_set_cb: Event 2 callback set to c0685810
[   33.810019] tiziano_adr_init: ADR processing initialized successfully
[   33.810026] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   33.810031] tiziano_bcsh_init: Initializing BCSH processing
[   33.810036] tiziano_ydns_init: Initializing YDNS processing
[   33.810041] tiziano_rdns_init: Initializing RDNS processing
[   33.810047] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   33.810051] tisp_event_init: Initializing ISP event system
[   33.810059] tisp_event_init: SAFE event system initialized with 20 nodes
[   33.810065] tisp_event_set_cb: Setting callback for event 4
[   33.810071] tisp_event_set_cb: Event 4 callback set to c068583c
[   33.810077] tisp_event_set_cb: Setting callback for event 5
[   33.810083] tisp_event_set_cb: Event 5 callback set to c0685d04
[   33.810088] tisp_event_set_cb: Setting callback for event 7
[   33.810095] tisp_event_set_cb: Event 7 callback set to c06858d0
[   33.810100] tisp_event_set_cb: Setting callback for event 9
[   33.810107] tisp_event_set_cb: Event 9 callback set to c0685958
[   33.810112] tisp_event_set_cb: Setting callback for event 8
[   33.810119] tisp_event_set_cb: Event 8 callback set to c0685a1c
[   33.810124] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   33.810130] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   33.810135] tisp_param_operate_init: Initializing parameter operations
[   33.810143] tisp_netlink_init: Initializing netlink communication
[   33.810148] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   33.810177] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   33.810188] tisp_netlink_init: Netlink socket created successfully
[   33.810195] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   33.810200] tisp_code_create_tuning_node: Device already created, skipping
[   33.810206] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   33.810212] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   33.810219] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   33.810225] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   33.810233] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   33.810241] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   33.810249] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   33.810257] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   33.810265] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   33.810272] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=811cc000, isp_dev->subdevs=811cf274 ***
[   33.810285] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   33.810293] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   33.810298] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   33.810303] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.810310] csi_video_s_stream: sd=85215c00, enable=0
[   33.810317] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   33.810322] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   33.810330] csi_core_ops_init: sd=85215c00, csi_dev=85215c00, enable=0
[   33.810337] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   33.810343] tx_isp_csi_slake_subdev: Disabled clock 1
[   33.810349] tx_isp_csi_slake_subdev: Disabled clock 0
[   33.810355] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   33.810359] ispcore_slake_module: CSI slake success
[   33.810364] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   33.810371] *** tx_isp_vic_slake_subdev: ENTRY - sd=80540000 ***
[   33.810377] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80540000, current state=1 ***
[   33.810384] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   33.810389] ispcore_slake_module: VIC slake success
[   33.810394] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   33.810400] ispcore_slake_module: Managing ISP clocks
[   33.810404] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   33.810411] ispcore_slake_module: Complete, result=0<6>[   33.810417] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   33.810423] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   33.810430] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   33.810437] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   33.810444] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=1 ***
[   33.810451] vin_s_stream: VIN state = 3, enable = 1
[   33.810456] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.810465] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   33.810472] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   33.810478] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   33.810484] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   33.810490] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   33.810497] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   33.810503] gc2053: s_stream called with enable=1
[   33.810510] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.810517] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.810523] gc2053: About to write streaming registers for interface 1
[   33.810529] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.810539] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   33.810863] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.810871] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.810879] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   33.811203] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.811211] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.811217] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.811223] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.811229] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.811235] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.811241] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   33.811248] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   33.811254] gc2053: s_stream called with enable=1
[   33.811261] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.811267] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.811273] gc2053: About to write streaming registers for interface 1
[   33.811279] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.811288] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   33.811599] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.811606] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.811615] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   33.811929] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.811935] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.811942] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.811948] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.811954] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.811960] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.811966] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   33.811972] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   33.829169] csi_core_ops_init: sd=85215c00, csi_dev=85215c00, enable=1
[   33.829181] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   33.871769] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   33.871815] ISP IOCTL: cmd=0x800456d0 arg=0x7fe410f0
[   33.871823] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.871829] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   33.871836] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.871843] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.871849] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.871855] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.871863] VIC activated: state 1 -> 2 (READY)
[   33.871868] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   33.871873] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   33.871879] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   33.871885] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   33.871891] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.871898] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.871905] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.871911] csi_video_s_stream: sd=85215c00, enable=1
[   33.871918] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.871925] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=1 ***
[   33.871932] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.871937] *** vic_core_s_stream: STREAM ON ***
[   33.871942] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.871948] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.871954] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.871963] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   33.871971] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   33.871977] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.871982] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.899169] STREAMING: CPM clocks configured for VIC access
[   33.899183] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.899189] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.899195] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.899201] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.899207] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.899213] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.899222] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.899229] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.899235] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.899241] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.899247] *** VIC unlock: Commands written, checking VIC status register ***
[   33.899253] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.899259] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.899265] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.899271] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.899276] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.899282] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.899359] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.899367] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.899374] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.899381] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.899387] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.899395] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.899401] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.899407] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.899413] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.899419] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.899425] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   33.899431] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.899437] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.899443] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   33.899449] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.899455] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.899461] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.899467] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.899473] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.899479] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.899486] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   33.899491] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.899501] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   33.899507] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.899513] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.899521] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   33.899527] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.899533] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.899538] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.899544] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.899551] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.899557] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.899565] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   33.899571] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.899577] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.899583] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.899590] ispvic_frame_channel_s_stream: arg1=80540000, arg2=1
[   33.899596] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80540000
[   33.899603] ispvic_frame_channel_s_stream[2441]: streamon
[   33.899609] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.899615] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.899621] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.899627] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.899632] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.899639] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.899645] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.899652] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.899658] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.899664] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.899669] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.899675] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.899682] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.899689] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.899697] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.899705] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.899713] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.899720] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.899726] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.899731] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.899737] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.899744] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.899751] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.899756] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.899762] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.899768] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   33.899773] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.899787] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.899795] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   33.899859] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.899870] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   33.899877] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   33.899886] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.899892] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.899897] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.899904] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   33.899911] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   33.900919] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   33.900925] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   33.900930] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   33.901038] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.901145] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.901153] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   33.901158] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   33.901164] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   33.901169] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   33.901176] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   33.901183] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   33.901189] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   33.901195] *** tx_vic_enable_irq: completed successfully ***
[   34.322902] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.322916] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   34.322922] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   34.322932] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=1 ***
[   34.322938] vin_s_stream: VIN state = 4, enable = 1
[   34.322944] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.322954] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.322960] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.322966] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.322972] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.322980] gc2053: s_stream called with enable=1
[   34.322987] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.322993] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.322999] gc2053: About to write streaming registers for interface 1
[   34.323005] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.323015] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.323334] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.323341] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.323350] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   34.337342] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.337354] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.337361] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.337369] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.337375] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.337381] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.337388] gc2053: s_stream called with enable=1
[   34.337396] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.337402] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.337408] gc2053: About to write streaming registers for interface 1
[   34.337414] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.337423] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.337741] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.337748] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.337756] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   34.338068] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.338074] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.338081] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.338087] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.338093] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.338099] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.549222] ISP M0 device open called from pid 2260
[   34.549254] *** REFERENCE DRIVER IMPLEMENTATION ***
[   34.549262] ISP M0 tuning buffer allocated: 80608000 (size=0x500c, aligned)
[   34.549268] tisp_par_ioctl global variable set: 80608000
[   34.549322] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   34.549329] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   34.549335] isp_core_tuning_init: Initializing tuning data structure
[   34.549354] isp_core_tuning_init: Tuning data structure initialized at 80610000
[   34.549360] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   34.549366] *** SAFE: mode_flag properly initialized using struct member access ***
[   34.549372] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80610000
[   34.549378] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   34.549384] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   34.549390] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.549398] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.549404] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.549409] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.549414] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.549438] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   34.549446] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   34.549452] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   34.549460] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   34.549466] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   34.549472] CRITICAL: Cannot access saturation field at 80610024 - PREVENTING BadVA CRASH
[   34.549841] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.549854] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   34.549861] Set control: cmd=0x980901 value=128
[   34.549929] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.549937] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   34.549944] Set control: cmd=0x98091b value=128
[   34.550012] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.550020] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   34.550027] Set control: cmd=0x980902 value=128
[   34.550033] tisp_bcsh_saturation: saturation=128
[   34.550038] tiziano_bcsh_update: Updating BCSH parameters
[   34.550046]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   34.550051] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   34.550112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.550120] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   34.550127] Set control: cmd=0x980900 value=128
[   34.550205] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.550214] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   34.550220] Set control: cmd=0x980901 value=128
[   34.550279] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.550288] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   34.550294] Set control: cmd=0x98091b value=128
[   34.550354] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.550362] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   34.550368] Set control: cmd=0x980902 value=128
[   34.550374] tisp_bcsh_saturation: saturation=128
[   34.550379] tiziano_bcsh_update: Updating BCSH parameters
[   34.550386]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   34.550392] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   34.550453] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.550460] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   34.550467] Set control: cmd=0x980900 value=128
[   34.552450] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.552462] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.552468] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.552703] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.552713] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.552718] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.552853] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.552862] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   34.552870] Set control: cmd=0x980914 value=0
[   34.552992] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.553001] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   34.553007] Set control: cmd=0x980915 value=0
[   34.553125] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.553134] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.553140] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.553278] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   34.553290] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   34.553296] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.553304] csi_video_s_stream: sd=85215c00, enable=0
[   34.553310] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   34.553318] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=0 ***
[   34.553325] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.553330] *** vic_core_s_stream: STREAM OFF ***
[   34.553337] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=0 ***
[   34.553344] vin_s_stream: VIN state = 4, enable = 0
[   34.553350] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.553358] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.553365] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.553371] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.553377] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   34.553384] gc2053: s_stream called with enable=0
[   34.553392] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.553398] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   34.553404] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   34.553414] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.553736] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.553744] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.553752] sensor_write: reg=0x3e val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.555018] sensor_write: reg=0x3e val=0x00 SUCCESS
[   34.555032] sensor_write_array: reg[2] 0x3e=0x00 OK
[   34.555038] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.555046] gc2053: Sensor hardware streaming stopped
[   34.555053] gc2053: s_stream called with enable=0
[   34.555060] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.555066] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   34.555072] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   34.555081] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.555400] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.555408] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.555416] sensor_write: reg=0x3e val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.558594] sensor_write: reg=0x3e val=0x00 SUCCESS
[   34.558606] sensor_write_array: reg[2] 0x3e=0x00 OK
[   34.558613] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.558620] gc2053: Sensor hardware streaming stopped
[   34.558635] ISP IOCTL: cmd=0x800456d1 arg=0x7fe410f0
[   34.558643] tx_isp_video_link_destroy: Destroying links for config 0
[   34.558650] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   34.558660] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.558667] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   34.558674] Set control: cmd=0x8000164 value=1
[   34.558681] ISP IOCTL: cmd=0x800456d0 arg=0x7fe410f0
[   34.558687] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.558693] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   34.558698] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   34.558705] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.558712] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.558718] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   34.558724] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   34.558732] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   34.558738] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   34.558744] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.558751] csi_video_s_stream: sd=85215c00, enable=1
[   34.558757] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   34.558764] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=1 ***
[   34.558770] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.558776] *** vic_core_s_stream: STREAM ON ***
[   34.558781] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   34.558787] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   34.558794] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.558802] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.558808] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.558814] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   34.558820] *** STREAMING: Configuring CPM registers for VIC access ***
[   34.558936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.558945] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.558951] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.558957] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.558962] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.579167] STREAMING: CPM clocks configured for VIC access
[   34.579182] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   34.579188] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   34.579194] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   34.579200] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   34.579206] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   34.579212] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   34.579220] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   34.579228] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   34.579234] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   34.579240] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   34.579246] *** VIC unlock: Commands written, checking VIC status register ***
[   34.579252] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   34.579258] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   34.579264] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   34.579269] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   34.579275] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   34.579280] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   34.579356] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   34.579364] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   34.579370] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   34.579378] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   34.579384] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   34.579390] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   34.579397] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   34.579403] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   34.579408] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   34.579414] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   34.579421] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   34.579426] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   34.579432] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   34.579438] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   34.579444] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   34.579450] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   34.579456] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   34.579462] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   34.579468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   34.579474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   34.579481] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   34.579486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   34.579496] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   34.579502] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   34.579508] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   34.579516] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   34.579522] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   34.579527] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   34.579533] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   34.579538] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   34.579545] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   34.579551] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.579559] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   34.579566] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   34.579571] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   34.579578] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   34.579584] ispvic_frame_channel_s_stream: arg1=80540000, arg2=1
[   34.579590] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80540000
[   34.579596] ispvic_frame_channel_s_stream[2441]: streamon
[   34.579603] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   34.579609] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   34.579615] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   34.579620] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   34.579626] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   34.579633] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   34.579639] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   34.579646] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   34.579652] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   34.579658] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   34.579663] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   34.579669] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   34.579676] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   34.579683] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   34.579691] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   34.579698] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   34.579706] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   34.579714] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   34.579720] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   34.579725] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   34.579731] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   34.579738] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   34.579744] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   34.579750] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   34.579755] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.579762] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   34.579767] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   34.579780] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   34.579788] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   34.579852] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   34.579864] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   34.579870] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   34.579879] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   34.579885] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   34.579890] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   34.579897] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   34.579904] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   34.580977] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   34.580984] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   34.580990] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   34.581098] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.581206] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.581213] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   34.581219] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   34.581224] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.581230] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.581236] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.581244] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.581250] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.581255] *** tx_vic_enable_irq: completed successfully ***
[   34.984507] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.984522] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   34.984529] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   34.984538] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=1 ***
[   34.989148] vin_s_stream: VIN state = 3, enable = 1
[   34.989159] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.989169] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.989176] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.989182] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.989188] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.989196] gc2053: s_stream called with enable=1
[   34.989203] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.989209] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.989215] gc2053: About to write streaming registers for interface 1
[   34.989221] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.989231] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.989553] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.989560] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.989569] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   34.989889] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.989897] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.989903] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.989909] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.989916] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.989922] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.989928] gc2053: s_stream called with enable=1
[   34.989935] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.989941] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.989947] gc2053: About to write streaming registers for interface 1
[   34.989953] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.989961] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.990275] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.990282] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.990291] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   34.994586] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.994599] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.994605] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.994613] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.994620] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.994626] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.994927] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.994939] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   34.994945] Set control: cmd=0x980918 value=2
[   34.995094] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995104] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995110] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995245] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995255] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995261] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995396] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995401] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995535] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995685] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995694] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995700] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995835] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995841] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995973] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995983] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995989] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.996116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.996125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.996131] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.996344] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.996353] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.996359] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.996493] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.996503] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.996508] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
d[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[   34.553290] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   34.553296] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.553304] csi_video_s_stream: sd=85215c00, enable=0
[   34.553310] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   34.553318] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=0 ***
[   34.553325] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.553330] *** vic_core_s_stream: STREAM OFF ***
[   34.553337] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=0 ***
[   34.553344] vin_s_stream: VIN state = 4, enable = 0
[   34.553350] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.553358] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.553365] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.553371] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.553377] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   34.553384] gc2053: s_stream called with enable=0
[   34.553392] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.553398] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   34.553404] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   34.553414] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.553736] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.553744] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.553752] sensor_write: reg=0x3e val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.555018] sensor_write: reg=0x3e val=0x00 SUCCESS
[   34.555032] sensor_write_array: reg[2] 0x3e=0x00 OK
[   34.555038] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.555046] gc2053: Sensor hardware streaming stopped
[   34.555053] gc2053: s_stream called with enable=0
[   34.555060] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.555066] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   34.555072] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   34.555081] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.555400] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.555408] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.555416] sensor_write: reg=0x3e val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.558594] sensor_write: reg=0x3e val=0x00 SUCCESS
[   34.558606] sensor_write_array: reg[2] 0x3e=0x00 OK
[   34.558613] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.558620] gc2053: Sensor hardware streaming stopped
[   34.558635] ISP IOCTL: cmd=0x800456d1 arg=0x7fe410f0
[   34.558643] tx_isp_video_link_destroy: Destroying links for config 0
[   34.558650] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   34.558660] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.558667] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   34.558674] Set control: cmd=0x8000164 value=1
[   34.558681] ISP IOCTL: cmd=0x800456d0 arg=0x7fe410f0
[   34.558687] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.558693] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   34.558698] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   34.558705] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.558712] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.558718] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   34.558724] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   34.558732] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   34.558738] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   34.558744] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.558751] csi_video_s_stream: sd=85215c00, enable=1
[   34.558757] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   34.558764] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80540000, enable=1 ***
[   34.558770] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.558776] *** vic_core_s_stream: STREAM ON ***
[   34.558781] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   34.558787] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   34.558794] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.558802] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.558808] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.558814] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   34.558820] *** STREAMING: Configuring CPM registers for VIC access ***
[   34.558936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.558945] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.558951] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.558957] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.558962] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.579167] STREAMING: CPM clocks configured for VIC access
[   34.579182] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   34.579188] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   34.579194] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   34.579200] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   34.579206] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   34.579212] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   34.579220] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   34.579228] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   34.579234] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   34.579240] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   34.579246] *** VIC unlock: Commands written, checking VIC status register ***
[   34.579252] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   34.579258] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   34.579264] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   34.579269] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   34.579275] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   34.579280] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   34.579356] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   34.579364] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   34.579370] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   34.579378] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   34.579384] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   34.579390] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   34.579397] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   34.579403] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   34.579408] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   34.579414] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   34.579421] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   34.579426] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   34.579432] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   34.579438] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   34.579444] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   34.579450] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   34.579456] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   34.579462] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   34.579468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   34.579474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   34.579481] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   34.579486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   34.579496] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   34.579502] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   34.579508] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   34.579516] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   34.579522] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   34.579527] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   34.579533] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   34.579538] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   34.579545] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   34.579551] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.579559] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   34.579566] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   34.579571] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   34.579578] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   34.579584] ispvic_frame_channel_s_stream: arg1=80540000, arg2=1
[   34.579590] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80540000
[   34.579596] ispvic_frame_channel_s_stream[2441]: streamon
[   34.579603] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   34.579609] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   34.579615] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   34.579620] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   34.579626] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   34.579633] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   34.579639] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   34.579646] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   34.579652] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   34.579658] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   34.579663] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   34.579669] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   34.579676] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   34.579683] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   34.579691] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   34.579698] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   34.579706] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   34.579714] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   34.579720] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   34.579725] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   34.579731] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   34.579738] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   34.579744] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   34.579750] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   34.579755] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.579762] ispvic_frame_channel_qbuf: arg1=80540000, arg2=  (null)
[   34.579767] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   34.579780] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   34.579788] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   34.579852] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   34.579864] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   34.579870] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   34.579879] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   34.579885] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   34.579890] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   34.579897] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   34.579904] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   34.580977] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   34.580984] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   34.580990] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   34.581098] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.581206] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.581213] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   34.581219] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   34.581224] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.581230] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.581236] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.581244] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.581250] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.581255] *** tx_vic_enable_irq: completed successfully ***
[   34.984507] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.984522] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   34.984529] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   34.984538] *** vin_s_stream: SAFE implementation - sd=84cdb000, enable=1 ***
[   34.989148] vin_s_stream: VIN state = 3, enable = 1
[   34.989159] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.989169] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   34.989176] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   34.989182] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.989188] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.989196] gc2053: s_stream called with enable=1
[   34.989203] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.989209] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.989215] gc2053: About to write streaming registers for interface 1
[   34.989221] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.989231] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.989553] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.989560] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.989569] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   34.989889] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.989897] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.989903] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.989909] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.989916] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.989922] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.989928] gc2053: s_stream called with enable=1
[   34.989935] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.989941] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.989947] gc2053: About to write streaming registers for interface 1
[   34.989953] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.989961] sensor_write: reg=0xfe val=0x00, client=854d2c00, adapter=i2c0, addr=0x37
[   34.990275] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.990282] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.990291] sensor_write: reg=0x3e val=0x91, client=854d2c00, adapter=i2c0, addr=0x37
[   34.994586] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.994599] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.994605] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.994613] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.994620] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.994626] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.994927] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.994939] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   34.994945] Set control: cmd=0x980918 value=2
[   34.995094] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995104] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995110] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995245] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995255] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995261] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995396] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995401] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995535] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995685] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995694] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995700] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995835] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995841] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.995973] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.995983] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.995989] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.996116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.996125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.996131] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.996344] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.996353] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.996359] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.996493] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.996503] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.996508] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.481871] *** FRAME CHANNEL OPEN: minor=54 ***
[   35.481883] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   35.481889] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   35.481896] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   35.481901] *** SAFE: Frame channel device stored in file->private_data ***
[   35.481907] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   35.481916] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   35.481934] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   35.481941] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   35.481950] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   35.482615] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   35.482625] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   35.482632] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   35.482639] Channel 0: Request 4 buffers, type=1 memory=2
[   35.482645] Channel 0: USERPTR mode - client will provide buffers
[   35.482651] Channel 0: USERPTR mode - 4 user buffers expected
[   35.482661] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 806f3380 ***
[   35.482668] *** Channel 0: VIC active_buffer_count set to 4 ***
[   35.482673] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   35.482680] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   35.482706] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.482714] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.482720] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.482726] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.482734] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.482741] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   35.482748] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.482755] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   35.482761] *** Channel 0: QBUF - Queue buffer index=0 ***
[   35.482767] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.482775] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   35.482782] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.482789] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.482795] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   35.482803] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   35.482811] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   35.482819] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=1 ***
[   35.482826] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   35.482833] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   35.482840] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.482851] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.482857] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.482863] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.482869] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.482877] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.482884] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   35.482891] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.482898] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   35.482904] *** Channel 0: QBUF - Queue buffer index=1 ***
[   35.482910] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.482917] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   35.482923] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.482929] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.482935] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   35.482943] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   35.482951] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   35.482959] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=2 ***
[   35.482965] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   35.482972] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   35.482978] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.482987] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.482993] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.482999] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.483005] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.483013] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   35.483020] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   35.483027] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.483034] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   35.483040] *** Channel 0: QBUF - Queue buffer index=2 ***
[   35.483046] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   35.483053] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   35.483059] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.483065] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.483071] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   35.483079] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   35.483087] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   35.483095] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=3 ***
[   35.483101] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   35.483108] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   35.483114] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.483123] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.483129] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.483135] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.483499] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.483511] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   35.483519] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   35.483527] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.483534] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   35.483540] *** Channel 0: QBUF - Queue buffer index=3 ***
[   35.483546] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   35.483554] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   35.483561] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.483567] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.483574] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   35.483582] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   35.483590] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   35.483598] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=4 ***
[   35.483605] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   35.483611] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   35.483618] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.483722] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   35.483731] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   35.483739] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   35.483745] Channel 0: STREAMON - Enqueuing buffers in driver
[   35.483751] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   35.488073] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.488087] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.488094] *** Channel 0: Frame completion wait ***
[   35.488099] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.488106] *** Channel 0: Frame wait returned 10 ***
[   35.488111] *** Channel 0: Frame was ready, consuming it ***
[   35.488216] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.488225] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.488231] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.488237] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.488247] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.488254] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.488260] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.499187] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.499200] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.499207] *** Channel 0: Frame completion wait ***
[   35.499213] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.545862] *** FRAME CHANNEL OPEN: minor=53 ***
[   35.545874] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   35.545880] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   35.545887] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   35.545892] *** SAFE: Frame channel device stored in file->private_data ***
[   35.545898] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   35.545906] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   35.545924] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   35.545931] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   35.545940] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   35.546782] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   35.546792] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   35.546798] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   35.546806] Channel 1: Request 2 buffers, type=1 memory=2
[   35.546812] Channel 1: USERPTR mode - client will provide buffers
[   35.546818] Channel 1: USERPTR mode - 2 user buffers expected
[   35.546828] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 806f3080 ***
[   35.546834] *** Channel 1: VIC active_buffer_count set to 2 ***
[   35.546840] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   35.546846] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   35.546860] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.546867] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.546873] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.546880] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.546887] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.546894] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   35.546901] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.546908] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   35.546914] *** Channel 1: QBUF - Queue buffer index=0 ***
[   35.546920] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.546928] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   35.546936] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   35.546944] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   35.546951] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   35.546959] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=806f3080, vbm_buffer_count=1 ***
[   35.546966] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   35.546972] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   35.546979] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.546989] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.546996] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.547002] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.547008] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.547015] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.547022] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   35.547029] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.547036] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   35.547042] *** Channel 1: QBUF - Queue buffer index=1 ***
[   35.547048] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.547055] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   35.547062] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   35.547070] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   35.547078] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   35.547085] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=806f3080, vbm_buffer_count=2 ***
[   35.547092] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   35.547098] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   35.547104] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.547196] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   35.547206] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   35.547213] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   35.547219] Channel 1: STREAMON - Enqueuing buffers in driver
[   35.547225] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   35.554126] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.554139] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.554146] *** Channel 1: Frame completion wait ***
[   35.554152] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.554158] *** Channel 1: Frame wait returned 10 ***
[   35.554164] *** Channel 1: Frame was ready, consuming it ***
[   35.554225] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.554233] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.554239] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.554245] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.554255] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.554262] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.554268] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.554284] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.554291] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.554297] *** Channel 1: Frame completion wait ***
[   35.554303] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.559245] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.559258] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.559264] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.559270] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.559276] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.599177] *** Channel 0: Frame wait returned 0 ***
[   35.599190] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.599214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.599222] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.599228] *** Channel 0: Frame completion wait ***
[   35.599234] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.599240] *** Channel 0: Frame wait returned 10 ***
[   35.599245] *** Channel 0: Frame was ready, consuming it ***
[   35.599253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.599260] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.599266] *** Channel 0: Frame completion wait ***
[   35.599271] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.649152] *** Channel 1: Frame wait returned 0 ***
[   35.649164] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.649186] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.649194] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.649200] *** Channel 1: Frame completion wait ***
[   35.649206] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.649212] *** Channel 1: Frame wait returned 10 ***
[   35.649217] *** Channel 1: Frame was ready, consuming it ***
[   35.649225] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.649232] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.649237] *** Channel 1: Frame completion wait ***
[   35.649243] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.679152] *** Channel 0: DQBUF wait returned 0 ***
[   35.679164] *** Channel 0: DQBUF timeout, generating frame ***
[   35.679173] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   35.679212] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.679220] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.679227] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.679232] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.679238] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.679358] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.679367] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.679374] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.679380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.679389] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.679396] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.679403] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.689107] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.689157] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.689164] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.689170] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.689178] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.689185] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   35.689192] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.689200] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   35.689206] *** Channel 0: QBUF - Queue buffer index=0 ***
[   35.689212] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.689219] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   35.689226] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.689232] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.689240] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   35.689248] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   35.689256] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   35.689263] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=4 ***
[   35.689270] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   35.689276] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   35.689289] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.689365] *** Channel 0: DQBUF wait returned 19 ***
[   35.689388] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   35.689405] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.689412] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.689419] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.689424] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.689430] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.689559] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.689571] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.689578] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.689584] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.689594] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.689600] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.689607] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.699174] *** Channel 0: Frame wait returned 0 ***
[   35.699189] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.699215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.699223] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.699230] *** Channel 0: Frame completion wait ***
[   35.699236] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.699242] *** Channel 0: Frame wait returned 10 ***
[   35.699248] *** Channel 0: Frame was ready, consuming it ***
[   35.699256] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.699262] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.699268] *** Channel 0: Frame completion wait ***
[   35.699274] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.700569] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.700582] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.700589] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.700596] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.700603] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.700610] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   35.700617] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.700624] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   35.700630] *** Channel 0: QBUF - Queue buffer index=1 ***
[   35.700636] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.700644] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   35.700651] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.700658] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.700664] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   35.700672] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   35.700680] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   35.700688] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=4 ***
[   35.700695] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   35.700702] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   35.700714] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.700780] *** Channel 0: Frame wait returned 10 ***
[   35.700787] *** Channel 0: Frame was ready, consuming it ***
[   35.700800] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.700806] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.700813] *** Channel 0: Frame completion wait ***
[   35.700818] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.749166] *** Channel 1: DQBUF wait returned 0 ***
[   35.749178] *** Channel 1: DQBUF timeout, generating frame ***
[   35.749188] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   35.749335] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.749345] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.749351] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.749357] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.749367] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.749374] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.749381] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.749398] *** Channel 1: Frame wait returned 0 ***
[   35.749405] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.749417] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.749424] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.749430] *** Channel 1: Frame completion wait ***
[   35.749436] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.749442] *** Channel 1: Frame wait returned 10 ***
[   35.749448] *** Channel 1: Frame was ready, consuming it ***
[   35.749456] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.749462] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.749468] *** Channel 1: Frame completion wait ***
[   35.749473] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.751135] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.751148] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.751155] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.751161] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.751168] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.751176] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   35.751183] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.751190] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   35.751196] *** Channel 1: QBUF - Queue buffer index=0 ***
[   35.751202] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.751210] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   35.751217] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   35.751225] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   35.751233] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   35.751241] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=806f3080, vbm_buffer_count=2 ***
[   35.751248] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   35.751254] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   35.751266] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.751354] *** Channel 1: Frame wait returned 10 ***
[   35.751361] *** Channel 1: Frame was ready, consuming it ***
[   35.751374] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.751382] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.751388] *** Channel 1: Frame completion wait ***
[   35.751394] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.799148] *** Channel 0: Frame wait returned 0 ***
[   35.799160] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.799180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.799187] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.799194] *** Channel 0: Frame completion wait ***
[   35.799199] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.799205] *** Channel 0: Frame wait returned 10 ***
[   35.799211] *** Channel 0: Frame was ready, consuming it ***
[   35.799218] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.799226] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.799231] *** Channel 0: Frame completion wait ***
[   35.799236] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.849200] *** Channel 1: Frame wait returned 0 ***
[   35.849212] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.849231] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.849238] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.849245] *** Channel 1: Frame completion wait ***
[   35.849250] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.849256] *** Channel 1: Frame wait returned 10 ***
[   35.849262] *** Channel 1: Frame was ready, consuming it ***
[   35.849270] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.849276] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.849282] *** Channel 1: Frame completion wait ***
[   35.849288] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.889150] *** Channel 0: DQBUF wait returned 0 ***
[   35.889161] *** Channel 0: DQBUF timeout, generating frame ***
[   35.889170] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   35.889194] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.889202] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.889208] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.889214] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.889219] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.889346] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.889355] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.889362] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.889368] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.889377] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.889384] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.889390] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.899158] *** Channel 0: Frame wait returned 0 ***
[   35.899171] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.899202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.899210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.899216] *** Channel 0: Frame completion wait ***
[   35.899222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.899228] *** Channel 0: Frame wait returned 10 ***
[   35.899234] *** Channel 0: Frame was ready, consuming it ***
[   35.899242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.899248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.899254] *** Channel 0: Frame completion wait ***
[   35.899260] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.899432] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.899442] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.899449] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.899455] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.899462] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   35.899470] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   35.899476] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.899484] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   35.899490] *** Channel 0: QBUF - Queue buffer index=2 ***
[   35.899496] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   35.899504] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   35.899510] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.899518] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.899524] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   35.899532] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   35.899540] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   35.899548] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=4 ***
[   35.899555] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   35.899562] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   35.899573] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.899638] *** Channel 0: DQBUF wait returned 19 ***
[   35.899649] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   35.899666] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.899673] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.899679] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.899684] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.899690] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.899829] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.899842] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.899848] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.899854] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.899864] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.899871] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.899878] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.909985] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.909998] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.910004] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.910011] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.910018] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   35.910026] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   35.910032] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.910040] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   35.910046] *** Channel 0: QBUF - Queue buffer index=3 ***
[   35.910052] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   35.910060] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   35.910066] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.910073] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.910080] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   35.910088] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   35.910115] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   35.910124] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=806f3380, vbm_buffer_count=4 ***
[   35.910130] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   35.910137] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   35.910148] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.910288] *** Channel 0: Frame wait returned 9 ***
[   35.910296] *** Channel 0: Frame was ready, consuming it ***
[   35.910312] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.910319] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.910326] *** Channel 0: Frame completion wait ***
[   35.910331] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.949149] *** Channel 1: DQBUF wait returned 0 ***
[   35.949160] *** Channel 1: DQBUF timeout, generating frame ***
[   35.949169] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   35.949290] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.949300] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.949306] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.949312] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.949322] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80533c00 (name=gc2053) ***
[   35.949330] *** tx_isp_get_sensor: Found real sensor: 80533c00 ***
[   35.949336] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.949354] *** Channel 1: Frame wait returned 0 ***
[   35.949361] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.949372] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.949379] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.949386] *** Channel 1: Frame completion wait ***
[   35.949391] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.949397] *** Channel 1: Frame wait returned 10 ***
[   35.949403] *** Channel 1: Frame was ready, consuming it ***
[   35.949410] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.949417] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.949423] *** Channel 1: Frame completion wait ***
[   35.949428] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.951822] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.951835] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.951842] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.951848] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.951855] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.951862] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   35.951870] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.951876] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   35.951883] *** Channel 1: QBUF - Queue buffer index=1 ***
[   35.951906] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.951914] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   35.951922] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   35.951930] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   35.951938] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   35.951946] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=806f3080, vbm_buffer_count=2 ***
[   35.951952] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   35.951959] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   35.951970] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.952060] *** Channel 1: Frame wait returned 10 ***
[   35.952067] *** Channel 1: Frame was ready, consuming it ***
[   35.952081] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.952088] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.952094] *** Channel 1: Frame completion wait ***
[   35.952100] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.009150] *** Channel 0: Frame wait returned 0 ***
[   36.009161] *** Channel 0: Frame wait timeout/error, generating frame ***
[   36.009182] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.009189] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.009196] *** Channel 0: Frame completion wait ***
[   36.009201] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.009207] *** Channel 0: Frame wait returned 10 ***
[   36.009213] *** Channel 0: Frame was ready, consuming it ***
[   36.009220] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.009227] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.009232] *** Channel 0: Frame completion wait ***
[   36.009238] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 150.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 150.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 150.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 150.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 600.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 870.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 870.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 830.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 90.000 ms)
root@ing-wyze-cam3-a000 ~# 
