void T_1 F_1 ( void )\r\n{\r\nV_1 = F_2 ( F_3 ( V_2 ) ) ;\r\nV_3 = F_4 ( V_4 | V_5 | V_6 ) ;\r\n}\r\nvoid F_5 ( unsigned int V_7 )\r\n{\r\nF_6 ( L_1 ) ;\r\nF_7 ( V_7 ) ;\r\nF_6 ( L_2 ,\r\nV_8 << ( V_9 - 10 ) ) ;\r\nF_6 ( L_3 , V_10 ) ;\r\nF_6 ( L_4 , F_8 () ) ;\r\n#if 0\r\nprintk("%ld pages in page table cache\n",pgtable_cache_size);\r\n#ifndef F_9\r\nif (sparc_cpu_model == sun4m || sparc_cpu_model == sun4d)\r\nprintk("%ld entries in page dir cache\n",pgd_cache_size);\r\n#endif\r\n#endif\r\n}\r\nvoid T_1 F_10 ( int V_11 )\r\n{\r\nint V_12 ;\r\nV_13 = F_11 ( V_11 * sizeof( struct V_14 ) , V_15 , 0UL ) ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) {\r\nstruct V_14 * V_16 ;\r\nV_16 = ( V_13 + V_12 ) ;\r\nV_16 -> V_17 = V_12 ;\r\nV_16 -> V_18 = NULL ;\r\n}\r\nV_19 . V_20 = V_19 . V_21 = & V_19 ;\r\nV_22 . V_20 = V_22 . V_21 = & V_22 ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ )\r\nF_12 ( V_13 + V_12 ) ;\r\n}\r\nunsigned long F_13 ( void )\r\n{\r\nint V_23 ;\r\nint V_24 = 0 ;\r\nfor ( V_23 = 0 ; V_25 [ V_23 ] . V_26 != 0 ; V_23 ++ ) {\r\nunsigned long V_27 = V_25 [ V_23 ] . V_28 >> V_9 ;\r\nunsigned long V_29 = ( V_25 [ V_23 ] . V_28 + V_25 [ V_23 ] . V_26 ) >> V_9 ;\r\nif ( V_29 <= V_30 )\r\ncontinue;\r\nif ( V_27 < V_30 )\r\nV_27 = V_30 ;\r\nV_24 += V_29 - V_27 ;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic unsigned long F_14 ( void )\r\n{\r\nint V_23 ;\r\nunsigned long V_31 = V_32 + ( V_33 >> V_9 ) ;\r\nunsigned long V_34 , V_35 ;\r\nV_35 = ( V_25 [ 0 ] . V_28 + V_25 [ 0 ] . V_26 ) >> V_9 ;\r\nfor ( V_23 = 1 ; V_25 [ V_23 ] . V_26 != 0 ; V_23 ++ ) {\r\nV_34 = V_25 [ V_23 ] . V_28 >> V_9 ;\r\nif ( V_34 >= V_31 ) {\r\nif ( V_35 < V_31 )\r\nV_31 = V_35 ;\r\nbreak;\r\n}\r\nV_35 = ( V_25 [ V_23 ] . V_28 + V_25 [ V_23 ] . V_26 ) >> V_9 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nunsigned long T_1 F_15 ( unsigned long * V_36 )\r\n{\r\nunsigned long V_37 , V_27 ;\r\nunsigned long V_38 = 0UL ;\r\nunsigned long V_39 , V_40 , V_41 ;\r\nint V_23 ;\r\nV_40 = 0UL ;\r\nfor ( V_23 = 0 ; V_25 [ V_23 ] . V_26 != 0 ; V_23 ++ ) {\r\nV_38 = V_25 [ V_23 ] . V_28 +\r\nV_25 [ V_23 ] . V_26 ;\r\nV_40 += V_25 [ V_23 ] . V_26 ;\r\nif ( V_42 ) {\r\nif ( V_40 > V_42 ) {\r\nunsigned long V_43 = V_40 - V_42 ;\r\nV_40 -= V_43 ;\r\nV_38 -= V_43 ;\r\nV_25 [ V_23 ] . V_26 -= V_43 ;\r\nif ( V_25 [ V_23 ] . V_26 == 0 ) {\r\nV_25 [ V_23 ] . V_28 = 0xdeadbeef ;\r\n} else {\r\nV_25 [ V_23 + 1 ] . V_26 = 0 ;\r\nV_25 [ V_23 + 1 ] . V_28 = 0xdeadbeef ;\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\nV_27 = ( unsigned long ) F_16 ( F_17 ( ( unsigned long ) & V_44 ) ) ;\r\nV_27 >>= V_9 ;\r\nV_39 = V_27 ;\r\nV_45 = V_38 >> V_9 ;\r\nV_30 = V_45 ;\r\nV_46 = V_47 = V_45 ;\r\nif ( V_30 > V_32 + ( V_33 >> V_9 ) ) {\r\nV_46 = V_32 + ( V_33 >> V_9 ) ;\r\nV_30 = F_14 () ;\r\nF_6 ( V_48 L_5 ,\r\nF_13 () >> ( 20 - V_9 ) ) ;\r\n}\r\n#ifdef F_18\r\nif ( V_49 ) {\r\nif ( V_49 >= ( unsigned long ) & V_44 - 2 * V_50 )\r\nV_49 -= V_51 ;\r\nV_52 = V_49 + V_53 ;\r\nV_54 = V_52 + V_55 ;\r\nif ( V_54 > V_38 ) {\r\nF_6 ( V_56 L_6\r\nL_7 ,\r\nV_54 , V_38 ) ;\r\nV_52 = 0 ;\r\n}\r\nif ( V_52 ) {\r\nif ( V_52 >= ( V_27 << V_9 ) &&\r\nV_52 < ( V_27 << V_9 ) + 2 * V_50 )\r\nV_39 = F_17 ( V_54 ) >> V_9 ;\r\n}\r\n}\r\n#endif\r\nV_37 = F_19 ( F_20 ( 0 ) , V_39 , V_32 ,\r\nV_30 ) ;\r\n* V_36 = 0 ;\r\nfor ( V_23 = 0 ; V_25 [ V_23 ] . V_26 != 0 ; V_23 ++ ) {\r\nunsigned long V_34 , V_35 ;\r\nV_34 = V_25 [ V_23 ] . V_28 >> V_9 ;\r\nif ( V_34 >= V_30 )\r\nbreak;\r\nV_35 = ( V_25 [ V_23 ] . V_28 + V_25 [ V_23 ] . V_26 ) >> V_9 ;\r\nif ( V_35 > V_30 )\r\nV_35 = V_30 ;\r\nif ( V_35 <= V_34 )\r\ncontinue;\r\nV_41 = ( V_35 - V_34 ) << V_9 ;\r\n* V_36 += V_35 - V_34 ;\r\nF_21 ( V_25 [ V_23 ] . V_28 , V_41 ) ;\r\n}\r\n#ifdef F_18\r\nif ( V_52 ) {\r\nV_41 = V_54 - V_52 ;\r\nF_22 ( V_52 , V_41 , V_57 ) ;\r\n* V_36 -= F_17 ( V_41 ) >> V_9 ;\r\nV_52 = ( V_52 - V_53 ) + V_58 ;\r\nV_54 = ( V_54 - V_53 ) + V_58 ;\r\n}\r\n#endif\r\nV_41 = ( V_27 << V_9 ) - V_53 ;\r\nF_22 ( V_53 , V_41 , V_57 ) ;\r\n* V_36 -= F_17 ( V_41 ) >> V_9 ;\r\nV_41 = V_37 ;\r\nF_22 ( ( V_39 << V_9 ) , V_41 , V_57 ) ;\r\n* V_36 -= F_17 ( V_41 ) >> V_9 ;\r\nreturn V_45 ;\r\n}\r\nvoid F_23 ( void )\r\n{\r\nF_24 ( V_59 [ 0 ] , V_59 [ 1 ] ) ;\r\n}\r\nvoid T_1 F_25 ( void )\r\n{\r\nswitch( V_60 ) {\r\ncase V_61 :\r\ncase V_62 :\r\ncase V_63 :\r\nF_26 () ;\r\nV_64 = 0xe0000000 ;\r\nF_27 ( V_64 , 0xe0000000 ) ;\r\nbreak;\r\ncase V_65 :\r\nF_28 () ;\r\ncase V_66 :\r\ncase V_67 :\r\nF_29 () ;\r\nV_64 = 0x50000000 ;\r\nF_27 ( V_64 , 0x50000000 ) ;\r\nbreak;\r\ndefault:\r\nF_30 ( L_8 ) ;\r\nF_30 ( L_9 , V_60 ) ;\r\nF_30 ( L_10 ) ;\r\nF_31 () ;\r\n}\r\nV_68 [ 0 ] = V_69 ;\r\nV_68 [ 1 ] = V_70 ;\r\nV_68 [ 2 ] = V_71 ;\r\nV_68 [ 3 ] = V_71 ;\r\nV_68 [ 4 ] = V_70 ;\r\nV_68 [ 5 ] = V_70 ;\r\nV_68 [ 6 ] = V_71 ;\r\nV_68 [ 7 ] = V_71 ;\r\nV_68 [ 8 ] = V_69 ;\r\nV_68 [ 9 ] = V_70 ;\r\nV_68 [ 10 ] = V_72 ;\r\nV_68 [ 11 ] = V_72 ;\r\nV_68 [ 12 ] = V_70 ;\r\nV_68 [ 13 ] = V_70 ;\r\nV_68 [ 14 ] = V_72 ;\r\nV_68 [ 15 ] = V_72 ;\r\nF_32 () ;\r\nF_33 () ;\r\nF_34 () ;\r\nF_35 () ;\r\n}\r\nstatic void T_1 F_36 ( void )\r\n{\r\nint V_23 ;\r\nfor ( V_23 = 0 ; V_25 [ V_23 ] . V_26 ; V_23 ++ ) {\r\nunsigned long V_73 , V_74 ;\r\nV_73 = V_25 [ V_23 ] . V_28 ;\r\nV_74 = V_73 + V_25 [ V_23 ] . V_26 ;\r\nwhile ( V_73 < V_74 ) {\r\nF_37 ( V_73 >> 20 , V_75 ) ;\r\nV_73 += V_50 ;\r\n}\r\n}\r\n}\r\nstatic void F_38 ( unsigned long V_27 , unsigned long V_29 )\r\n{\r\nunsigned long V_31 ;\r\n#ifdef F_39\r\nF_6 ( L_11 , V_27 , V_29 ) ;\r\n#endif\r\nfor ( V_31 = V_27 ; V_31 < V_29 ; V_31 ++ ) {\r\nstruct V_76 * V_76 = F_40 ( V_31 ) ;\r\nF_41 ( V_76 ) ;\r\nF_42 ( V_76 ) ;\r\nF_43 ( V_76 ) ;\r\nV_77 ++ ;\r\n}\r\n}\r\nvoid T_1 F_44 ( void )\r\n{\r\nint V_78 = 0 ;\r\nint V_79 = 0 ;\r\nint V_80 = 0 ;\r\nint V_81 = 0 ;\r\nint V_23 ;\r\nif ( V_82 + V_83 * V_50 >= V_84 ) {\r\nF_30 ( L_12 ) ;\r\nF_30 ( L_13 ,\r\nV_82 ,\r\n( unsigned long ) V_82 + V_83 * V_50 ,\r\nV_84 ) ;\r\nF_30 ( L_14 ) ;\r\nF_31 () ;\r\n}\r\nmemset ( ( void * ) & V_85 , 0 , V_50 ) ;\r\nV_23 = V_86 >> ( ( 20 - V_9 ) + 5 ) ;\r\nV_23 += 1 ;\r\nV_75 = ( unsigned long * )\r\nF_11 ( V_23 << 2 , V_15 , 0UL ) ;\r\nif ( V_75 == NULL ) {\r\nF_30 ( L_15 ) ;\r\nF_31 () ;\r\n}\r\nmemset ( V_75 , 0 , V_23 << 2 ) ;\r\nF_36 () ;\r\nV_87 = V_86 - V_32 ;\r\nV_88 = F_45 ( V_30 << V_9 ) ;\r\nV_10 = F_46 () ;\r\nfor ( V_23 = 0 ; V_25 [ V_23 ] . V_26 != 0 ; V_23 ++ ) {\r\nunsigned long V_27 = V_25 [ V_23 ] . V_28 >> V_9 ;\r\nunsigned long V_29 = ( V_25 [ V_23 ] . V_28 + V_25 [ V_23 ] . V_26 ) >> V_9 ;\r\nV_89 += V_25 [ V_23 ] . V_26 >> V_9 ;\r\nif ( V_29 <= V_46 )\r\ncontinue;\r\nif ( V_27 < V_46 )\r\nV_27 = V_46 ;\r\nF_38 ( V_27 , V_29 ) ;\r\n}\r\nV_10 += V_77 ;\r\nV_78 = ( ( ( unsigned long ) & V_90 ) - ( ( unsigned long ) & V_91 ) ) ;\r\nV_78 = F_17 ( V_78 ) >> V_9 ;\r\nV_79 = ( ( ( unsigned long ) & V_92 ) - ( ( unsigned long ) & V_90 ) ) ;\r\nV_79 = F_17 ( V_79 ) >> V_9 ;\r\nV_80 = ( ( ( unsigned long ) & V_93 ) - ( ( unsigned long ) & V_94 ) ) ;\r\nV_80 = F_17 ( V_80 ) >> V_9 ;\r\nfor ( V_23 = 0 ; V_23 < V_30 ; V_23 ++ )\r\nif ( F_47 ( V_23 >> ( 20 - V_9 ) , V_75 )\r\n&& F_48 ( F_40 ( V_23 ) ) )\r\nV_81 ++ ;\r\nF_6 ( V_95 L_16 ,\r\nF_8 () << ( V_9 - 10 ) ,\r\nV_89 << ( V_9 - 10 ) ,\r\nV_78 << ( V_9 - 10 ) ,\r\nV_81 << ( V_9 - 10 ) ,\r\nV_79 << ( V_9 - 10 ) ,\r\nV_80 << ( V_9 - 10 ) ,\r\nV_77 << ( V_9 - 10 ) ) ;\r\n}\r\nvoid F_49 ( void )\r\n{\r\nunsigned long V_96 ;\r\nunsigned long V_97 ;\r\nV_96 = ( unsigned long ) ( & V_94 ) ;\r\nV_97 = ( unsigned long ) ( & V_93 ) - V_96 ;\r\nfor (; V_96 < ( unsigned long ) ( & V_93 ) ; V_96 += V_50 ) {\r\nstruct V_76 * V_98 ;\r\nmemset ( ( void * ) V_96 , V_99 , V_50 ) ;\r\nV_98 = F_50 ( V_96 ) ;\r\nF_41 ( V_98 ) ;\r\nF_42 ( V_98 ) ;\r\nF_43 ( V_98 ) ;\r\nV_10 ++ ;\r\nV_89 ++ ;\r\n}\r\nF_6 ( V_95 L_17 ,\r\nV_97 >> 10 ) ;\r\n}\r\nvoid F_51 ( unsigned long V_73 , unsigned long V_74 )\r\n{\r\nif ( V_73 < V_74 )\r\nF_6 ( V_95 L_18 ,\r\n( V_74 - V_73 ) >> 10 ) ;\r\nfor (; V_73 < V_74 ; V_73 += V_50 ) {\r\nstruct V_76 * V_98 ;\r\nmemset ( ( void * ) V_73 , V_99 , V_50 ) ;\r\nV_98 = F_50 ( V_73 ) ;\r\nF_41 ( V_98 ) ;\r\nF_42 ( V_98 ) ;\r\nF_43 ( V_98 ) ;\r\nV_10 ++ ;\r\nV_89 ++ ;\r\n}\r\n}\r\nvoid F_52 ( struct V_76 * V_76 )\r\n{\r\nunsigned long V_100 = ( unsigned long ) F_53 ( V_76 ) ;\r\nif ( V_100 )\r\nF_54 ( V_100 ) ;\r\n}
