
*** Running vivado
    with args -log vc707_gbt_example_design.vdi -applog -m64 -messageDb vivado.pb -mode batch -source vc707_gbt_example_design.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source vc707_gbt_example_design.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.dcp' for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll'
INFO: [Project 1-454] Reading design checkpoint 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/xlx_k7v7_tx_pll.dcp' for cell 'txPll'
INFO: [Project 1-454] Reading design checkpoint 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vio_synth_1/xlx_k7v7_vio.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/xlx_k7v7_vivado_debug.dcp' for cell 'rxIla'
INFO: [Project 1-454] Reading design checkpoint 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/xlx_k7v7_vivado_debug.dcp' for cell 'txILa'
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll_board.xdc] for cell 'txPll/inst'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll_board.xdc] for cell 'txPll/inst'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xdc] for cell 'txPll/inst'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xdc] for cell 'txPll/inst'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xdc] for cell 'vio'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xdc] for cell 'vio'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/ila_v6_0/constraints/ila.xdc] for cell 'rxIla'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/ila_v6_0/constraints/ila.xdc] for cell 'rxIla'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/ila_v6_0/constraints/ila.xdc] for cell 'txILa'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/ila_v6_0/constraints/ila.xdc] for cell 'txILa'
Parsing XDC File [D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_io.xdc]
Finished Parsing XDC File [D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_io.xdc]
Parsing XDC File [D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_timingclosure.xdc]
Finished Parsing XDC File [D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_timingclosure.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/xlx_k7v7_tx_pll.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vio_synth_1/xlx_k7v7_vio.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/xlx_k7v7_vivado_debug.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/xlx_k7v7_vivado_debug.dcp'
Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [d:/gbt_fpga/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 664.539 ; gain = 457.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 664.539 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "df243d56aa3a15a6".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1275.406 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f0a510d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.414 ; gain = 19.105
Implement Debug Cores | Checksum: 254462218

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded BUFGCE cells
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c2876b17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.438 ; gain = 19.129

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 19 cells.
Phase 3 Constant Propagation | Checksum: 1babdd4d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.438 ; gain = 19.129

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 384 unconnected nets.
INFO: [Opt 31-11] Eliminated 60 unconnected cells.
Phase 4 Sweep | Checksum: 214fa0591

Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1275.438 ; gain = 19.129

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1275.438 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 214fa0591

Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1275.438 ; gain = 19.129

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 2c0c89546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1450.273 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2c0c89546

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1450.273 ; gain = 174.836
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1450.273 ; gain = 785.734
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1450.273 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/vc707_gbt_example_design_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1450.273 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: c92f008f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.273 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: c92f008f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: c92f008f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a03df3d8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4f07ada

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1ae5148b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 18eaae838

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 18eaae838

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 18eaae838

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 18eaae838

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18eaae838

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 2 Global Placement
SimPL: WL = 1191889 (408700, 783189)
SimPL: WL = 915468 (275712, 639756)
SimPL: WL = 902063 (266642, 635421)
SimPL: WL = 902047 (266906, 635141)
SimPL: WL = 901747 (266432, 635315)
Phase 2 Global Placement | Checksum: 1f66ed8aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f66ed8aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186c309a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 265ba7c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 265ba7c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 22026429a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 22026429a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1fd5b5ecf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1fd5b5ecf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fd5b5ecf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fd5b5ecf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1fd5b5ecf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ca9e14a8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ca9e14a8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1d38ba6c0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1d38ba6c0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d38ba6c0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1bb2d2af4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1bb2d2af4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1bb2d2af4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.065. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 186c39364

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 12b03a018

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b03a018

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
Ending Placer Task | Checksum: 77d19382

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1450.273 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.797 . Memory (MB): peak = 1450.273 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1450.273 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1450.273 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1450.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 48c31451 ConstDB: 0 ShapeSum: 2f0e7f31 RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: 17dcbc9a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1697.301 ; gain = 247.027

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17dcbc9a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 1697.301 ; gain = 247.027

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17dcbc9a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 1702.480 ; gain = 252.207
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 218a9750b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1832.813 ; gain = 382.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.041  | TNS=0.000  | WHS=-0.403 | THS=-391.104|

Phase 2 Router Initialization | Checksum: 117ab33d3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b297c10d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 935
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 102cf0f22

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.547  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7af041c1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539
Phase 4 Rip-up And Reroute | Checksum: 7af041c1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d5997b30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d5997b30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d5997b30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539
Phase 5 Delay and Skew Optimization | Checksum: d5997b30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1744b20c9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1832.813 ; gain = 382.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.639  | TNS=0.000  | WHS=-0.104 | THS=-1.154 |

Phase 6 Post Hold Fix | Checksum: 11a0c63cd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.216835 %
  Global Horizontal Routing Utilization  = 0.289354 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b46259ca

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b46259ca

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e250f111

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1832.813 ; gain = 382.539

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 6f0f2a90

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1832.813 ; gain = 382.539
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.639  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 6f0f2a90

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1832.813 ; gain = 382.539
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1832.813 ; gain = 382.539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1832.813 ; gain = 382.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.813 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/gbt_fpga/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/vc707_gbt_example_design_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (REQP-53) must_use_ref_clock - GTXE2_COMMON cell gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxCommon: An input reference clock pin should be used (unless this is just to set needed configuration).
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal txPll/inst/clkfbout_xlx_k7v7_tx_pll on the txPll/inst/plle2_adv_inst/CLKFBOUT pin of txPll/inst/plle2_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vc707_gbt_example_design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 2094.277 ; gain = 261.465
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file vc707_gbt_example_design.hwdef
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 22:26:56 2016...
