Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 21:46:11 2019
| Host         : Laszlo-LPT running 64-bit major release  (build 9200)
| Command      : report_drc -file img_proc_hw_wrapper_drc_opted.rpt -pb img_proc_hw_wrapper_drc_opted.pb -rpx img_proc_hw_wrapper_drc_opted.rpx
| Design       : img_proc_hw_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 4          |
| DPOP-1 | Warning  | PREG Output pipelining | 2          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP img_proc_hw_i/comp_d_map_0/U0/tmp_3_i_i_fu_599_p2 input img_proc_hw_i/comp_d_map_0/U0/tmp_3_i_i_fu_599_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP img_proc_hw_i/comp_d_map_0/U0/tmp_3_i_i_fu_599_p2 input img_proc_hw_i/comp_d_map_0/U0/tmp_3_i_i_fu_599_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP img_proc_hw_i/comp_d_map_0/U0/tmp_i_i_9_fu_575_p2 input img_proc_hw_i/comp_d_map_0/U0/tmp_i_i_9_fu_575_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP img_proc_hw_i/comp_d_map_0/U0/tmp_i_i_9_fu_575_p2 input img_proc_hw_i/comp_d_map_0/U0/tmp_i_i_9_fu_575_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP img_proc_hw_i/comp_d_map_0/U0/tmp_3_i_i_fu_599_p2 output img_proc_hw_i/comp_d_map_0/U0/tmp_3_i_i_fu_599_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP img_proc_hw_i/comp_d_map_0/U0/tmp_i_i_9_fu_575_p2 output img_proc_hw_i/comp_d_map_0/U0/tmp_i_i_9_fu_575_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>


