[02/28 14:38:29     0s] 
[02/28 14:38:29     0s] Cadence Innovus(TM) Implementation System.
[02/28 14:38:29     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/28 14:38:29     0s] 
[02/28 14:38:29     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[02/28 14:38:29     0s] Options:	-common_ui 
[02/28 14:38:29     0s] Date:		Tue Feb 28 14:38:29 2023
[02/28 14:38:29     0s] Host:		pgmicro01 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[02/28 14:38:29     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/28 14:38:29     0s] 
[02/28 14:38:29     0s] License:
[02/28 14:38:29     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/28 14:38:29     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/28 14:38:43    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/28 14:38:43    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[02/28 14:38:43    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[02/28 14:38:43    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[02/28 14:38:43    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[02/28 14:38:43    11s] @(#)CDS: CPE v15.20-p002
[02/28 14:38:43    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[02/28 14:38:43    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[02/28 14:38:43    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/28 14:38:43    11s] @(#)CDS: RCDB 11.6
[02/28 14:38:43    11s] --- Running on pgmicro01 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[02/28 14:38:43    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_57231_pgmicro01_enrico.pizzol_tnGoRf.

[02/28 14:38:43    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_57231_pgmicro01_enrico.pizzol_tnGoRf.
[02/28 14:38:43    11s] 
[02/28 14:38:44    13s] 
[02/28 14:38:44    13s] **INFO:  MMMC transition support version v31-84 
[02/28 14:38:44    13s] 
[02/28 14:38:45    13s] Loading fill procedures ...
[02/28 14:38:53    15s] [DEV]innovus 1> source physical/1_init.tcl 
Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[02/28 14:39:41    25s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[02/28 14:39:41    25s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[02/28 14:39:41    25s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[02/28 14:39:42    26s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[02/28 14:39:42    26s] 
[02/28 14:39:42    26s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[02/28 14:39:42    26s] 
[02/28 14:39:42    26s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[02/28 14:39:42    26s] Set DBUPerIGU to M2 pitch 630.
[02/28 14:39:43    26s] 
[02/28 14:39:43    26s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-200' for more detail.
[02/28 14:39:44    27s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/28 14:39:44    27s] To increase the message display limit, refer to the product command reference manual.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/28 14:39:44    27s] Type 'man IMPLF-201' for more detail.
[02/28 14:39:44    27s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/28 14:39:44    27s] To increase the message display limit, refer to the product command reference manual.
[02/28 14:39:44    27s] 
[02/28 14:39:44    27s] viaInitial starts at Tue Feb 28 14:39:44 2023
[02/28 14:39:44    27s] viaInitial ends at Tue Feb 28 14:39:44 2023
[02/28 14:39:44    27s] *** Begin netlist parsing (mem=539.7M) ***
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/28 14:39:44    27s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/28 14:39:44    27s] To increase the message display limit, refer to the product command reference manual.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/28 14:39:44    27s] Created 1225 new cells from 2 timing libraries.
[02/28 14:39:44    27s] Reading netlist ...
[02/28 14:39:44    27s] Backslashed names will retain backslash and a trailing blank character.
[02/28 14:39:44    27s] Reading verilog netlist 'innovus/riscv_steel_core.v.v'
[02/28 14:39:44    28s] 
[02/28 14:39:44    28s] *** Memory Usage v#1 (Current mem = 547.719M, initial mem = 173.848M) ***
[02/28 14:39:44    28s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=547.7M) ***
[02/28 14:39:44    28s] Top level cell is riscv_steel_core.
[02/28 14:39:44    28s] ** Removed 1 unused lib cells.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/28 14:39:44    28s] Type 'man IMPTS-282' for more detail.
[02/28 14:39:44    28s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[02/28 14:39:44    28s] To increase the message display limit, refer to the product command reference manual.
[02/28 14:39:44    28s] Hooked 1224 DB cells to tlib cells.
[02/28 14:39:44    28s] Starting recursive module instantiation check.
[02/28 14:39:44    28s] No recursion found.
[02/28 14:39:44    28s] Building hierarchical netlist for Cell riscv_steel_core ...
[02/28 14:39:44    28s] *** Netlist is unique.
[02/28 14:39:44    28s] ** info: there are 1283 modules.
[02/28 14:39:44    28s] ** info: there are 6817 stdCell insts.
[02/28 14:39:45    28s] 
[02/28 14:39:45    28s] *** Memory Usage v#1 (Current mem = 601.480M, initial mem = 173.848M) ***
[02/28 14:39:45    28s] Set Default Net Delay as 1000 ps.
[02/28 14:39:45    28s] Set Default Net Load as 0.5 pF. 
[02/28 14:39:45    28s] Set Default Input Pin Transition as 0.1 ps.
[02/28 14:39:45    28s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/28 14:39:45    28s] Type 'man IMPFP-3961' for more detail.
[02/28 14:39:45    29s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/28 14:39:45    29s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[02/28 14:39:45    29s] Cap table was created using Encounter 07.10-s219_1.
[02/28 14:39:45    29s] Process name: xc018m6_typ.
[02/28 14:39:45    29s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/28 14:39:45    29s] Type 'man IMPEXT-2773' for more detail.
[02/28 14:39:45    29s] Importing multi-corner RC tables ... 
[02/28 14:39:45    29s] Summary of Active RC-Corners : 
[02/28 14:39:45    29s]  
[02/28 14:39:45    29s]  Analysis View: default_emulate_view
[02/28 14:39:45    29s]     RC-Corner Name        : default_emulate_rc_corner
[02/28 14:39:45    29s]     RC-Corner Index       : 0
[02/28 14:39:45    29s]     RC-Corner Temperature : 25 Celsius
[02/28 14:39:45    29s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[02/28 14:39:45    29s]     RC-Corner PreRoute Res Factor         : 1
[02/28 14:39:45    29s]     RC-Corner PreRoute Cap Factor         : 1
[02/28 14:39:45    29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/28 14:39:45    29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/28 14:39:45    29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/28 14:39:45    29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/28 14:39:45    29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/28 14:39:45    29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/28 14:39:45    29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/28 14:39:45    29s] *Info: initialize multi-corner CTS.
[02/28 14:39:45    29s] Reading timing constraints file 'innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc' ...
[02/28 14:39:45    29s] Current (total cpu=0:00:28.7, real=0:01:16, peak res=337.2M, current mem=712.3M)
[02/28 14:39:45    29s] riscv_steel_core
[02/28 14:39:45    29s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7404).
[02/28 14:39:45    29s] 
[02/28 14:39:45    29s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7405).
[02/28 14:39:45    29s] 
[02/28 14:39:45    29s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7406).
[02/28 14:39:45    29s] 
[02/28 14:39:45    29s] INFO (CTE): Reading of timing constraints file innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[02/28 14:39:45    29s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=354.7M, current mem=730.5M)
[02/28 14:39:45    29s] Current (total cpu=0:00:28.9, real=0:01:16, peak res=354.7M, current mem=730.5M)
[02/28 14:39:45    29s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[02/28 14:39:45    29s] Summary for sequential cells idenfication: 
[02/28 14:39:45    29s] Identified SBFF number: 128
[02/28 14:39:45    29s] Identified MBFF number: 0
[02/28 14:39:45    29s] Not identified SBFF number: 0
[02/28 14:39:45    29s] Not identified MBFF number: 0
[02/28 14:39:45    29s] Number of sequential cells which are not FFs: 106
[02/28 14:39:45    29s] 
[02/28 14:39:45    29s] Total number of combinational cells: 511
[02/28 14:39:45    29s] Total number of sequential cells: 234
[02/28 14:39:45    29s] Total number of tristate cells: 64
[02/28 14:39:45    29s] Total number of level shifter cells: 0
[02/28 14:39:45    29s] Total number of power gating cells: 0
[02/28 14:39:45    29s] Total number of isolation cells: 0
[02/28 14:39:45    29s] Total number of power switch cells: 0
[02/28 14:39:45    29s] Total number of pulse generator cells: 0
[02/28 14:39:45    29s] Total number of always on buffers: 0
[02/28 14:39:45    29s] Total number of retention cells: 0
[02/28 14:39:45    29s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[02/28 14:39:45    29s] Total number of usable buffers: 10
[02/28 14:39:45    29s] List of unusable buffers:
[02/28 14:39:45    29s] Total number of unusable buffers: 0
[02/28 14:39:45    29s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[02/28 14:39:45    29s] Total number of usable inverters: 13
[02/28 14:39:45    29s] List of unusable inverters:
[02/28 14:39:45    29s] Total number of unusable inverters: 0
[02/28 14:39:45    29s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[02/28 14:39:45    29s] Total number of identified usable delay cells: 14
[02/28 14:39:45    29s] List of identified unusable delay cells:
[02/28 14:39:45    29s] Total number of identified unusable delay cells: 0
[02/28 14:39:45    29s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :13.23
[02/28 14:39:45    29s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :13.42
[02/28 14:39:45    29s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :13.23
[02/28 14:39:45    29s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :13.42
[02/28 14:39:45    29s] Adjusting core size to PlacementGrid : width :544.95 height : 541.68
[02/28 14:39:45    29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/28 14:39:45    29s] [DEV]innovus 2> source physical/2_power_plan.tcl 

[02/28 14:40:00    31s] The power planner created 8 wires.
[02/28 14:40:00    31s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 899.4M) ***
[02/28 14:40:00    31s] *** Begin SPECIAL ROUTE on Tue Feb 28 14:40:00 2023 ***
[02/28 14:40:00    31s] SPECIAL ROUTE ran on directory: /home/inf01185/enrico.pizzol/cci-2/steel/synthesis
[02/28 14:40:00    31s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.70Ghz)
[02/28 14:40:00    31s] 
[02/28 14:40:00    31s] Begin option processing ...
[02/28 14:40:00    31s] srouteConnectPowerBump set to false
[02/28 14:40:00    31s] routeSelectNet set to "gnd vdd"
[02/28 14:40:00    31s] routeSpecial set to true
[02/28 14:40:00    31s] srouteBlockPin set to "useLef"
[02/28 14:40:00    31s] srouteBottomLayerLimit set to 1
[02/28 14:40:00    31s] srouteBottomTargetLayerLimit set to 1
[02/28 14:40:00    31s] srouteConnectConverterPin set to false
[02/28 14:40:00    31s] srouteCrossoverViaBottomLayer set to 1
[02/28 14:40:00    31s] srouteCrossoverViaTopLayer set to 6
[02/28 14:40:00    31s] srouteFollowCorePinEnd set to 3
[02/28 14:40:00    31s] srouteJogControl set to "preferWithChanges differentLayer"
[02/28 14:40:00    31s] sroutePadPinAllPorts set to true
[02/28 14:40:00    31s] sroutePreserveExistingRoutes set to true
[02/28 14:40:00    31s] srouteRoutePowerBarPortOnBothDir set to true
[02/28 14:40:00    31s] srouteStopBlockPin set to "nearestTarget"
[02/28 14:40:00    31s] srouteTopLayerLimit set to 6
[02/28 14:40:00    31s] srouteTopTargetLayerLimit set to 6
[02/28 14:40:00    31s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1518.00 megs.
[02/28 14:40:00    31s] 
[02/28 14:40:00    31s] Reading DB technology information...
[02/28 14:40:00    31s] Finished reading DB technology information.
[02/28 14:40:00    31s] Reading floorplan and netlist information...
[02/28 14:40:00    31s] Finished reading floorplan and netlist information.
[02/28 14:40:00    32s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/28 14:40:00    32s] Read in 825 macros, 142 used
[02/28 14:40:00    32s] Read in 134 components
[02/28 14:40:00    32s]   134 core components: 134 unplaced, 0 placed, 0 fixed
[02/28 14:40:00    32s] Read in 266 logical pins
[02/28 14:40:00    32s] Read in 266 nets
[02/28 14:40:00    32s] Read in 7 special nets, 2 routed
[02/28 14:40:00    32s] Read in 268 terminals
[02/28 14:40:00    32s] 2 nets selected.
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s] Begin power routing ...
[02/28 14:40:00    32s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/28 14:40:00    32s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/28 14:40:00    32s] Type 'man IMPSR-1256' for more detail.
[02/28 14:40:00    32s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/28 14:40:00    32s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/28 14:40:00    32s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/28 14:40:00    32s] Type 'man IMPSR-1256' for more detail.
[02/28 14:40:00    32s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/28 14:40:00    32s] CPU time for FollowPin 0 seconds
[02/28 14:40:00    32s] CPU time for FollowPin 0 seconds
[02/28 14:40:00    32s]   Number of IO ports routed: 0
[02/28 14:40:00    32s]   Number of Block ports routed: 0
[02/28 14:40:00    32s]   Number of Stripe ports routed: 0
[02/28 14:40:00    32s]   Number of Core ports routed: 220
[02/28 14:40:00    32s]   Number of Pad ports routed: 0
[02/28 14:40:00    32s]   Number of Power Bump ports routed: 0
[02/28 14:40:00    32s]   Number of Followpin connections: 111
[02/28 14:40:00    32s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1530.00 megs.
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s]  Begin updating DB with routing results ...
[02/28 14:40:00    32s]  Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
[02/28 14:40:00    32s] Pin and blockage extraction finished
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s] sroute post-processing starts at Tue Feb 28 14:40:00 2023
[02/28 14:40:00    32s] The viaGen is rebuilding shadow vias for net gnd.
[02/28 14:40:00    32s] sroute post-processing ends at Tue Feb 28 14:40:00 2023
[02/28 14:40:00    32s] 
[02/28 14:40:00    32s] sroute post-processing starts at Tue Feb 28 14:40:00 2023
[02/28 14:40:00    32s] The viaGen is rebuilding shadow vias for net vdd.
[02/28 14:40:00    32s] sroute post-processing ends at Tue Feb 28 14:40:00 2023
[02/28 14:40:00    32s] sroute: Total CPU time used = 0:0:0
[02/28 14:40:00    32s] sroute: Total Real time used = 0:0:0
[02/28 14:40:00    32s] sroute: Total Memory used = 44.44 megs
[02/28 14:40:00    32s] sroute: Total Peak Memory used = 944.85 megs
[02/28 14:40:00    32s] #spOpts: VtWidth no_cmu 
[02/28 14:40:00    32s] Core basic site is core
[02/28 14:40:00    32s] Estimated cell power/ground rail width = 0.915 um
[02/28 14:40:00    32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:40:00    32s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/28 14:40:00    32s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/28 14:40:01    32s] For 3108 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/28 14:40:01    32s] Inserted 3108 well-taps <FEED1> cells (prefix WELLTAP).
[02/28 14:40:01    32s] 
[02/28 14:40:01    32s] Starting stripe generation ...
[02/28 14:40:01    32s] Non-Default setAddStripeOption Settings :
[02/28 14:40:01    32s]   NONE
[02/28 14:40:01    32s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 13.48 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[02/28 14:40:01    32s] Stripe generation is complete; vias are now being generated.
[02/28 14:40:01    32s] The power planner created 43 wires.
[02/28 14:40:01    32s] *** Ending Stripe Generation (totcpu: 0:00:00.2,real: 0:00:00.0, mem: 948.8M) ***
[02/28 14:40:01    32s] [DEV]innovus 3> source physical/3_pin_clock.tcl 
[02/28 14:40:22    35s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/28 14:40:22    35s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/28 14:40:22    35s] *** Starting place_design default flow ***
[02/28 14:40:22    35s] **INFO: Enable pre-place timing setting for timing analysis
[02/28 14:40:22    35s] Set Using Default Delay Limit as 101.
[02/28 14:40:22    35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/28 14:40:22    35s] Set Default Net Delay as 0 ps.
[02/28 14:40:22    35s] Set Default Net Load as 0 pF. 
[02/28 14:40:22    35s] **INFO: Analyzing IO path groups for slack adjustment
[02/28 14:40:22    36s] Effort level <high> specified for reg2reg_tmp.57231 path_group
[02/28 14:40:22    36s] #################################################################################
[02/28 14:40:22    36s] # Design Stage: PreRoute
[02/28 14:40:22    36s] # Design Name: riscv_steel_core
[02/28 14:40:22    36s] # Design Mode: 90nm
[02/28 14:40:22    36s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:40:22    36s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:40:22    36s] # Signoff Settings: SI Off 
[02/28 14:40:22    36s] #################################################################################
[02/28 14:40:22    36s] Calculate delays in Single mode...
[02/28 14:40:22    36s] Topological Sorting (CPU = 0:00:00.0, MEM = 970.7M, InitMEM = 970.7M)
[02/28 14:40:22    36s] siFlow : Timing analysis mode is single, using late cdB files
[02/28 14:40:25    39s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:40:25    39s] End delay calculation. (MEM=1142.87 CPU=0:00:01.8 REAL=0:00:02.0)
[02/28 14:40:25    39s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1142.9M) ***
[02/28 14:40:26    39s] *** Start delete_buffer_trees ***
[02/28 14:40:26    39s] Info: Detect buffers to remove automatically.
[02/28 14:40:26    39s] Analyzing netlist ...
[02/28 14:40:26    39s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/28 14:40:26    40s] Updating netlist
[02/28 14:40:26    40s] 
[02/28 14:40:26    40s] *summary: 48 instances (buffers/inverters) removed
[02/28 14:40:26    40s] *** Finish delete_buffer_trees (0:00:00.6) ***
[02/28 14:40:26    40s] **INFO: Disable pre-place timing setting for timing analysis
[02/28 14:40:26    40s] Set Using Default Delay Limit as 1000.
[02/28 14:40:26    40s] Set Default Net Delay as 1000 ps.
[02/28 14:40:26    40s] Set Default Net Load as 0.5 pF. 
[02/28 14:40:26    40s] Deleted 0 physical inst  (cell - / prefix -).
[02/28 14:40:26    40s] Did not delete 3108 physical insts as they were marked preplaced.
[02/28 14:40:26    40s] *** Starting "NanoPlace(TM) placement v#2 (mem=1134.8M)" ...
[02/28 14:40:26    40s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/28 14:40:26    40s] Type 'man IMPTS-403' for more detail.
[02/28 14:40:32    45s] *** Build Buffered Sizing Timing Model
[02/28 14:40:32    45s] (cpu=0:00:05.5 mem=1134.9M) ***
[02/28 14:40:33    46s] *** Build Virtual Sizing Timing Model
[02/28 14:40:33    46s] (cpu=0:00:06.5 mem=1146.9M) ***
[02/28 14:40:33    46s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/28 14:40:33    46s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[02/28 14:40:33    46s] Define the scan chains before using this option.
[02/28 14:40:33    46s] Type 'man IMPSP-9042' for more detail.
[02/28 14:40:33    46s] #std cell=9891 (3108 fixed + 6783 movable) #block=0 (0 floating + 0 preplaced)
[02/28 14:40:33    46s] #ioInst=0 #net=7263 #term=26685 #term/net=3.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=264
[02/28 14:40:33    46s] stdCell: 9891 single + 0 double + 0 multi
[02/28 14:40:33    46s] Total standard cell length = 38.1320 (mm), area = 0.1861 (mm^2)
[02/28 14:40:33    46s] Core basic site is core
[02/28 14:40:33    47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:40:33    47s] Apply auto density screen in pre-place stage.
[02/28 14:40:33    47s] Auto density screen increases utilization from 0.632 to 0.639
[02/28 14:40:33    47s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.1M
[02/28 14:40:33    47s] Average module density = 0.639.
[02/28 14:40:33    47s] Density for the design = 0.639.
[02/28 14:40:33    47s]        = stdcell_area 57419 sites (176529 um^2) / alloc_area 89843 sites (276212 um^2).
[02/28 14:40:33    47s] Pin Density = 0.2779.
[02/28 14:40:33    47s]             = total # of pins 26685 / total area 96015.
[02/28 14:40:33    47s] === lastAutoLevel = 8 
[02/28 14:40:35    48s] Clock gating cells determined by native netlist tracing.
[02/28 14:40:35    48s] Effort level <high> specified for reg2reg path_group
[02/28 14:40:35    49s] Effort level <high> specified for reg2cgate path_group
[02/28 14:40:36    49s] Iteration  1: Total net bbox = 3.008e-09 (1.80e-09 1.20e-09)
[02/28 14:40:36    49s]               Est.  stn bbox = 3.285e-09 (1.96e-09 1.33e-09)
[02/28 14:40:36    49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1177.5M
[02/28 14:40:36    49s] Iteration  2: Total net bbox = 3.008e-09 (1.80e-09 1.20e-09)
[02/28 14:40:36    49s]               Est.  stn bbox = 3.285e-09 (1.96e-09 1.33e-09)
[02/28 14:40:36    49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1177.5M
[02/28 14:40:37    50s] Iteration  3: Total net bbox = 4.166e+02 (1.85e+02 2.32e+02)
[02/28 14:40:37    50s]               Est.  stn bbox = 5.732e+02 (2.60e+02 3.14e+02)
[02/28 14:40:37    50s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1179.5M
[02/28 14:40:37    50s] Total number of setup views is 1.
[02/28 14:40:37    50s] Total number of active setup views is 1.
[02/28 14:40:41    54s] Iteration  4: Total net bbox = 2.186e+05 (1.47e+05 7.16e+04)
[02/28 14:40:41    54s]               Est.  stn bbox = 2.886e+05 (1.96e+05 9.28e+04)
[02/28 14:40:41    54s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1180.5M
[02/28 14:40:46    58s] Iteration  5: Total net bbox = 2.491e+05 (1.44e+05 1.05e+05)
[02/28 14:40:46    58s]               Est.  stn bbox = 3.431e+05 (2.00e+05 1.43e+05)
[02/28 14:40:46    58s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1180.5M
[02/28 14:40:54    67s] Iteration  6: Total net bbox = 2.902e+05 (1.69e+05 1.22e+05)
[02/28 14:40:54    67s]               Est.  stn bbox = 4.030e+05 (2.35e+05 1.68e+05)
[02/28 14:40:54    67s]               cpu = 0:00:08.6 real = 0:00:08.0 mem = 1214.5M
[02/28 14:40:54    67s] 
[02/28 14:40:54    67s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/28 14:40:54    67s] enableMT= 3
[02/28 14:40:54    67s] useHNameCompare= 3 (lazy mode)
[02/28 14:40:54    67s] doMTMainInit= 1
[02/28 14:40:54    67s] doMTFlushLazyWireDelete= 1
[02/28 14:40:54    67s] useFastLRoute= 0
[02/28 14:40:54    67s] useFastCRoute= 1
[02/28 14:40:54    67s] doMTNetInitAdjWires= 1
[02/28 14:40:54    67s] wireMPoolNoThreadCheck= 1
[02/28 14:40:54    67s] allMPoolNoThreadCheck= 1
[02/28 14:40:54    67s] doNotUseMPoolInCRoute= 1
[02/28 14:40:54    67s] doMTSprFixZeroViaCodes= 1
[02/28 14:40:54    67s] doMTDtrRoute1CleanupA= 1
[02/28 14:40:54    67s] doMTDtrRoute1CleanupB= 1
[02/28 14:40:54    67s] doMTWireLenCalc= 0
[02/28 14:40:54    67s] doSkipQALenRecalc= 1
[02/28 14:40:54    67s] doMTMainCleanup= 1
[02/28 14:40:54    67s] doMTMoveCellTermsToMSLayer= 1
[02/28 14:40:54    67s] doMTConvertWiresToNewViaCode= 1
[02/28 14:40:54    67s] doMTRemoveAntenna= 1
[02/28 14:40:54    67s] doMTCheckConnectivity= 1
[02/28 14:40:54    67s] enableRuntimeLog= 0
[02/28 14:40:55    67s] Congestion driven padding in post-place stage.
[02/28 14:40:55    67s] Congestion driven padding increases utilization from 0.823 to 0.823
[02/28 14:40:55    67s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.5M
[02/28 14:40:55    68s] Iteration  7: Total net bbox = 3.371e+05 (1.92e+05 1.46e+05)
[02/28 14:40:55    68s]               Est.  stn bbox = 4.507e+05 (2.58e+05 1.93e+05)
[02/28 14:40:55    68s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1214.5M
[02/28 14:40:57    70s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[02/28 14:40:59    72s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[02/28 14:40:59    72s] Iteration  8: Total net bbox = 3.371e+05 (1.92e+05 1.46e+05)
[02/28 14:40:59    72s]               Est.  stn bbox = 4.507e+05 (2.58e+05 1.93e+05)
[02/28 14:40:59    72s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1214.5M
[02/28 14:41:07    80s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/28 14:41:07    80s] Congestion driven padding in post-place stage.
[02/28 14:41:07    80s] Congestion driven padding increases utilization from 0.823 to 0.824
[02/28 14:41:07    80s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.5M
[02/28 14:41:07    80s] Iteration  9: Total net bbox = 3.445e+05 (1.93e+05 1.52e+05)
[02/28 14:41:07    80s]               Est.  stn bbox = 4.590e+05 (2.59e+05 2.00e+05)
[02/28 14:41:07    80s]               cpu = 0:00:08.1 real = 0:00:08.0 mem = 1214.5M
[02/28 14:41:09    82s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[02/28 14:41:11    84s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[02/28 14:41:11    84s] Iteration 10: Total net bbox = 3.445e+05 (1.93e+05 1.52e+05)
[02/28 14:41:11    84s]               Est.  stn bbox = 4.590e+05 (2.59e+05 2.00e+05)
[02/28 14:41:11    84s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1214.5M
[02/28 14:41:25    98s] Iteration 11: Total net bbox = 3.530e+05 (1.97e+05 1.56e+05)
[02/28 14:41:25    98s]               Est.  stn bbox = 4.623e+05 (2.59e+05 2.03e+05)
[02/28 14:41:25    98s]               cpu = 0:00:14.2 real = 0:00:14.0 mem = 1214.5M
[02/28 14:41:25    98s] Iteration 12: Total net bbox = 3.530e+05 (1.97e+05 1.56e+05)
[02/28 14:41:25    98s]               Est.  stn bbox = 4.623e+05 (2.59e+05 2.03e+05)
[02/28 14:41:25    98s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.5M
[02/28 14:41:25    98s] Iteration 13: Total net bbox = 3.530e+05 (1.97e+05 1.56e+05)
[02/28 14:41:25    98s]               Est.  stn bbox = 4.623e+05 (2.59e+05 2.03e+05)
[02/28 14:41:25    98s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.5M
[02/28 14:41:25    98s] *** cost = 3.530e+05 (1.97e+05 1.56e+05) (cpu for global=0:00:49.7) real=0:00:50.0***
[02/28 14:41:25    98s] Info: 40 clock gating cells identified, 40 (on average) moved
[02/28 14:41:26    99s] riscv_steel_core
[02/28 14:41:26    99s] Core Placement runtime cpu: 0:00:40.7 real: 0:00:41.0
[02/28 14:41:26    99s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/28 14:41:26    99s] Type 'man IMPSP-9025' for more detail.
[02/28 14:41:26    99s] #spOpts: mergeVia=F 
[02/28 14:41:26    99s] Core basic site is core
[02/28 14:41:26    99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:41:26    99s] *** Starting refinePlace (0:01:39 mem=1189.4M) ***
[02/28 14:41:26    99s] Total net length = 3.533e+05 (1.968e+05 1.565e+05) (ext = 3.931e+04)
[02/28 14:41:26    99s] # spcSbClkGt: 40
[02/28 14:41:26    99s] Starting refinePlace ...
[02/28 14:41:26    99s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:26    99s] default core: bins with density >  0.75 = 2.78 % ( 4 / 144 )
[02/28 14:41:26    99s] Density distribution unevenness ratio = 7.256%
[02/28 14:41:26    99s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:41:26    99s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1189.4MB) @(0:01:39 - 0:01:39).
[02/28 14:41:26    99s] Move report: preRPlace moves 6783 insts, mean move: 4.20 um, max move: 72.96 um
[02/28 14:41:26    99s] 	Max move on inst (integer_file_instance_Q_reg[6][20]): (374.54, 488.23) --> (303.03, 486.78)
[02/28 14:41:26    99s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/28 14:41:26    99s] wireLenOptFixPriorityInst 0 inst fixed
[02/28 14:41:26    99s] Placement tweakage begins.
[02/28 14:41:26    99s] wire length = 4.595e+05
[02/28 14:41:27   100s] wire length = 4.397e+05
[02/28 14:41:27   100s] Placement tweakage ends.
[02/28 14:41:27   100s] Move report: tweak moves 1823 insts, mean move: 10.18 um, max move: 63.31 um
[02/28 14:41:27   100s] 	Max move on inst (integer_file_instance_g31374): (197.82, 413.58) --> (251.37, 403.82)
[02/28 14:41:27   100s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=1189.4MB) @(0:01:39 - 0:01:40).
[02/28 14:41:27   100s] Move report: legalization moves 1651 insts, mean move: 3.59 um, max move: 25.67 um
[02/28 14:41:27   100s] 	Max move on inst (integer_file_instance_Q_reg[25][26]): (538.65, 355.02) --> (517.86, 350.14)
[02/28 14:41:27   100s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1189.4MB) @(0:01:40 - 0:01:40).
[02/28 14:41:27   100s] Move report: Detail placement moves 6783 insts, mean move: 6.14 um, max move: 73.72 um
[02/28 14:41:27   100s] 	Max move on inst (integer_file_instance_g32579): (265.80, 415.08) --> (200.34, 423.34)
[02/28 14:41:27   100s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1189.4MB
[02/28 14:41:27   100s] Statistics of distance of Instance movement in refine placement:
[02/28 14:41:27   100s]   maximum (X+Y) =        73.72 um
[02/28 14:41:27   100s]   inst (integer_file_instance_g32579) with max move: (265.802, 415.081) -> (200.34, 423.34)
[02/28 14:41:27   100s]   mean    (X+Y) =         6.14 um
[02/28 14:41:27   100s] Total instances flipped for WireLenOpt: 744
[02/28 14:41:27   100s] Total instances moved : 6783
[02/28 14:41:27   100s] Summary Report:
[02/28 14:41:27   100s] Instances move: 6783 (out of 6783 movable)
[02/28 14:41:27   100s] Mean displacement: 6.14 um
[02/28 14:41:27   100s] Max displacement: 73.72 um (Instance: integer_file_instance_g32579) (265.802, 415.081) -> (200.34, 423.34)
[02/28 14:41:27   100s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[02/28 14:41:27   100s] Total net length = 3.539e+05 (1.970e+05 1.569e+05) (ext = 4.021e+04)
[02/28 14:41:27   100s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1189.4MB) @(0:01:39 - 0:01:40).
[02/28 14:41:27   100s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1189.4MB
[02/28 14:41:27   100s] *** Finished refinePlace (0:01:40 mem=1189.4M) ***
[02/28 14:41:27   100s] Total net length = 3.613e+05 (2.032e+05 1.581e+05) (ext = 4.042e+04)
[02/28 14:41:27   100s] *** End of Placement (cpu=0:01:00, real=0:01:01, mem=1189.4M) ***
[02/28 14:41:27   100s] #spOpts: mergeVia=F 
[02/28 14:41:27   100s] Core basic site is core
[02/28 14:41:27   100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:41:27   100s] default core: bins with density >  0.75 = 1.39 % ( 2 / 144 )
[02/28 14:41:27   100s] Density distribution unevenness ratio = 6.955%
[02/28 14:41:27   100s] *** Free Virtual Timing Model ...(mem=1189.4M)
[02/28 14:41:27   100s] Starting IO pin assignment...
[02/28 14:41:27   100s] The design is not routed. Using flight-line based method for pin assignment.
[02/28 14:41:27   100s] Completed IO pin assignment.
[02/28 14:41:27   100s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:41:27   100s] UM:                                                                   final
[02/28 14:41:28   100s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:41:28   100s] UM:                                                                   global_place
[02/28 14:41:28   100s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/28 14:41:28   100s] Starting congestion repair ...
[02/28 14:41:28   100s] (I)       Reading DB...
[02/28 14:41:28   100s] (I)       congestionReportName   : 
[02/28 14:41:28   100s] [NR-eagl] buildTerm2TermWires    : 1
[02/28 14:41:28   100s] [NR-eagl] doTrackAssignment      : 1
[02/28 14:41:28   100s] (I)       dumpBookshelfFiles     : 0
[02/28 14:41:28   100s] [NR-eagl] numThreads             : 1
[02/28 14:41:28   100s] [NR-eagl] honorMsvRouteConstraint: false
[02/28 14:41:28   100s] (I)       honorPin               : false
[02/28 14:41:28   100s] (I)       honorPinGuide          : true
[02/28 14:41:28   100s] (I)       honorPartition         : false
[02/28 14:41:28   100s] (I)       allowPartitionCrossover: false
[02/28 14:41:28   100s] (I)       honorSingleEntry       : true
[02/28 14:41:28   100s] (I)       honorSingleEntryStrong : true
[02/28 14:41:28   100s] (I)       handleViaSpacingRule   : false
[02/28 14:41:28   100s] (I)       PDConstraint           : none
[02/28 14:41:28   100s] [NR-eagl] honorClockSpecNDR      : 0
[02/28 14:41:28   100s] (I)       routingEffortLevel     : 3
[02/28 14:41:28   100s] [NR-eagl] minRouteLayer          : 2
[02/28 14:41:28   100s] [NR-eagl] maxRouteLayer          : 2147483647
[02/28 14:41:28   100s] (I)       numRowsPerGCell        : 1
[02/28 14:41:28   100s] (I)       speedUpLargeDesign     : 0
[02/28 14:41:28   100s] (I)       speedUpBlkViolationClean: 0
[02/28 14:41:28   100s] (I)       autoGCellMerging       : 1
[02/28 14:41:28   100s] (I)       multiThreadingTA       : 0
[02/28 14:41:28   100s] (I)       punchThroughDistance   : -1
[02/28 14:41:28   100s] (I)       blockedPinEscape       : 0
[02/28 14:41:28   100s] (I)       blkAwareLayerSwitching : 0
[02/28 14:41:28   100s] (I)       betterClockWireModeling: 0
[02/28 14:41:28   100s] (I)       scenicBound            : 1.15
[02/28 14:41:28   100s] (I)       maxScenicToAvoidBlk    : 100.00
[02/28 14:41:28   100s] (I)       source-to-sink ratio   : 0.00
[02/28 14:41:28   100s] (I)       targetCongestionRatio  : 1.00
[02/28 14:41:28   100s] (I)       layerCongestionRatio   : 0.70
[02/28 14:41:28   100s] (I)       m1CongestionRatio      : 0.10
[02/28 14:41:28   100s] (I)       m2m3CongestionRatio    : 0.70
[02/28 14:41:28   100s] (I)       pinAccessEffort        : 0.10
[02/28 14:41:28   100s] (I)       localRouteEffort       : 1.00
[02/28 14:41:28   100s] (I)       numSitesBlockedByOneVia: 8.00
[02/28 14:41:28   100s] (I)       supplyScaleFactorH     : 1.00
[02/28 14:41:28   100s] (I)       supplyScaleFactorV     : 1.00
[02/28 14:41:28   100s] (I)       highlight3DOverflowFactor: 0.00
[02/28 14:41:28   100s] (I)       skipTrackCommand             : 
[02/28 14:41:28   100s] (I)       readTROption           : true
[02/28 14:41:28   100s] (I)       extraSpacingBothSide   : false
[02/28 14:41:28   100s] [NR-eagl] numTracksPerClockWire  : 0
[02/28 14:41:28   100s] (I)       routeSelectedNetsOnly  : false
[02/28 14:41:28   100s] (I)       before initializing RouteDB syMemory usage = 1189.4 MB
[02/28 14:41:28   100s] (I)       starting read tracks
[02/28 14:41:28   100s] (I)       build grid graph
[02/28 14:41:28   100s] (I)       build grid graph start
[02/28 14:41:28   100s] (I)       build grid graph end
[02/28 14:41:28   100s] [NR-eagl] Layer1 has no routable track
[02/28 14:41:28   100s] [NR-eagl] Layer2 has single uniform track structure
[02/28 14:41:28   100s] [NR-eagl] Layer3 has single uniform track structure
[02/28 14:41:28   100s] [NR-eagl] Layer4 has single uniform track structure
[02/28 14:41:28   100s] [NR-eagl] Layer5 has single uniform track structure
[02/28 14:41:28   100s] [NR-eagl] Layer6 has single uniform track structure
[02/28 14:41:28   100s] (I)       Layer1   numNetMinLayer=7263
[02/28 14:41:28   100s] (I)       Layer2   numNetMinLayer=0
[02/28 14:41:28   100s] (I)       Layer3   numNetMinLayer=0
[02/28 14:41:28   100s] (I)       Layer4   numNetMinLayer=0
[02/28 14:41:28   100s] (I)       Layer5   numNetMinLayer=0
[02/28 14:41:28   100s] (I)       Layer6   numNetMinLayer=0
[02/28 14:41:28   100s] [NR-eagl] numViaLayers=5
[02/28 14:41:28   100s] (I)       end build via table
[02/28 14:41:28   100s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2726 numBumpBlks=0 numBoundaryFakeBlks=0
[02/28 14:41:28   100s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/28 14:41:28   100s] (I)       num ignored nets =0
[02/28 14:41:28   100s] (I)       readDataFromPlaceDB
[02/28 14:41:28   100s] (I)       Read net information..
[02/28 14:41:28   100s] [NR-eagl] Read numTotalNets=7263  numIgnoredNets=0
[02/28 14:41:28   100s] (I)       Read testcase time = 0.000 seconds
[02/28 14:41:28   100s] 
[02/28 14:41:28   100s] (I)       totalGlobalPin=26129, totalPins=26685
[02/28 14:41:28   100s] (I)       Model blockage into capacity
[02/28 14:41:28   100s] (I)       Read numBlocks=2726  numPreroutedWires=0  numCapScreens=0
[02/28 14:41:28   100s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/28 14:41:28   100s] (I)       blocked area on Layer2 : 39013662300  (12.01%)
[02/28 14:41:28   100s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/28 14:41:28   100s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/28 14:41:28   100s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/28 14:41:28   100s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/28 14:41:28   100s] (I)       Modeling time = 0.000 seconds
[02/28 14:41:28   100s] 
[02/28 14:41:28   100s] [NR-eagl] There are 41 clock nets ( 0 with NDR ).
[02/28 14:41:28   100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1189.4 MB
[02/28 14:41:28   100s] (I)       Layer1  viaCost=200.00
[02/28 14:41:28   100s] (I)       Layer2  viaCost=100.00
[02/28 14:41:28   100s] (I)       Layer3  viaCost=100.00
[02/28 14:41:28   100s] (I)       Layer4  viaCost=100.00
[02/28 14:41:28   100s] (I)       Layer5  viaCost=200.00
[02/28 14:41:28   100s] (I)       ---------------------Grid Graph Info--------------------
[02/28 14:41:28   100s] (I)       routing area        :  (0, 0) - (571410, 568520)
[02/28 14:41:28   100s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[02/28 14:41:28   100s] (I)       Site Width          :   630  (dbu)
[02/28 14:41:28   100s] (I)       Row Height          :  4880  (dbu)
[02/28 14:41:28   100s] (I)       GCell Width         :  4880  (dbu)
[02/28 14:41:28   100s] (I)       GCell Height        :  4880  (dbu)
[02/28 14:41:28   100s] (I)       grid                :   117   116     6
[02/28 14:41:28   100s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/28 14:41:28   100s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/28 14:41:28   100s] (I)       Default wire width  :   230   280   280   280   280   440
[02/28 14:41:28   100s] (I)       Default wire space  :   230   280   280   280   280   460
[02/28 14:41:28   101s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/28 14:41:28   101s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/28 14:41:28   101s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/28 14:41:28   101s] (I)       Total num of tracks :     0   907   931   907   931   453
[02/28 14:41:28   101s] (I)       Num of masks        :     1     1     1     1     1     1
[02/28 14:41:28   101s] (I)       --------------------------------------------------------
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] (I)       After initializing earlyGlobalRoute syMemory usage = 1189.4 MB
[02/28 14:41:28   101s] (I)       Loading and dumping file time : 0.08 seconds
[02/28 14:41:28   101s] (I)       ============= Initialization =============
[02/28 14:41:28   101s] [NR-eagl] EstWL : 88330
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] (I)       total 2D Cap : 469792 = (217854 H, 251938 V)
[02/28 14:41:28   101s] (I)       botLay=Layer1  topLay=Layer6  numSeg=18978
[02/28 14:41:28   101s] (I)       ============  Phase 1a Route ============
[02/28 14:41:28   101s] (I)       Phase 1a runs 0.02 seconds
[02/28 14:41:28   101s] [NR-eagl] Usage: 88328 = (48280 H, 40048 V) = (22.16% H, 18.38% V) = (2.356e+05um H, 1.954e+05um V)
[02/28 14:41:28   101s] [NR-eagl] 
[02/28 14:41:28   101s] (I)       ============  Phase 1b Route ============
[02/28 14:41:28   101s] [NR-eagl] Usage: 88328 = (48280 H, 40048 V) = (22.16% H, 18.38% V) = (2.356e+05um H, 1.954e+05um V)
[02/28 14:41:28   101s] [NR-eagl] 
[02/28 14:41:28   101s] (I)       ============  Phase 1c Route ============
[02/28 14:41:28   101s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] [NR-eagl] Usage: 88328 = (48280 H, 40048 V) = (22.16% H, 18.38% V) = (2.356e+05um H, 1.954e+05um V)
[02/28 14:41:28   101s] [NR-eagl] 
[02/28 14:41:28   101s] (I)       ============  Phase 1d Route ============
[02/28 14:41:28   101s] [NR-eagl] Usage: 88328 = (48280 H, 40048 V) = (22.16% H, 18.38% V) = (2.356e+05um H, 1.954e+05um V)
[02/28 14:41:28   101s] [NR-eagl] 
[02/28 14:41:28   101s] (I)       ============  Phase 1e Route ============
[02/28 14:41:28   101s] (I)       Phase 1e runs 0.00 seconds
[02/28 14:41:28   101s] [NR-eagl] Usage: 88328 = (48280 H, 40048 V) = (22.16% H, 18.38% V) = (2.356e+05um H, 1.954e+05um V)
[02/28 14:41:28   101s] [NR-eagl] 
[02/28 14:41:28   101s] (I)       ============  Phase 1l Route ============
[02/28 14:41:28   101s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] (I)       dpBasedLA: time=0.02  totalOF=1047728  totalVia=57525  totalWL=88328  total(Via+WL)=145853 
[02/28 14:41:28   101s] (I)       Total Global Routing Runtime: 0.09 seconds
[02/28 14:41:28   101s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/28 14:41:28   101s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/28 14:41:28   101s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] ** np local hotspot detection info verbose **
[02/28 14:41:28   101s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/28 14:41:28   101s] Skipped repairing congestion.
[02/28 14:41:28   101s] (I)       ============= track Assignment ============
[02/28 14:41:28   101s] (I)       extract Global 3D Wires
[02/28 14:41:28   101s] (I)       Extract Global WL : time=0.00
[02/28 14:41:28   101s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/28 14:41:28   101s] (I)       track assignment initialization runtime=1614 millisecond
[02/28 14:41:28   101s] (I)       #threads=1 for track assignment
[02/28 14:41:28   101s] (I)       track assignment kernel runtime=140105 millisecond
[02/28 14:41:28   101s] (I)       End Greedy Track Assignment
[02/28 14:41:28   101s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26421
[02/28 14:41:28   101s] [NR-eagl] Layer2(MET2)(V) length: 1.069429e+05um, number of vias: 34911
[02/28 14:41:28   101s] [NR-eagl] Layer3(MET3)(H) length: 1.685802e+05um, number of vias: 6481
[02/28 14:41:28   101s] [NR-eagl] Layer4(MET4)(V) length: 8.674442e+04um, number of vias: 2810
[02/28 14:41:28   101s] [NR-eagl] Layer5(MET5)(H) length: 7.136832e+04um, number of vias: 290
[02/28 14:41:28   101s] [NR-eagl] Layer6(METTP)(V) length: 1.156743e+04um, number of vias: 0
[02/28 14:41:28   101s] [NR-eagl] Total length: 4.452033e+05um, number of vias: 70913
[02/28 14:41:28   101s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[02/28 14:41:28   101s] *** Finishing place_design default flow ***
[02/28 14:41:28   101s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/28 14:41:28   101s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/28 14:41:28   101s] ***** Total cpu  0:1:5
[02/28 14:41:28   101s] ***** Total real time  0:1:6
[02/28 14:41:28   101s] **place_design ... cpu = 0: 1: 5, real = 0: 1: 6, mem = 1133.7M **
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s] *** Summary of all messages that are not suppressed in this session:
[02/28 14:41:28   101s] Severity  ID               Count  Summary                                  
[02/28 14:41:28   101s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/28 14:41:28   101s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/28 14:41:28   101s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/28 14:41:28   101s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/28 14:41:28   101s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/28 14:41:28   101s] *** Message Summary: 4 warning(s), 2 error(s)
[02/28 14:41:28   101s] 
[02/28 14:41:28   101s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:41:28   101s] UM:                                                                   final
[02/28 14:41:28   101s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:41:28   101s] UM:        100.87            179                                      place_design
[02/28 14:41:28   101s] **WARN: (IMPPTN-1235):	Cannot find pin interrupt_request_internal on partition riscv_steel_core
[02/28 14:41:28   101s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/28 14:41:28   101s] Successfully spread [34] pins.
[02/28 14:41:28   101s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1133.7M).
[02/28 14:41:28   101s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/28 14:41:28   101s] Successfully spread [65] pins.
[02/28 14:41:28   101s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1133.7M).
[02/28 14:41:28   101s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/28 14:41:28   101s] Successfully spread [33] pins.
[02/28 14:41:28   101s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1133.7M).
[02/28 14:41:28   101s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/28 14:41:28   101s] Successfully spread [65] pins.
[02/28 14:41:28   101s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1133.7M).
[02/28 14:41:28   101s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/28 14:41:28   101s] (ccopt_design): create_ccopt_clock_tree_spec
[02/28 14:41:28   101s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[02/28 14:41:28   101s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/28 14:41:29   102s] Analyzing clock structure... 
[02/28 14:41:29   102s] Analyzing clock structure done.
[02/28 14:41:29   102s] Extracting original clock gating for clock... 
[02/28 14:41:29   102s]   clock_tree clock contains 1652 sinks and 0 clock gates.
[02/28 14:41:29   102s]   Extraction for clock complete.
[02/28 14:41:29   102s] Extracting original clock gating for clock done.
[02/28 14:41:29   102s] Checking clock tree convergence... 
[02/28 14:41:29   102s] Checking clock tree convergence done.
[02/28 14:41:29   102s] Preferred extra space for top nets is 0
[02/28 14:41:29   102s] Preferred extra space for trunk nets is 1
[02/28 14:41:29   102s] Preferred extra space for leaf nets is 1
[02/28 14:41:29   102s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[02/28 14:41:29   102s] Set place::cacheFPlanSiteMark to 1
[02/28 14:41:29   102s] #spOpts: no_cmu 
[02/28 14:41:29   102s] Core basic site is core
[02/28 14:41:29   102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:41:29   102s] Begin checking placement ... (start mem=1145.3M, init mem=1145.3M)
[02/28 14:41:29   102s] *info: Placed = 9891           (Fixed = 3108)
[02/28 14:41:29   102s] *info: Unplaced = 0           
[02/28 14:41:29   102s] Placement Density:61.80%(176529/285633)
[02/28 14:41:29   102s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1145.3M)
[02/28 14:41:29   102s] Validating CTS configuration... 
[02/28 14:41:29   102s]   Non-default CCOpt properties:
[02/28 14:41:29   102s]   preferred_extra_space is set for at least one key
[02/28 14:41:29   102s]   route_type is set for at least one key
[02/28 14:41:29   102s]   source_output_max_trans is set for at least one key
[02/28 14:41:29   102s] Core basic site is core
[02/28 14:41:29   102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:41:29   102s]   Route type trimming info:
[02/28 14:41:29   102s]     No route type modifications were made.
[02/28 14:41:29   102s]   Clock tree balancer configuration for clock_tree clock:
[02/28 14:41:29   102s]   Non-default CCOpt properties for clock tree clock:
[02/28 14:41:29   102s]     route_type (leaf): default_route_type_leaf (default: default)
[02/28 14:41:29   102s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/28 14:41:29   102s]     route_type (top): default_route_type_nonleaf (default: default)
[02/28 14:41:29   102s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[02/28 14:41:29   102s]   For power_domain auto-default and effective power_domain auto-default:
[02/28 14:41:29   102s]     Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[02/28 14:41:29   102s]     Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[02/28 14:41:29   102s]     Clock gates: 
[02/28 14:41:29   102s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 311323.921um^2
[02/28 14:41:29   102s]   Top Routing info:
[02/28 14:41:29   102s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/28 14:41:29   102s]     Unshielded; Mask Constraint: 0.
[02/28 14:41:29   102s]   Trunk Routing info:
[02/28 14:41:29   102s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/28 14:41:29   102s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/28 14:41:29   102s]   Leaf Routing info:
[02/28 14:41:29   102s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/28 14:41:29   102s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/28 14:41:29   102s] Updating RC grid for preRoute extraction ...
[02/28 14:41:29   102s] Initializing multi-corner capacitance tables ... 
[02/28 14:41:30   102s] Initializing multi-corner resistance tables ...
[02/28 14:41:30   103s]   For timing_corner default_emulate_delay_corner:setup, late:
[02/28 14:41:30   103s]     Slew time target (leaf):    0.373ns
[02/28 14:41:30   103s]     Slew time target (trunk):   0.373ns
[02/28 14:41:30   103s]     Slew time target (top):     0.373ns
[02/28 14:41:30   103s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
[02/28 14:41:30   103s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
[02/28 14:41:30   103s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/28 14:41:31   104s]     Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
[02/28 14:41:32   105s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
[02/28 14:41:32   105s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[02/28 14:41:32   105s] Type 'man IMPCCOPT-1041' for more detail.
[02/28 14:41:32   105s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[02/28 14:41:32   105s]     Sources:                     pin clock
[02/28 14:41:32   105s]     Total number of sinks:       1652
[02/28 14:41:32   105s]     Delay constrained sinks:     1652
[02/28 14:41:32   105s]     Non-leaf sinks:              0
[02/28 14:41:32   105s]     Ignore pins:                 0
[02/28 14:41:32   105s]    Timing corner default_emulate_delay_corner:setup.late:
[02/28 14:41:32   105s]     Skew target:                 0.105ns
[02/28 14:41:32   105s]   
[02/28 14:41:32   105s]   Via Selection for Estimated Routes (rule default):
[02/28 14:41:32   105s]   
[02/28 14:41:32   105s]   --------------------------------------------------------------
[02/28 14:41:32   105s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/28 14:41:32   105s]   Range                  (Ohm)    (fF)     (fs)     Only
[02/28 14:41:32   105s]   --------------------------------------------------------------
[02/28 14:41:32   105s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[02/28 14:41:32   105s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[02/28 14:41:32   105s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[02/28 14:41:32   105s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[02/28 14:41:32   105s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[02/28 14:41:32   105s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[02/28 14:41:32   105s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[02/28 14:41:32   105s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[02/28 14:41:32   105s]   --------------------------------------------------------------
[02/28 14:41:32   105s]   
[02/28 14:41:32   105s] Validating CTS configuration done.
[02/28 14:41:32   105s] Innovus will update I/O latencies
[02/28 14:41:32   105s] All good
[02/28 14:41:32   105s] Executing ccopt post-processing.
[02/28 14:41:32   105s] Synthesizing clock trees with CCOpt...
[02/28 14:41:32   105s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/28 14:41:32   105s] [NR-eagl] Started earlyGlobalRoute kernel
[02/28 14:41:32   105s] [NR-eagl] Initial Peak syMemory usage = 1218.5 MB
[02/28 14:41:32   105s] (I)       Reading DB...
[02/28 14:41:32   105s] (I)       congestionReportName   : 
[02/28 14:41:32   105s] [NR-eagl] buildTerm2TermWires    : 1
[02/28 14:41:32   105s] [NR-eagl] doTrackAssignment      : 1
[02/28 14:41:32   105s] (I)       dumpBookshelfFiles     : 0
[02/28 14:41:32   105s] [NR-eagl] numThreads             : 1
[02/28 14:41:32   105s] [NR-eagl] honorMsvRouteConstraint: false
[02/28 14:41:32   105s] (I)       honorPin               : false
[02/28 14:41:32   105s] (I)       honorPinGuide          : true
[02/28 14:41:32   105s] (I)       honorPartition         : false
[02/28 14:41:32   105s] (I)       allowPartitionCrossover: false
[02/28 14:41:32   105s] (I)       honorSingleEntry       : true
[02/28 14:41:32   105s] (I)       honorSingleEntryStrong : true
[02/28 14:41:32   105s] (I)       handleViaSpacingRule   : false
[02/28 14:41:32   105s] (I)       PDConstraint           : none
[02/28 14:41:32   105s] [NR-eagl] honorClockSpecNDR      : 0
[02/28 14:41:32   105s] (I)       routingEffortLevel     : 3
[02/28 14:41:32   105s] [NR-eagl] minRouteLayer          : 2
[02/28 14:41:32   105s] [NR-eagl] maxRouteLayer          : 2147483647
[02/28 14:41:32   105s] (I)       numRowsPerGCell        : 1
[02/28 14:41:32   105s] (I)       speedUpLargeDesign     : 0
[02/28 14:41:32   105s] (I)       speedUpBlkViolationClean: 0
[02/28 14:41:32   105s] (I)       autoGCellMerging       : 1
[02/28 14:41:32   105s] (I)       multiThreadingTA       : 0
[02/28 14:41:32   105s] (I)       punchThroughDistance   : -1
[02/28 14:41:32   105s] (I)       blockedPinEscape       : 0
[02/28 14:41:32   105s] (I)       blkAwareLayerSwitching : 0
[02/28 14:41:32   105s] (I)       betterClockWireModeling: 0
[02/28 14:41:32   105s] (I)       scenicBound            : 1.15
[02/28 14:41:32   105s] (I)       maxScenicToAvoidBlk    : 100.00
[02/28 14:41:32   105s] (I)       source-to-sink ratio   : 0.00
[02/28 14:41:32   105s] (I)       targetCongestionRatio  : 1.00
[02/28 14:41:32   105s] (I)       layerCongestionRatio   : 0.70
[02/28 14:41:32   105s] (I)       m1CongestionRatio      : 0.10
[02/28 14:41:32   105s] (I)       m2m3CongestionRatio    : 0.70
[02/28 14:41:32   105s] (I)       pinAccessEffort        : 0.10
[02/28 14:41:32   105s] (I)       localRouteEffort       : 1.00
[02/28 14:41:32   105s] (I)       numSitesBlockedByOneVia: 8.00
[02/28 14:41:32   105s] (I)       supplyScaleFactorH     : 1.00
[02/28 14:41:32   105s] (I)       supplyScaleFactorV     : 1.00
[02/28 14:41:32   105s] (I)       highlight3DOverflowFactor: 0.00
[02/28 14:41:32   105s] (I)       skipTrackCommand             : 
[02/28 14:41:32   105s] (I)       readTROption           : true
[02/28 14:41:32   105s] (I)       extraSpacingBothSide   : false
[02/28 14:41:32   105s] [NR-eagl] numTracksPerClockWire  : 0
[02/28 14:41:32   105s] (I)       routeSelectedNetsOnly  : false
[02/28 14:41:32   105s] (I)       before initializing RouteDB syMemory usage = 1218.5 MB
[02/28 14:41:32   105s] (I)       starting read tracks
[02/28 14:41:32   105s] (I)       build grid graph
[02/28 14:41:32   105s] (I)       build grid graph start
[02/28 14:41:32   105s] (I)       build grid graph end
[02/28 14:41:32   105s] [NR-eagl] Layer1 has no routable track
[02/28 14:41:32   105s] [NR-eagl] Layer2 has single uniform track structure
[02/28 14:41:32   105s] [NR-eagl] Layer3 has single uniform track structure
[02/28 14:41:32   105s] [NR-eagl] Layer4 has single uniform track structure
[02/28 14:41:32   105s] [NR-eagl] Layer5 has single uniform track structure
[02/28 14:41:32   105s] [NR-eagl] Layer6 has single uniform track structure
[02/28 14:41:32   105s] (I)       Layer1   numNetMinLayer=7263
[02/28 14:41:32   105s] (I)       Layer2   numNetMinLayer=0
[02/28 14:41:32   105s] (I)       Layer3   numNetMinLayer=0
[02/28 14:41:32   105s] (I)       Layer4   numNetMinLayer=0
[02/28 14:41:32   105s] (I)       Layer5   numNetMinLayer=0
[02/28 14:41:32   105s] (I)       Layer6   numNetMinLayer=0
[02/28 14:41:32   105s] [NR-eagl] numViaLayers=5
[02/28 14:41:32   105s] (I)       end build via table
[02/28 14:41:32   105s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2726 numBumpBlks=0 numBoundaryFakeBlks=0
[02/28 14:41:32   105s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/28 14:41:32   105s] (I)       num ignored nets =0
[02/28 14:41:32   105s] (I)       readDataFromPlaceDB
[02/28 14:41:32   105s] (I)       Read net information..
[02/28 14:41:32   105s] [NR-eagl] Read numTotalNets=7263  numIgnoredNets=0
[02/28 14:41:32   105s] (I)       Read testcase time = 0.000 seconds
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] (I)       totalGlobalPin=26129, totalPins=26685
[02/28 14:41:32   105s] (I)       Model blockage into capacity
[02/28 14:41:32   105s] (I)       Read numBlocks=2726  numPreroutedWires=0  numCapScreens=0
[02/28 14:41:32   105s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/28 14:41:32   105s] (I)       blocked area on Layer2 : 39013662300  (12.01%)
[02/28 14:41:32   105s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/28 14:41:32   105s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/28 14:41:32   105s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/28 14:41:32   105s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/28 14:41:32   105s] (I)       Modeling time = 0.010 seconds
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] [NR-eagl] There are 41 clock nets ( 0 with NDR ).
[02/28 14:41:32   105s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1218.5 MB
[02/28 14:41:32   105s] (I)       Layer1  viaCost=200.00
[02/28 14:41:32   105s] (I)       Layer2  viaCost=100.00
[02/28 14:41:32   105s] (I)       Layer3  viaCost=100.00
[02/28 14:41:32   105s] (I)       Layer4  viaCost=100.00
[02/28 14:41:32   105s] (I)       Layer5  viaCost=200.00
[02/28 14:41:32   105s] (I)       ---------------------Grid Graph Info--------------------
[02/28 14:41:32   105s] (I)       routing area        :  (0, 0) - (571410, 568520)
[02/28 14:41:32   105s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[02/28 14:41:32   105s] (I)       Site Width          :   630  (dbu)
[02/28 14:41:32   105s] (I)       Row Height          :  4880  (dbu)
[02/28 14:41:32   105s] (I)       GCell Width         :  4880  (dbu)
[02/28 14:41:32   105s] (I)       GCell Height        :  4880  (dbu)
[02/28 14:41:32   105s] (I)       grid                :   117   116     6
[02/28 14:41:32   105s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/28 14:41:32   105s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/28 14:41:32   105s] (I)       Default wire width  :   230   280   280   280   280   440
[02/28 14:41:32   105s] (I)       Default wire space  :   230   280   280   280   280   460
[02/28 14:41:32   105s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/28 14:41:32   105s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/28 14:41:32   105s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/28 14:41:32   105s] (I)       Total num of tracks :     0   907   931   907   931   453
[02/28 14:41:32   105s] (I)       Num of masks        :     1     1     1     1     1     1
[02/28 14:41:32   105s] (I)       --------------------------------------------------------
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] (I)       After initializing earlyGlobalRoute syMemory usage = 1218.5 MB
[02/28 14:41:32   105s] (I)       Loading and dumping file time : 0.07 seconds
[02/28 14:41:32   105s] (I)       ============= Initialization =============
[02/28 14:41:32   105s] [NR-eagl] EstWL : 98189
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] (I)       total 2D Cap : 469792 = (217854 H, 251938 V)
[02/28 14:41:32   105s] (I)       botLay=Layer1  topLay=Layer6  numSeg=18978
[02/28 14:41:32   105s] (I)       ============  Phase 1a Route ============
[02/28 14:41:32   105s] (I)       Phase 1a runs 0.03 seconds
[02/28 14:41:32   105s] [NR-eagl] Usage: 98187 = (53709 H, 44478 V) = (24.65% H, 20.42% V) = (2.621e+05um H, 2.171e+05um V)
[02/28 14:41:32   105s] [NR-eagl] 
[02/28 14:41:32   105s] (I)       ============  Phase 1b Route ============
[02/28 14:41:32   105s] [NR-eagl] Usage: 98187 = (53709 H, 44478 V) = (24.65% H, 20.42% V) = (2.621e+05um H, 2.171e+05um V)
[02/28 14:41:32   105s] [NR-eagl] 
[02/28 14:41:32   105s] (I)       ============  Phase 1c Route ============
[02/28 14:41:32   105s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] [NR-eagl] Usage: 98187 = (53709 H, 44478 V) = (24.65% H, 20.42% V) = (2.621e+05um H, 2.171e+05um V)
[02/28 14:41:32   105s] [NR-eagl] 
[02/28 14:41:32   105s] (I)       ============  Phase 1d Route ============
[02/28 14:41:32   105s] [NR-eagl] Usage: 98187 = (53709 H, 44478 V) = (24.65% H, 20.42% V) = (2.621e+05um H, 2.171e+05um V)
[02/28 14:41:32   105s] [NR-eagl] 
[02/28 14:41:32   105s] (I)       ============  Phase 1e Route ============
[02/28 14:41:32   105s] (I)       Phase 1e runs 0.00 seconds
[02/28 14:41:32   105s] [NR-eagl] Usage: 98187 = (53709 H, 44478 V) = (24.65% H, 20.42% V) = (2.621e+05um H, 2.171e+05um V)
[02/28 14:41:32   105s] [NR-eagl] 
[02/28 14:41:32   105s] (I)       ============  Phase 1l Route ============
[02/28 14:41:32   105s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] (I)       dpBasedLA: time=0.02  totalOF=1055019  totalVia=57705  totalWL=98187  total(Via+WL)=155892 
[02/28 14:41:32   105s] (I)       Total Global Routing Runtime: 0.09 seconds
[02/28 14:41:32   105s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/28 14:41:32   105s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/28 14:41:32   105s] 
[02/28 14:41:32   105s] (I)       ============= track Assignment ============
[02/28 14:41:32   105s] (I)       extract Global 3D Wires
[02/28 14:41:32   105s] (I)       Extract Global WL : time=0.01
[02/28 14:41:32   105s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/28 14:41:32   105s] (I)       track assignment initialization runtime=1342 millisecond
[02/28 14:41:32   105s] (I)       #threads=1 for track assignment
[02/28 14:41:32   105s] (I)       track assignment kernel runtime=141483 millisecond
[02/28 14:41:32   105s] (I)       End Greedy Track Assignment
[02/28 14:41:32   105s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26421
[02/28 14:41:32   105s] [NR-eagl] Layer2(MET2)(V) length: 1.092407e+05um, number of vias: 34896
[02/28 14:41:32   105s] [NR-eagl] Layer3(MET3)(H) length: 1.717437e+05um, number of vias: 6499
[02/28 14:41:32   105s] [NR-eagl] Layer4(MET4)(V) length: 9.895174e+04um, number of vias: 2954
[02/28 14:41:32   105s] [NR-eagl] Layer5(MET5)(H) length: 9.501129e+04um, number of vias: 292
[02/28 14:41:32   105s] [NR-eagl] Layer6(METTP)(V) length: 1.823351e+04um, number of vias: 0
[02/28 14:41:32   105s] [NR-eagl] Total length: 4.931810e+05um, number of vias: 71062
[02/28 14:41:32   105s] [NR-eagl] End Peak syMemory usage = 1153.3 MB
[02/28 14:41:32   105s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.39 seconds
[02/28 14:41:32   105s] Core basic site is core
[02/28 14:41:32   105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:41:32   105s] Validating CTS configuration... 
[02/28 14:41:32   105s]   Non-default CCOpt properties:
[02/28 14:41:32   105s]   cts_merge_clock_gates is set for at least one key
[02/28 14:41:32   105s]   cts_merge_clock_logic is set for at least one key
[02/28 14:41:32   105s]   preferred_extra_space is set for at least one key
[02/28 14:41:32   105s]   route_type is set for at least one key
[02/28 14:41:32   105s]   source_output_max_trans is set for at least one key
[02/28 14:41:32   105s]   Route type trimming info:
[02/28 14:41:32   105s]     No route type modifications were made.
[02/28 14:41:32   105s]   Clock tree balancer configuration for clock_tree clock:
[02/28 14:41:32   105s]   Non-default CCOpt properties for clock tree clock:
[02/28 14:41:32   105s]     cts_merge_clock_gates: true (default: false)
[02/28 14:41:32   105s]     cts_merge_clock_logic: true (default: false)
[02/28 14:41:32   105s]     route_type (leaf): default_route_type_leaf (default: default)
[02/28 14:41:32   105s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/28 14:41:32   105s]     route_type (top): default_route_type_nonleaf (default: default)
[02/28 14:41:32   105s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[02/28 14:41:32   105s]   For power_domain auto-default and effective power_domain auto-default:
[02/28 14:41:32   105s]     Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[02/28 14:41:32   105s]     Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[02/28 14:41:32   105s]     Clock gates: 
[02/28 14:41:32   105s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 324858.013um^2
[02/28 14:41:32   105s]   Top Routing info:
[02/28 14:41:32   105s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/28 14:41:32   105s]     Unshielded; Mask Constraint: 0.
[02/28 14:41:32   105s]   Trunk Routing info:
[02/28 14:41:32   105s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/28 14:41:32   105s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/28 14:41:32   105s]   Leaf Routing info:
[02/28 14:41:32   105s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/28 14:41:32   105s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/28 14:41:32   105s] Updating RC grid for preRoute extraction ...
[02/28 14:41:32   105s] Initializing multi-corner capacitance tables ... 
[02/28 14:41:32   105s] Initializing multi-corner resistance tables ...
[02/28 14:41:33   106s]   For timing_corner default_emulate_delay_corner:setup, late:
[02/28 14:41:33   106s]     Slew time target (leaf):    0.373ns
[02/28 14:41:33   106s]     Slew time target (trunk):   0.373ns
[02/28 14:41:33   106s]     Slew time target (top):     0.373ns
[02/28 14:41:33   106s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
[02/28 14:41:33   106s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
[02/28 14:41:33   106s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/28 14:41:33   106s]     Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
[02/28 14:41:35   107s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
[02/28 14:41:35   107s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[02/28 14:41:35   107s] Type 'man IMPCCOPT-1041' for more detail.
[02/28 14:41:35   107s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[02/28 14:41:35   107s]     Sources:                     pin clock
[02/28 14:41:35   107s]     Total number of sinks:       1652
[02/28 14:41:35   107s]     Delay constrained sinks:     1652
[02/28 14:41:35   107s]     Non-leaf sinks:              0
[02/28 14:41:35   107s]     Ignore pins:                 0
[02/28 14:41:35   107s]    Timing corner default_emulate_delay_corner:setup.late:
[02/28 14:41:35   107s]     Skew target:                 0.105ns
[02/28 14:41:35   107s]   
[02/28 14:41:35   107s]   Via Selection for Estimated Routes (rule default):
[02/28 14:41:35   107s]   
[02/28 14:41:35   107s]   --------------------------------------------------------------
[02/28 14:41:35   107s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/28 14:41:35   107s]   Range                  (Ohm)    (fF)     (fs)     Only
[02/28 14:41:35   107s]   --------------------------------------------------------------
[02/28 14:41:35   107s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[02/28 14:41:35   107s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[02/28 14:41:35   107s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[02/28 14:41:35   107s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[02/28 14:41:35   107s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[02/28 14:41:35   107s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[02/28 14:41:35   107s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[02/28 14:41:35   107s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[02/28 14:41:35   107s]   --------------------------------------------------------------
[02/28 14:41:35   107s]   
[02/28 14:41:35   107s] Validating CTS configuration done.
[02/28 14:41:35   107s] Adding driver cell for primary IO roots...
[02/28 14:41:35   107s] Maximizing clock DAG abstraction... 
[02/28 14:41:35   107s] Maximizing clock DAG abstraction done.
[02/28 14:41:35   107s] Synthesizing clock trees... 
[02/28 14:41:35   108s]   Merging duplicate siblings in DAG... 
[02/28 14:41:35   108s]     Resynthesising clock tree into netlist... 
[02/28 14:41:35   108s]     Resynthesising clock tree into netlist done.
[02/28 14:41:35   108s]     Summary of the merge of duplicate siblings
[02/28 14:41:35   108s]     
[02/28 14:41:35   108s]     ----------------------------------------------------------
[02/28 14:41:35   108s]     Description                          Number of occurrences
[02/28 14:41:35   108s]     ----------------------------------------------------------
[02/28 14:41:35   108s]     Total clock gates                              0
[02/28 14:41:35   108s]     Globally unique enables                        0
[02/28 14:41:35   108s]     Potentially mergeable clock gates              0
[02/28 14:41:35   108s]     Actually merged                                0
[02/28 14:41:35   108s]     ----------------------------------------------------------
[02/28 14:41:35   108s]     
[02/28 14:41:35   108s]     
[02/28 14:41:35   108s]     Disconnecting clock tree from netlist... 
[02/28 14:41:35   108s]     Disconnecting clock tree from netlist done.
[02/28 14:41:35   108s]   Merging duplicate siblings in DAG done.
[02/28 14:41:35   108s]   Clustering... 
[02/28 14:41:35   108s]     Clock DAG stats before clustering:
[02/28 14:41:35   108s]       cell counts    : b=0, i=0, cg=0, l=40, total=40
[02/28 14:41:35   108s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=1106.784um^2
[02/28 14:41:35   108s]     Clustering clock_tree clock... 
[02/28 14:41:37   110s]     Clustering clock_tree clock done.
[02/28 14:41:37   110s]     Clock DAG stats after bottom-up phase:
[02/28 14:41:37   110s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:37   110s]       cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:37   110s]     Legalizing clock trees... 
[02/28 14:41:37   110s]       Resynthesising clock tree into netlist... 
[02/28 14:41:37   110s]       Resynthesising clock tree into netlist done.
[02/28 14:41:37   110s] #spOpts: mergeVia=F 
[02/28 14:41:37   110s] *** Starting refinePlace (0:01:50 mem=1218.5M) ***
[02/28 14:41:37   110s] Total net length = 4.484e+05 (2.394e+05 2.090e+05) (ext = 8.694e+04)
[02/28 14:41:37   110s] Starting refinePlace ...
[02/28 14:41:37   110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:37   110s] default core: bins with density >  0.75 = 5.56 % ( 8 / 144 )
[02/28 14:41:37   110s] Density distribution unevenness ratio = 5.853%
[02/28 14:41:37   110s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:41:37   110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1218.5MB) @(0:01:50 - 0:01:50).
[02/28 14:41:37   110s] Move report: preRPlace moves 625 insts, mean move: 12.12 um, max move: 54.16 um
[02/28 14:41:37   110s] 	Max move on inst (integer_file_instance_RC_CG_HIER_INST40/g13): (417.69, 13.42) --> (432.81, 52.46)
[02/28 14:41:37   110s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
[02/28 14:41:37   110s] wireLenOptFixPriorityInst 1652 inst fixed
[02/28 14:41:37   110s] Move report: legalization moves 230 insts, mean move: 5.83 um, max move: 20.63 um
[02/28 14:41:37   110s] 	Max move on inst (rs1_data_stage3_reg[21]): (415.80, 32.94) --> (431.55, 28.06)
[02/28 14:41:37   110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1218.5MB) @(0:01:50 - 0:01:50).
[02/28 14:41:37   110s] Move report: Detail placement moves 664 insts, mean move: 12.94 um, max move: 54.16 um
[02/28 14:41:37   110s] 	Max move on inst (integer_file_instance_RC_CG_HIER_INST40/g13): (417.69, 13.42) --> (432.81, 52.46)
[02/28 14:41:37   110s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1218.5MB
[02/28 14:41:37   110s] Statistics of distance of Instance movement in refine placement:
[02/28 14:41:37   110s]   maximum (X+Y) =        54.16 um
[02/28 14:41:37   110s]   inst (integer_file_instance_RC_CG_HIER_INST40/g13) with max move: (417.69, 13.42) -> (432.81, 52.46)
[02/28 14:41:37   110s]   mean    (X+Y) =        12.94 um
[02/28 14:41:37   110s] Total instances flipped for legalization: 6
[02/28 14:41:37   110s] Total instances moved : 664
[02/28 14:41:37   110s] Summary Report:
[02/28 14:41:37   110s] Instances move: 664 (out of 6826 movable)
[02/28 14:41:37   110s] Mean displacement: 12.94 um
[02/28 14:41:37   110s] Max displacement: 54.16 um (Instance: integer_file_instance_RC_CG_HIER_INST40/g13) (417.69, 13.42) -> (432.81, 52.46)
[02/28 14:41:37   110s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
[02/28 14:41:37   110s] Total net length = 4.484e+05 (2.394e+05 2.090e+05) (ext = 8.694e+04)
[02/28 14:41:37   110s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1218.6MB) @(0:01:50 - 0:01:50).
[02/28 14:41:37   110s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1218.5MB
[02/28 14:41:37   110s] *** Finished refinePlace (0:01:50 mem=1218.6M) ***
[02/28 14:41:37   110s]       Disconnecting clock tree from netlist... 
[02/28 14:41:37   110s]       Disconnecting clock tree from netlist done.
[02/28 14:41:38   111s]       
[02/28 14:41:38   111s]       Clock tree legalization - Histogram:
[02/28 14:41:38   111s]       ====================================
[02/28 14:41:38   111s]       
[02/28 14:41:38   111s]       ----------------------------------
[02/28 14:41:38   111s]       Movement (um)      Number of cells
[02/28 14:41:38   111s]       ----------------------------------
[02/28 14:41:38   111s]       [0,5.416)                89
[02/28 14:41:38   111s]       [5.416,10.832)            4
[02/28 14:41:38   111s]       [10.832,16.248)           3
[02/28 14:41:38   111s]       [16.248,21.664)           3
[02/28 14:41:38   111s]       [21.664,27.08)            6
[02/28 14:41:38   111s]       [27.08,32.496)            8
[02/28 14:41:38   111s]       [32.496,37.912)          12
[02/28 14:41:38   111s]       [37.912,43.328)          13
[02/28 14:41:38   111s]       [43.328,48.744)           5
[02/28 14:41:38   111s]       [48.744,54.16)           12
[02/28 14:41:38   111s]       ----------------------------------
[02/28 14:41:38   111s]       
[02/28 14:41:38   111s]       
[02/28 14:41:38   111s]       Clock tree legalization - Top 10 Movements:
[02/28 14:41:38   111s]       ===========================================
[02/28 14:41:38   111s]       
[02/28 14:41:38   111s]       -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:41:38   111s]       Movement (um)    Desired             Achieved            Node
[02/28 14:41:38   111s]                        location            location            
[02/28 14:41:38   111s]       -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:41:38   111s]           54.16        (421.860,16.725)    (436.980,55.765)    cell integer_file_instance_RC_CG_HIER_INST40/g13 (a lib_cell AND2X4) at (432.810,52.460), in power domain auto-default
[02/28 14:41:38   111s]           53.68        (421.860,14.995)    (421.860,68.675)    cell integer_file_instance_RC_CG_HIER_INST39/g13 (a lib_cell AND2X4) at (417.690,67.100), in power domain auto-default
[02/28 14:41:38   111s]           53.54        (421.860,16.725)    (455.880,36.245)    cell integer_file_instance_RC_CG_HIER_INST38/g13 (a lib_cell AND2X4) at (451.710,32.940), in power domain auto-default
[02/28 14:41:38   111s]           52.92        (421.860,16.725)    (474.780,16.725)    cell integer_file_instance_RC_CG_HIER_INST37/g13 (a lib_cell AND2X4) at (470.610,13.420), in power domain auto-default
[02/28 14:41:38   111s]           51.96        (421.860,16.725)    (444.540,46.005)    cell integer_file_instance_RC_CG_HIER_INST36/g13 (a lib_cell AND2X4) at (440.370,42.700), in power domain auto-default
[02/28 14:41:38   111s]           51.48        (421.860,14.995)    (429.420,58.915)    cell integer_file_instance_RC_CG_HIER_INST35/g13 (a lib_cell AND2X4) at (425.250,57.340), in power domain auto-default
[02/28 14:41:38   111s]           51.34        (421.860,16.725)    (463.440,26.485)    cell integer_file_instance_RC_CG_HIER_INST34/g13 (a lib_cell AND2X4) at (459.270,23.180), in power domain auto-default
[02/28 14:41:38   111s]           51.03        (421.860,16.725)    (370.830,16.725)    cell integer_file_instance_RC_CG_HIER_INST33/g13 (a lib_cell AND2X4) at (366.660,13.420), in power domain auto-default
[02/28 14:41:38   111s]           51.02        (421.860,16.725)    (390.360,36.245)    cell integer_file_instance_RC_CG_HIER_INST32/g13 (a lib_cell AND2X4) at (386.190,32.940), in power domain auto-default
[02/28 14:41:38   111s]           51.01        (421.860,16.725)    (409.890,55.765)    cell integer_file_instance_RC_CG_HIER_INST31/g13 (a lib_cell AND2X4) at (405.720,52.460), in power domain auto-default
[02/28 14:41:38   111s]       -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:41:38   111s]       
[02/28 14:41:38   111s]     Legalizing clock trees done.
[02/28 14:41:38   111s]     Clock DAG stats after 'Clustering':
[02/28 14:41:38   111s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:38   111s]       cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:38   111s]       wire lengths   : top=0.000um, trunk=13484.872um, leaf=42782.724um, total=56267.596um
[02/28 14:41:38   111s]       capacitance    : wire=8.226pF, gate=8.693pF, total=16.918pF
[02/28 14:41:38   111s]       net violations : underSlew={84,0.313ns} average 0.218ns std.dev 0.050ns
[02/28 14:41:38   111s]     Clock tree state after 'Clustering':
[02/28 14:41:38   111s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.241),top(nil), margined worst slew is leaf(0.284),trunk(0.241),top(nil)
[02/28 14:41:38   111s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.135, max=0.372, avg=0.301, sd=0.054], skew [0.236 vs 0.105*, 76.1% {0.271, 0.323, 0.372}] (wid=0.109 ws=0.094) (gid=0.320 gs=0.202)
[02/28 14:41:38   111s]     Clock network insertion delays are now [0.135ns, 0.372ns] average 0.301ns std.dev 0.054ns
[02/28 14:41:38   111s]   Clustering done.
[02/28 14:41:38   111s]   Resynthesising clock tree into netlist... 
[02/28 14:41:38   111s]   Resynthesising clock tree into netlist done.
[02/28 14:41:38   111s]   Updating congestion map to accurately time the clock tree... *info: There are 10 candidate Buffer cells
[02/28 14:41:38   111s] *info: There are 13 candidate Inverter cells
[02/28 14:41:39   112s] 
[02/28 14:41:39   112s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=9934 and nets=15454 using extraction engine 'preRoute' .
[02/28 14:41:39   112s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:41:39   112s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:41:39   112s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:41:39   112s] RC Extraction called in multi-corner(1) mode.
[02/28 14:41:39   112s] RCMode: PreRoute
[02/28 14:41:39   112s]       RC Corner Indexes            0   
[02/28 14:41:39   112s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:41:39   112s] Resistance Scaling Factor    : 1.00000 
[02/28 14:41:39   112s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:41:39   112s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:41:39   112s] Shrink Factor                : 1.00000
[02/28 14:41:39   112s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:41:39   112s] Using capacitance table file ...
[02/28 14:41:39   112s] Updating RC grid for preRoute extraction ...
[02/28 14:41:39   112s] Initializing multi-corner capacitance tables ... 
[02/28 14:41:39   112s] Initializing multi-corner resistance tables ...
[02/28 14:41:39   112s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1201.172M)
[02/28 14:41:39   112s] 
[02/28 14:41:39   112s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/28 14:41:39   112s]   Updating congestion map to accurately time the clock tree done.
[02/28 14:41:39   112s]   Disconnecting clock tree from netlist... 
[02/28 14:41:39   112s]   Disconnecting clock tree from netlist done.
[02/28 14:41:39   112s]   Clock DAG stats After congestion update:
[02/28 14:41:39   112s]     cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:39   112s]     cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:39   112s]     wire lengths   : top=0.000um, trunk=13484.872um, leaf=42782.724um, total=56267.596um
[02/28 14:41:39   112s]     capacitance    : wire=8.319pF, gate=8.693pF, total=17.012pF
[02/28 14:41:39   112s]     net violations : underSlew={84,0.313ns} average 0.217ns std.dev 0.050ns
[02/28 14:41:39   112s]   Clock tree state After congestion update:
[02/28 14:41:39   112s]     clock_tree clock: worst slew is leaf(0.284),trunk(0.243),top(nil), margined worst slew is leaf(0.284),trunk(0.243),top(nil)
[02/28 14:41:39   112s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.374, avg=0.302, sd=0.055], skew [0.238 vs 0.105*, 75.9% {0.272, 0.324, 0.374}] (wid=0.109 ws=0.095) (gid=0.322 gs=0.203)
[02/28 14:41:39   112s]   Clock network insertion delays are now [0.136ns, 0.374ns] average 0.302ns std.dev 0.055ns
[02/28 14:41:39   112s]   Fixing clock tree slew time and max cap violations... 
[02/28 14:41:39   112s]     Fixing clock tree overload: 
[02/28 14:41:39   112s]     Fixing clock tree overload: .
[02/28 14:41:39   112s]     Fixing clock tree overload: ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:41:39   112s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/28 14:41:39   112s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:39   112s]       cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:39   112s]       wire lengths   : top=0.000um, trunk=13484.872um, leaf=42782.724um, total=56267.596um
[02/28 14:41:39   112s]       capacitance    : wire=8.319pF, gate=8.693pF, total=17.012pF
[02/28 14:41:39   112s]       net violations : underSlew={84,0.313ns} average 0.217ns std.dev 0.050ns
[02/28 14:41:39   112s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[02/28 14:41:39   112s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.243),top(nil), margined worst slew is leaf(0.284),trunk(0.243),top(nil)
[02/28 14:41:39   112s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.374, avg=0.302, sd=0.055], skew [0.238 vs 0.105*, 75.9% {0.272, 0.324, 0.374}] (wid=0.109 ws=0.095) (gid=0.322 gs=0.203)
[02/28 14:41:39   112s]     Clock network insertion delays are now [0.136ns, 0.374ns] average 0.302ns std.dev 0.055ns
[02/28 14:41:39   112s]   Fixing clock tree slew time and max cap violations done.
[02/28 14:41:39   112s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[02/28 14:41:39   112s]     Fixing clock tree overload: 
[02/28 14:41:39   112s]     Fixing clock tree overload: .
[02/28 14:41:39   112s]     Fixing clock tree overload: ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:41:39   112s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:41:39   112s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/28 14:41:39   112s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:39   112s]       cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:39   112s]       wire lengths   : top=0.000um, trunk=13484.872um, leaf=42782.724um, total=56267.596um
[02/28 14:41:39   112s]       capacitance    : wire=8.319pF, gate=8.693pF, total=17.012pF
[02/28 14:41:39   112s]       net violations : underSlew={84,0.313ns} average 0.217ns std.dev 0.050ns
[02/28 14:41:39   112s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/28 14:41:39   112s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.243),top(nil), margined worst slew is leaf(0.284),trunk(0.243),top(nil)
[02/28 14:41:39   112s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.374, avg=0.302, sd=0.055], skew [0.238 vs 0.105*, 75.9% {0.272, 0.324, 0.374}] (wid=0.109 ws=0.095) (gid=0.322 gs=0.203)
[02/28 14:41:39   112s]     Clock network insertion delays are now [0.136ns, 0.374ns] average 0.302ns std.dev 0.055ns
[02/28 14:41:39   112s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[02/28 14:41:39   112s]   Removing unnecessary root buffering... 
[02/28 14:41:39   112s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/28 14:41:39   112s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:39   112s]       cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:39   112s]       wire lengths   : top=0.000um, trunk=13484.872um, leaf=42782.724um, total=56267.596um
[02/28 14:41:39   112s]       capacitance    : wire=8.319pF, gate=8.693pF, total=17.012pF
[02/28 14:41:39   112s]       net violations : underSlew={84,0.313ns} average 0.217ns std.dev 0.050ns
[02/28 14:41:39   112s]     Clock tree state after 'Removing unnecessary root buffering':
[02/28 14:41:39   112s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.243),top(nil), margined worst slew is leaf(0.284),trunk(0.243),top(nil)
[02/28 14:41:39   112s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.374, avg=0.302, sd=0.055], skew [0.238 vs 0.105*, 75.9% {0.272, 0.324, 0.374}] (wid=0.109 ws=0.095) (gid=0.322 gs=0.203)
[02/28 14:41:39   112s]     Clock network insertion delays are now [0.136ns, 0.374ns] average 0.302ns std.dev 0.055ns
[02/28 14:41:39   112s]   Removing unnecessary root buffering done.
[02/28 14:41:39   112s]   Equalizing net lengths... 
[02/28 14:41:39   112s]     Clock DAG stats after 'Equalizing net lengths':
[02/28 14:41:39   112s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[02/28 14:41:39   112s]       cell areas     : b=3569.378um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4676.162um^2
[02/28 14:41:39   112s]       wire lengths   : top=0.000um, trunk=13484.872um, leaf=42782.724um, total=56267.596um
[02/28 14:41:39   112s]       capacitance    : wire=8.319pF, gate=8.693pF, total=17.012pF
[02/28 14:41:39   112s]       net violations : underSlew={84,0.313ns} average 0.217ns std.dev 0.050ns
[02/28 14:41:39   112s]     Clock tree state after 'Equalizing net lengths':
[02/28 14:41:39   112s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.243),top(nil), margined worst slew is leaf(0.284),trunk(0.243),top(nil)
[02/28 14:41:39   112s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.374, avg=0.302, sd=0.055], skew [0.238 vs 0.105*, 75.9% {0.272, 0.324, 0.374}] (wid=0.109 ws=0.095) (gid=0.322 gs=0.203)
[02/28 14:41:39   112s]     Clock network insertion delays are now [0.136ns, 0.374ns] average 0.302ns std.dev 0.055ns
[02/28 14:41:39   112s]   Equalizing net lengths done.
[02/28 14:41:39   112s]   Reducing insertion delay 1... 
[02/28 14:41:41   114s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/28 14:41:41   114s]       cell counts    : b=46, i=0, cg=0, l=40, total=86
[02/28 14:41:41   114s]       cell areas     : b=3753.842um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4860.626um^2
[02/28 14:41:41   114s]       wire lengths   : top=0.000um, trunk=13529.058um, leaf=42782.724um, total=56311.782um
[02/28 14:41:41   114s]       capacitance    : wire=8.326pF, gate=8.781pF, total=17.107pF
[02/28 14:41:41   114s]       net violations : underSlew={87,0.313ns} average 0.225ns std.dev 0.050ns
[02/28 14:41:41   114s]     Clock tree state after 'Reducing insertion delay 1':
[02/28 14:41:41   114s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.230),top(nil), margined worst slew is leaf(0.284),trunk(0.230),top(nil)
[02/28 14:41:41   114s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.365, avg=0.302, sd=0.054], skew [0.230 vs 0.105*, 75.9% {0.272, 0.324, 0.365}] (wid=0.109 ws=0.095) (gid=0.314 gs=0.195)
[02/28 14:41:41   114s]     Clock network insertion delays are now [0.136ns, 0.365ns] average 0.302ns std.dev 0.054ns
[02/28 14:41:41   114s]   Reducing insertion delay 1 done.
[02/28 14:41:41   114s]   Removing longest path buffering... 
[02/28 14:41:41   114s]     Clock DAG stats after removing longest path buffering:
[02/28 14:41:41   114s]       cell counts    : b=45, i=0, cg=0, l=40, total=85
[02/28 14:41:41   114s]       cell areas     : b=3670.834um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4777.618um^2
[02/28 14:41:41   114s]       wire lengths   : top=0.000um, trunk=13038.310um, leaf=43155.839um, total=56194.149um
[02/28 14:41:41   114s]       capacitance    : wire=8.309pF, gate=8.742pF, total=17.051pF
[02/28 14:41:41   114s]       net violations : underSlew={86,0.313ns} average 0.223ns std.dev 0.050ns
[02/28 14:41:41   114s]     Clock tree state after removing longest path buffering:
[02/28 14:41:41   114s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.230),top(nil), margined worst slew is leaf(0.284),trunk(0.230),top(nil)
[02/28 14:41:41   114s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.365, avg=0.301, sd=0.054], skew [0.229 vs 0.105*, 76.6% {0.270, 0.322, 0.365}] (wid=0.109 ws=0.095) (gid=0.314 gs=0.195)
[02/28 14:41:41   114s]     Clock network insertion delays are now [0.136ns, 0.365ns] average 0.301ns std.dev 0.054ns
[02/28 14:41:41   114s]     Clock DAG stats after 'Removing longest path buffering':
[02/28 14:41:41   114s]       cell counts    : b=45, i=0, cg=0, l=40, total=85
[02/28 14:41:41   114s]       cell areas     : b=3670.834um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4777.618um^2
[02/28 14:41:41   114s]       wire lengths   : top=0.000um, trunk=13038.310um, leaf=43155.839um, total=56194.149um
[02/28 14:41:41   114s]       capacitance    : wire=8.309pF, gate=8.742pF, total=17.051pF
[02/28 14:41:41   114s]       net violations : underSlew={86,0.313ns} average 0.223ns std.dev 0.050ns
[02/28 14:41:41   114s]     Clock tree state after 'Removing longest path buffering':
[02/28 14:41:41   114s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.230),top(nil), margined worst slew is leaf(0.284),trunk(0.230),top(nil)
[02/28 14:41:41   114s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.365, avg=0.301, sd=0.054], skew [0.229 vs 0.105*, 76.6% {0.270, 0.322, 0.365}] (wid=0.109 ws=0.095) (gid=0.314 gs=0.195)
[02/28 14:41:41   114s]     Clock network insertion delays are now [0.136ns, 0.365ns] average 0.301ns std.dev 0.054ns
[02/28 14:41:41   114s]   Removing longest path buffering done.
[02/28 14:41:41   114s]   Reducing insertion delay 2... 
[02/28 14:41:44   117s]     Path optimization required 905 stage delay updates 
[02/28 14:41:44   117s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/28 14:41:44   117s]       cell counts    : b=45, i=0, cg=0, l=40, total=85
[02/28 14:41:44   117s]       cell areas     : b=3649.313um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4756.097um^2
[02/28 14:41:44   117s]       wire lengths   : top=0.000um, trunk=11342.660um, leaf=44430.087um, total=55772.747um
[02/28 14:41:44   117s]       capacitance    : wire=8.250pF, gate=8.732pF, total=16.981pF
[02/28 14:41:44   117s]       net violations : underSlew={86,0.313ns} average 0.226ns std.dev 0.049ns
[02/28 14:41:44   117s]     Clock tree state after 'Reducing insertion delay 2':
[02/28 14:41:44   117s]       clock_tree clock: worst slew is leaf(0.284),trunk(0.224),top(nil), margined worst slew is leaf(0.284),trunk(0.224),top(nil)
[02/28 14:41:44   117s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.136, max=0.355, avg=0.296, sd=0.051], skew [0.219 vs 0.105*, 77.4% {0.261, 0.313, 0.355}] (wid=0.109 ws=0.095) (gid=0.311 gs=0.192)
[02/28 14:41:44   117s]     Clock network insertion delays are now [0.136ns, 0.355ns] average 0.296ns std.dev 0.051ns
[02/28 14:41:44   117s]   Reducing insertion delay 2 done.
[02/28 14:41:44   117s]   Reducing clock tree power 1... 
[02/28 14:41:44   117s]     Resizing gates: 
[02/28 14:41:44   117s]     Resizing gates: .
[02/28 14:41:44   117s]     Resizing gates: ..
[02/28 14:41:44   117s]     Resizing gates: ...
[02/28 14:41:44   117s]     Resizing gates: ... 20% 
[02/28 14:41:44   117s]     Resizing gates: ... 20% .
[02/28 14:41:44   117s]     Resizing gates: ... 20% ..
[02/28 14:41:44   117s]     Resizing gates: ... 20% ...
[02/28 14:41:44   117s]     Resizing gates: ... 20% ... 40% 
[02/28 14:41:44   117s]     Resizing gates: ... 20% ... 40% .
[02/28 14:41:44   117s]     Resizing gates: ... 20% ... 40% ..
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ...
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% 
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% .
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:41:45   118s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:41:45   119s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/28 14:41:45   119s]       cell counts    : b=45, i=0, cg=0, l=40, total=85
[02/28 14:41:45   119s]       cell areas     : b=2351.916um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3424.882um^2
[02/28 14:41:45   119s]       wire lengths   : top=0.000um, trunk=11377.437um, leaf=44415.498um, total=55792.935um
[02/28 14:41:45   119s]       capacitance    : wire=8.255pF, gate=8.094pF, total=16.349pF
[02/28 14:41:45   119s]       net violations : underSlew={86,0.311ns} average 0.207ns std.dev 0.059ns
[02/28 14:41:45   119s]     Clock tree state after 'Reducing clock tree power 1':
[02/28 14:41:45   119s]       clock_tree clock: worst slew is leaf(0.356),trunk(0.205),top(nil), margined worst slew is leaf(0.356),trunk(0.205),top(nil)
[02/28 14:41:45   119s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.163, max=0.354, avg=0.314, sd=0.042], skew [0.191 vs 0.105*, 81.8% {0.278, 0.331, 0.354}] (wid=0.122 ws=0.108) (gid=0.318 gs=0.181)
[02/28 14:41:46   119s]     Clock network insertion delays are now [0.163ns, 0.354ns] average 0.314ns std.dev 0.042ns
[02/28 14:41:46   119s]   Reducing clock tree power 1 done.
[02/28 14:41:46   119s]   Reducing clock tree power 2... 
[02/28 14:41:46   119s]     Path optimization required 28 stage delay updates 
[02/28 14:41:46   119s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/28 14:41:46   119s]       cell counts    : b=45, i=0, cg=0, l=40, total=85
[02/28 14:41:46   119s]       cell areas     : b=2351.916um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3424.882um^2
[02/28 14:41:46   119s]       wire lengths   : top=0.000um, trunk=11377.437um, leaf=44415.498um, total=55792.935um
[02/28 14:41:46   119s]       capacitance    : wire=8.255pF, gate=8.094pF, total=16.349pF
[02/28 14:41:46   119s]       net violations : underSlew={86,0.311ns} average 0.207ns std.dev 0.059ns
[02/28 14:41:46   119s]     Clock tree state after 'Reducing clock tree power 2':
[02/28 14:41:46   119s]       clock_tree clock: worst slew is leaf(0.356),trunk(0.205),top(nil), margined worst slew is leaf(0.356),trunk(0.205),top(nil)
[02/28 14:41:46   119s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.163, max=0.354, avg=0.314, sd=0.042], skew [0.191 vs 0.105*, 81.8% {0.278, 0.331, 0.354}] (wid=0.122 ws=0.108) (gid=0.318 gs=0.181)
[02/28 14:41:46   119s]     Clock network insertion delays are now [0.163ns, 0.354ns] average 0.314ns std.dev 0.042ns
[02/28 14:41:46   119s]   Reducing clock tree power 2 done.
[02/28 14:41:46   119s]   Approximately balancing fragments step... 
[02/28 14:41:46   119s]     Resolving skew group constraints... 
[02/28 14:41:46   119s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/28 14:41:46   119s]     Resolving skew group constraints done.
[02/28 14:41:46   119s]     Approximately balancing fragments... 
[02/28 14:41:46   119s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[02/28 14:41:48   121s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/28 14:41:48   121s]           cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:48   121s]           cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:48   121s]           wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:48   121s]           capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:48   121s]           net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:48   121s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/28 14:41:48   121s]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[02/28 14:41:48   121s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/28 14:41:48   121s]           cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:48   121s]           cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:48   121s]           wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:48   121s]           capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:48   121s]           net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:48   121s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[02/28 14:41:48   121s]     Approximately balancing fragments done.
[02/28 14:41:48   121s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/28 14:41:48   121s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:48   121s]       cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:48   121s]       wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:48   121s]       capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:48   121s]       net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:48   121s]     Clock tree state after 'Approximately balancing fragments step':
[02/28 14:41:48   121s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:48   121s]     Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:48   121s]   Approximately balancing fragments step done.
[02/28 14:41:48   121s]   Clock DAG stats after Approximately balancing fragments:
[02/28 14:41:48   121s]     cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:48   121s]     cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:48   121s]     wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:48   121s]     capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:48   121s]     net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:48   121s]   Clock tree state after Approximately balancing fragments:
[02/28 14:41:48   121s]     clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:48   121s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.318 gs=0.093)
[02/28 14:41:48   121s]   Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:48   121s]   Improving fragments clock skew... 
[02/28 14:41:48   121s]     Clock DAG stats after 'Improving fragments clock skew':
[02/28 14:41:48   121s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:48   121s]       cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:48   121s]       wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:48   121s]       capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:48   121s]       net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:48   121s]     Clock tree state after 'Improving fragments clock skew':
[02/28 14:41:48   121s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:48   121s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.318 gs=0.093)
[02/28 14:41:48   121s]     Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:48   121s]   Improving fragments clock skew done.
[02/28 14:41:48   121s]   Approximately balancing step... 
[02/28 14:41:48   121s]     Resolving skew group constraints... 
[02/28 14:41:49   122s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/28 14:41:49   122s]     Resolving skew group constraints done.
[02/28 14:41:49   122s]     Approximately balancing... 
[02/28 14:41:49   122s]       Approximately balancing, wire and cell delays, iteration 1... 
[02/28 14:41:49   122s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/28 14:41:49   122s]           cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:49   122s]           cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:49   122s]           wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:49   122s]           capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:49   122s]           net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:49   122s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/28 14:41:49   122s]     Approximately balancing done.
[02/28 14:41:49   122s]     Clock DAG stats after 'Approximately balancing step':
[02/28 14:41:49   122s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:49   122s]       cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:49   122s]       wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:49   122s]       capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:49   122s]       net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:49   122s]     Clock tree state after 'Approximately balancing step':
[02/28 14:41:49   122s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:49   122s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.318 gs=0.093)
[02/28 14:41:49   122s]     Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:49   122s] BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[02/28 14:41:49   122s] {clock/default_emulate_constraint_mode,WC: 3540.23 -> 3545.23}
[02/28 14:41:49   122s]   Approximately balancing step done.
[02/28 14:41:49   122s]   Fixing clock tree overload... 
[02/28 14:41:49   122s]     Fixing clock tree overload: 
[02/28 14:41:49   122s]     Fixing clock tree overload: .
[02/28 14:41:49   122s]     Fixing clock tree overload: ..
[02/28 14:41:49   122s]     Fixing clock tree overload: ...
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% 
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% .
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ..
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ...
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% 
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% .
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ..
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ...
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:41:49   122s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:41:49   122s]     Clock DAG stats after 'Fixing clock tree overload':
[02/28 14:41:49   122s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:49   122s]       cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:49   122s]       wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:49   122s]       capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:49   122s]       net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:49   122s]     Clock tree state after 'Fixing clock tree overload':
[02/28 14:41:49   122s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:49   122s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.318 gs=0.093)
[02/28 14:41:49   122s]     Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:49   122s]   Fixing clock tree overload done.
[02/28 14:41:49   122s]   Approximately balancing paths... 
[02/28 14:41:49   122s]     Added 0 buffers.
[02/28 14:41:49   122s]     Clock DAG stats after 'Approximately balancing paths':
[02/28 14:41:49   122s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:49   122s]       cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:49   122s]       wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:49   122s]       capacitance    : wire=8.267pF, gate=8.123pF, total=16.390pF
[02/28 14:41:49   122s]       net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:49   122s]     Clock tree state after 'Approximately balancing paths':
[02/28 14:41:49   122s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:49   122s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.318 gs=0.093)
[02/28 14:41:49   122s]     Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:49   122s]   Approximately balancing paths done.
[02/28 14:41:49   122s]   Resynthesising clock tree into netlist... 
[02/28 14:41:49   122s]   Resynthesising clock tree into netlist done.
[02/28 14:41:49   122s]   Updating congestion map to accurately time the clock tree... 
[02/28 14:41:49   122s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=9939 and nets=15459 using extraction engine 'preRoute' .
[02/28 14:41:49   122s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:41:49   122s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:41:49   122s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:41:49   122s] RC Extraction called in multi-corner(1) mode.
[02/28 14:41:49   122s] RCMode: PreRoute
[02/28 14:41:49   122s]       RC Corner Indexes            0   
[02/28 14:41:49   122s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:41:49   122s] Resistance Scaling Factor    : 1.00000 
[02/28 14:41:49   122s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:41:49   122s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:41:49   122s] Shrink Factor                : 1.00000
[02/28 14:41:49   122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:41:49   122s] Using capacitance table file ...
[02/28 14:41:49   122s] Updating RC grid for preRoute extraction ...
[02/28 14:41:49   122s] Initializing multi-corner capacitance tables ... 
[02/28 14:41:49   122s] Initializing multi-corner resistance tables ...
[02/28 14:41:49   122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1156.770M)
[02/28 14:41:49   122s] 
[02/28 14:41:49   122s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/28 14:41:49   122s]   Updating congestion map to accurately time the clock tree done.
[02/28 14:41:49   122s]   Disconnecting clock tree from netlist... 
[02/28 14:41:49   122s]   Disconnecting clock tree from netlist done.
[02/28 14:41:50   123s]   Clock DAG stats After congestion update:
[02/28 14:41:50   123s]     cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:50   123s]     cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:50   123s]     wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:50   123s]     capacitance    : wire=8.265pF, gate=8.123pF, total=16.388pF
[02/28 14:41:50   123s]     net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:50   123s]   Clock tree state After congestion update:
[02/28 14:41:50   123s]     clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:50   123s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.319 gs=0.094)
[02/28 14:41:50   123s]   Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:50   123s]   Improving clock skew... 
[02/28 14:41:50   123s]     Clock DAG stats after 'Improving clock skew':
[02/28 14:41:50   123s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:50   123s]       cell areas     : b=2422.627um^2, i=0.000um^2, cg=0.000um^2, l=1072.966um^2, total=3495.593um^2
[02/28 14:41:50   123s]       wire lengths   : top=0.000um, trunk=11474.690um, leaf=44397.765um, total=55872.455um
[02/28 14:41:50   123s]       capacitance    : wire=8.265pF, gate=8.123pF, total=16.388pF
[02/28 14:41:50   123s]       net violations : underSlew={89,0.326ns} average 0.210ns std.dev 0.060ns
[02/28 14:41:50   123s]     Clock tree state after 'Improving clock skew':
[02/28 14:41:50   123s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.205),top(nil), margined worst slew is leaf(0.357),trunk(0.205),top(nil)
[02/28 14:41:50   123s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.252, max=0.354, avg=0.328, sd=0.015], skew [0.102 vs 0.105, 99.6% {0.278, 0.330, 0.354}] (wid=0.121 ws=0.107) (gid=0.319 gs=0.094)
[02/28 14:41:50   123s]     Clock network insertion delays are now [0.252ns, 0.354ns] average 0.328ns std.dev 0.015ns
[02/28 14:41:50   123s]   Improving clock skew done.
[02/28 14:41:50   123s]   Reducing clock tree power 3... 
[02/28 14:41:50   123s]     Initial gate capacitance is (rise=8.123pF fall=8.123pF).
[02/28 14:41:50   123s]     Resizing gates: 
[02/28 14:41:50   123s]     Resizing gates: .
[02/28 14:41:50   123s]     Resizing gates: ..
[02/28 14:41:50   123s]     Resizing gates: ...
[02/28 14:41:50   123s]     Resizing gates: ... 20% 
[02/28 14:41:50   123s]     Resizing gates: ... 20% .
[02/28 14:41:50   123s]     Resizing gates: ... 20% ..
[02/28 14:41:50   123s]     Resizing gates: ... 20% ...
[02/28 14:41:50   123s]     Resizing gates: ... 20% ... 40% 
[02/28 14:41:50   123s]     Resizing gates: ... 20% ... 40% .
[02/28 14:41:50   123s]     Resizing gates: ... 20% ... 40% ..
[02/28 14:41:50   123s]     Resizing gates: ... 20% ... 40% ...
[02/28 14:41:50   124s]     Resizing gates: ... 20% ... 40% ... 60% 
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% .
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:41:51   124s]     Iteration 1: gate capacitance is (rise=7.836pF fall=7.836pF).
[02/28 14:41:51   124s]     Resizing gates: 
[02/28 14:41:51   124s]     Resizing gates: .
[02/28 14:41:51   124s]     Resizing gates: ..
[02/28 14:41:51   124s]     Resizing gates: ...
[02/28 14:41:51   124s]     Resizing gates: ... 20% 
[02/28 14:41:51   124s]     Resizing gates: ... 20% .
[02/28 14:41:51   124s]     Resizing gates: ... 20% ..
[02/28 14:41:51   124s]     Resizing gates: ... 20% ...
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% 
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% .
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ..
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ...
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% 
[02/28 14:41:51   124s]     Resizing gates: ... 20% ... 40% ... 60% .
[02/28 14:41:51   125s]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/28 14:41:51   125s]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/28 14:41:52   125s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:41:52   125s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:41:52   125s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:41:52   125s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:41:52   125s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:41:52   125s]     Stopping in iteration 2: unable to make further power recovery in this step.
[02/28 14:41:52   125s]     Iteration 2: gate capacitance is (rise=7.816pF fall=7.816pF).
[02/28 14:41:52   125s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/28 14:41:52   125s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:52   125s]       cell areas     : b=1832.342um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2883.787um^2
[02/28 14:41:52   125s]       wire lengths   : top=0.000um, trunk=11484.427um, leaf=44428.232um, total=55912.659um
[02/28 14:41:52   125s]       capacitance    : wire=8.271pF, gate=7.816pF, total=16.087pF
[02/28 14:41:52   125s]       net violations : underSlew={89,0.319ns} average 0.188ns std.dev 0.074ns
[02/28 14:41:52   125s]     Clock tree state after 'Reducing clock tree power 3':
[02/28 14:41:52   125s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.186),top(nil), margined worst slew is leaf(0.357),trunk(0.186),top(nil)
[02/28 14:41:52   125s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.275, max=0.372, avg=0.347, sd=0.016], skew [0.097 vs 0.105, 99.6% {0.297, 0.350, 0.372}] (wid=0.120 ws=0.109) (gid=0.356 gs=0.113)
[02/28 14:41:52   125s]     Clock network insertion delays are now [0.275ns, 0.372ns] average 0.347ns std.dev 0.016ns
[02/28 14:41:52   125s] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[02/28 14:41:52   125s] {clock/default_emulate_constraint_mode,WC: 3545.23 -> 3725}
[02/28 14:41:52   125s]   Reducing clock tree power 3 done.
[02/28 14:41:52   125s]   Improving insertion delay... 
[02/28 14:41:52   125s]     Clock DAG stats after improving insertion delay:
[02/28 14:41:52   125s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:52   125s]       cell areas     : b=1832.342um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2883.787um^2
[02/28 14:41:52   125s]       wire lengths   : top=0.000um, trunk=11484.427um, leaf=44428.232um, total=55912.659um
[02/28 14:41:52   125s]       capacitance    : wire=8.271pF, gate=7.816pF, total=16.087pF
[02/28 14:41:52   125s]       net violations : underSlew={89,0.319ns} average 0.188ns std.dev 0.074ns
[02/28 14:41:52   125s]     Clock tree state after improving insertion delay:
[02/28 14:41:52   125s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.186),top(nil), margined worst slew is leaf(0.357),trunk(0.186),top(nil)
[02/28 14:41:52   125s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.275, max=0.372, avg=0.347, sd=0.016], skew [0.097 vs 0.105, 99.6% {0.297, 0.350, 0.372}] (wid=0.120 ws=0.109) (gid=0.356 gs=0.113)
[02/28 14:41:52   125s]     Clock network insertion delays are now [0.275ns, 0.372ns] average 0.347ns std.dev 0.016ns
[02/28 14:41:52   125s]     Clock DAG stats after 'Improving insertion delay':
[02/28 14:41:52   125s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:41:52   125s]       cell areas     : b=1832.342um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2883.787um^2
[02/28 14:41:52   125s]       wire lengths   : top=0.000um, trunk=11484.427um, leaf=44428.232um, total=55912.659um
[02/28 14:41:52   125s]       capacitance    : wire=8.271pF, gate=7.816pF, total=16.087pF
[02/28 14:41:52   125s]       net violations : underSlew={89,0.319ns} average 0.188ns std.dev 0.074ns
[02/28 14:41:52   125s]     Clock tree state after 'Improving insertion delay':
[02/28 14:41:52   125s]       clock_tree clock: worst slew is leaf(0.357),trunk(0.186),top(nil), margined worst slew is leaf(0.357),trunk(0.186),top(nil)
[02/28 14:41:52   125s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.275, max=0.372, avg=0.347, sd=0.016], skew [0.097 vs 0.105, 99.6% {0.297, 0.350, 0.372}] (wid=0.120 ws=0.109) (gid=0.356 gs=0.113)
[02/28 14:41:52   125s]     Clock network insertion delays are now [0.275ns, 0.372ns] average 0.347ns std.dev 0.016ns
[02/28 14:41:52   125s] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[02/28 14:41:52   125s] {clock/default_emulate_constraint_mode,WC: 3545.23 -> 3725}
[02/28 14:41:52   125s]   Improving insertion delay done.
[02/28 14:41:52   125s]   Total capacitance is (rise=16.087pF fall=16.087pF), of which (rise=8.271pF fall=8.271pF) is wire, and (rise=7.816pF fall=7.816pF) is gate.
[02/28 14:41:52   125s]   Legalizer releasing space for clock trees... 
[02/28 14:41:52   125s]   Legalizer releasing space for clock trees done.
[02/28 14:41:52   125s]   Updating netlist... 
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] * Starting clock placement refinement...
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] * First pass: Refine non-clock instances...
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] #spOpts: mergeVia=F 
[02/28 14:41:52   125s] *** Starting refinePlace (0:02:05 mem=1222.0M) ***
[02/28 14:41:52   125s] Total net length = 4.566e+05 (2.471e+05 2.095e+05) (ext = 8.713e+04)
[02/28 14:41:52   125s] Starting refinePlace ...
[02/28 14:41:52   125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:52   125s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[02/28 14:41:52   125s] Density distribution unevenness ratio = 14.092%
[02/28 14:41:52   125s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:41:52   125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1222.0MB) @(0:02:05 - 0:02:05).
[02/28 14:41:52   125s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:52   125s] wireLenOptFixPriorityInst 0 inst fixed
[02/28 14:41:52   125s] Move report: legalization moves 45 insts, mean move: 4.67 um, max move: 9.92 um
[02/28 14:41:52   125s] 	Max move on inst (integer_file_instance_g30499): (358.47, 379.42) --> (353.43, 374.54)
[02/28 14:41:52   125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1222.0MB) @(0:02:05 - 0:02:05).
[02/28 14:41:52   125s] Move report: Detail placement moves 45 insts, mean move: 4.67 um, max move: 9.92 um
[02/28 14:41:52   125s] 	Max move on inst (integer_file_instance_g30499): (358.47, 379.42) --> (353.43, 374.54)
[02/28 14:41:52   125s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.0MB
[02/28 14:41:52   125s] Statistics of distance of Instance movement in refine placement:
[02/28 14:41:52   125s]   maximum (X+Y) =         9.92 um
[02/28 14:41:52   125s]   inst (integer_file_instance_g30499) with max move: (358.47, 379.42) -> (353.43, 374.54)
[02/28 14:41:52   125s]   mean    (X+Y) =         4.67 um
[02/28 14:41:52   125s] Summary Report:
[02/28 14:41:52   125s] Instances move: 45 (out of 5091 movable)
[02/28 14:41:52   125s] Mean displacement: 4.67 um
[02/28 14:41:52   125s] Max displacement: 9.92 um (Instance: integer_file_instance_g30499) ([02/28 14:41:52   125s] Total instances moved : 45
358.47, 379.42) -> (353.43, 374.54)
[02/28 14:41:52   125s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AN22X1
[02/28 14:41:52   125s] Total net length = 4.566e+05 (2.471e+05 2.095e+05) (ext = 8.713e+04)
[02/28 14:41:52   125s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.0MB
[02/28 14:41:52   125s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1222.0MB) @(0:02:05 - 0:02:05).
[02/28 14:41:52   125s] *** Finished refinePlace (0:02:05 mem=1222.0M) ***
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] * Second pass: Refine clock instances...
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] #spOpts: mergeVia=F 
[02/28 14:41:52   125s] *** Starting refinePlace (0:02:05 mem=1222.0M) ***
[02/28 14:41:52   125s] Total net length = 4.569e+05 (2.473e+05 2.096e+05) (ext = 8.713e+04)
[02/28 14:41:52   125s] Starting refinePlace ...
[02/28 14:41:52   125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:52   125s] default core: bins with density >  0.75 = 3.47 % ( 5 / 144 )
[02/28 14:41:52   125s] Density distribution unevenness ratio = 6.167%
[02/28 14:41:52   125s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:41:52   125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1222.0MB) @(0:02:05 - 0:02:05).
[02/28 14:41:52   125s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:52   125s] wireLenOptFixPriorityInst 1652 inst fixed
[02/28 14:41:52   125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:52   125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1222.0MB) @(0:02:05 - 0:02:05).
[02/28 14:41:52   125s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:41:52   125s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.0MB
[02/28 14:41:52   125s] Statistics of distance of Instance movement in refine placement:
[02/28 14:41:52   125s]   maximum (X+Y) =         0.00 um
[02/28 14:41:52   125s]   mean    (X+Y) =         0.00 um
[02/28 14:41:52   125s] Total instances moved : 0
[02/28 14:41:52   125s] Summary Report:
[02/28 14:41:52   125s] Instances move: 0 (out of 6831 movable)
[02/28 14:41:52   125s] Mean displacement: 0.00 um
[02/28 14:41:52   125s] Max displacement: 0.00 um 
[02/28 14:41:52   125s] Total net length = 4.569e+05 (2.473e+05 2.096e+05) (ext = 8.713e+04)
[02/28 14:41:52   125s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.0MB
[02/28 14:41:52   125s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1222.0MB) @(0:02:05 - 0:02:05).
[02/28 14:41:52   125s] *** Finished refinePlace (0:02:05 mem=1222.0M) ***
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] * No clock instances moved during refinement.
[02/28 14:41:52   125s] *
[02/28 14:41:52   125s] * Finished with clock placement refinement.
[02/28 14:41:52   125s] *
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s] CCOPT: Starting clock implementation routing.
[02/28 14:41:53   126s] Net route status summary:
[02/28 14:41:53   126s]   Clock:        89 (unrouted=87, trialRouted=0, noStatus=0, routed=0, fixed=2)
[02/28 14:41:53   126s]   Non-clock:  7222 (unrouted=8, trialRouted=7182, noStatus=32, routed=0, fixed=0)
[02/28 14:41:53   126s] (Not counting 8148 nets with <2 term connections)
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=9939 and nets=15459 using extraction engine 'preRoute' .
[02/28 14:41:53   126s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:41:53   126s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:41:53   126s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:41:53   126s] RC Extraction called in multi-corner(1) mode.
[02/28 14:41:53   126s] RCMode: PreRoute
[02/28 14:41:53   126s]       RC Corner Indexes            0   
[02/28 14:41:53   126s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:41:53   126s] Resistance Scaling Factor    : 1.00000 
[02/28 14:41:53   126s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:41:53   126s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:41:53   126s] Shrink Factor                : 1.00000
[02/28 14:41:53   126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:41:53   126s] Using capacitance table file ...
[02/28 14:41:53   126s] Updating RC grid for preRoute extraction ...
[02/28 14:41:53   126s] Initializing multi-corner capacitance tables ... 
[02/28 14:41:53   126s] Initializing multi-corner resistance tables ...
[02/28 14:41:53   126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1223.543M)
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s] CCOPT: Preparing to route 89 clock nets with NanoRoute.
[02/28 14:41:53   126s]   All net are default rule.
[02/28 14:41:53   126s]   Removed pre-existing routes for 89 nets.
[02/28 14:41:53   126s]   Preferred NanoRoute mode settings: Current
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s]   drouteAutoStop = "false"
[02/28 14:41:53   126s]   drouteEndIteration = "20"
[02/28 14:41:53   126s]   drouteExpDeterministicMultiThread = "true"
[02/28 14:41:53   126s]   envHonorGlobalRoute = "false"
[02/28 14:41:53   126s]   grouteExpUseNanoRoute2 = "false"
[02/28 14:41:53   126s]   routeAllowPinAsFeedthrough = "false"
[02/28 14:41:53   126s]   routeExpDeterministicMultiThread = "true"
[02/28 14:41:53   126s]   routeSelectedNetOnly = "true"
[02/28 14:41:53   126s]   routeWithEco = "true"
[02/28 14:41:53   126s]   routeWithSiDriven = "false"
[02/28 14:41:53   126s]   routeWithTimingDriven = "false"
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s] globalDetailRoute
[02/28 14:41:53   126s] 
[02/28 14:41:53   126s] #setNanoRouteMode -drouteAutoStop false
[02/28 14:41:53   126s] #setNanoRouteMode -drouteEndIteration 20
[02/28 14:41:53   126s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[02/28 14:41:53   126s] #setNanoRouteMode -routeSelectedNetOnly true
[02/28 14:41:53   126s] #setNanoRouteMode -routeWithEco true
[02/28 14:41:53   126s] #setNanoRouteMode -routeWithSiDriven false
[02/28 14:41:53   126s] #setNanoRouteMode -routeWithTimingDriven false
[02/28 14:41:53   126s] #Start globalDetailRoute on Tue Feb 28 14:41:53 2023
[02/28 14:41:53   126s] #
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[02/28 14:41:53   127s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[02/28 14:41:53   127s] #To increase the message display limit, refer to the product command reference manual.
[02/28 14:41:56   129s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/28 14:41:56   129s] #Start routing data preparation.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[02/28 14:41:56   129s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[02/28 14:41:56   129s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[02/28 14:41:56   129s] #Minimum voltage of a net in the design = 0.000.
[02/28 14:41:56   129s] #Maximum voltage of a net in the design = 1.800.
[02/28 14:41:56   129s] #Voltage range [0.000 - 0.000] has 6 nets.
[02/28 14:41:56   129s] #Voltage range [0.000 - 1.800] has 15453 nets.
[02/28 14:41:58   132s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/28 14:41:58   132s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:41:58   132s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:41:58   132s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:41:58   132s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:41:58   132s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/28 14:41:59   132s] #Regenerating Ggrids automatically.
[02/28 14:41:59   132s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/28 14:41:59   132s] #Using automatically generated G-grids.
[02/28 14:41:59   132s] #Done routing data preparation.
[02/28 14:41:59   132s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 968.80 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   132s] #Merging special wires...
[02/28 14:41:59   132s] #reading routing guides ......
[02/28 14:41:59   132s] #Number of eco nets is 0
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #Start data preparation...
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #Data preparation is done on Tue Feb 28 14:41:59 2023
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #Analyzing routing resource...
[02/28 14:41:59   132s] #Routing resource analysis is done on Tue Feb 28 14:41:59 2023
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #  Resource Analysis:
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/28 14:41:59   132s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/28 14:41:59   132s] #  --------------------------------------------------------------
[02/28 14:41:59   132s] #  Metal 1        H         931           0        3600    75.92%
[02/28 14:41:59   132s] #  Metal 2        V         907           0        3600     0.00%
[02/28 14:41:59   132s] #  Metal 3        H         931           0        3600     0.00%
[02/28 14:41:59   132s] #  Metal 4        V         907           0        3600     0.00%
[02/28 14:41:59   132s] #  Metal 5        H         931           0        3600     0.00%
[02/28 14:41:59   132s] #  Metal 6        V         453           0        3600     0.00%
[02/28 14:41:59   132s] #  --------------------------------------------------------------
[02/28 14:41:59   132s] #  Total                   5060       0.00%  21600    12.65%
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #  89 nets (0.58%) with 1 preferred extra spacing.
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #Routing guide is on.
[02/28 14:41:59   132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.88 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   132s] #
[02/28 14:41:59   132s] #start global routing iteration 1...
[02/28 14:41:59   133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.81 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #start global routing iteration 2...
[02/28 14:41:59   133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.11 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #Total number of trivial nets (e.g. < 2 pins) = 8148 (skipped).
[02/28 14:41:59   133s] #Total number of selected nets for routing = 89.
[02/28 14:41:59   133s] #Total number of unselected nets (but routable) for routing = 7222 (skipped).
[02/28 14:41:59   133s] #Total number of nets in the design = 15459.
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #7222 skipped nets do not have any wires.
[02/28 14:41:59   133s] #89 routable nets have only global wires.
[02/28 14:41:59   133s] #89 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #Routed net constraints summary:
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #        Rules   Pref Extra Space   Unconstrained  
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #      Default                 89               0  
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #        Total                 89               0  
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #Routing constraints summary of the whole design:
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #        Rules   Pref Extra Space   Unconstrained  
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #      Default                 89            7222  
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #        Total                 89            7222  
[02/28 14:41:59   133s] #------------------------------------------------
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #                 OverCon          
[02/28 14:41:59   133s] #                  #Gcell    %Gcell
[02/28 14:41:59   133s] #     Layer           (1)   OverCon
[02/28 14:41:59   133s] #  --------------------------------
[02/28 14:41:59   133s] #   Metal 1      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #   Metal 2      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #   Metal 3      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #   Metal 4      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #   Metal 5      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #   Metal 6      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #  --------------------------------
[02/28 14:41:59   133s] #     Total      0(0.00%)   (0.00%)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/28 14:41:59   133s] #  Overflow after GR: 0.00% H + 0.00% V
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #Complete Global Routing.
[02/28 14:41:59   133s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:41:59   133s] #Total wire length = 56256 um.
[02/28 14:41:59   133s] #Total half perimeter of net bounding box = 35248 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET1 = 0 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET2 = 94 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET3 = 28444 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET4 = 27585 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET5 = 28 um.
[02/28 14:41:59   133s] #Total wire length on LAYER METTP = 104 um.
[02/28 14:41:59   133s] #Total number of vias = 5164
[02/28 14:41:59   133s] #Up-Via Summary (total 5164):
[02/28 14:41:59   133s] #           
[02/28 14:41:59   133s] #-----------------------
[02/28 14:41:59   133s] #  Metal 1         1828
[02/28 14:41:59   133s] #  Metal 2         1712
[02/28 14:41:59   133s] #  Metal 3         1610
[02/28 14:41:59   133s] #  Metal 4            7
[02/28 14:41:59   133s] #  Metal 5            7
[02/28 14:41:59   133s] #-----------------------
[02/28 14:41:59   133s] #                  5164 
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #Total number of involved priority nets 89
[02/28 14:41:59   133s] #Maximum src to sink distance for priority net 897.9
[02/28 14:41:59   133s] #Average of max src_to_sink distance for priority net 368.2
[02/28 14:41:59   133s] #Average of ave src_to_sink distance for priority net 260.8
[02/28 14:41:59   133s] #Max overcon = 0 track.
[02/28 14:41:59   133s] #Total overcon = 0.00%.
[02/28 14:41:59   133s] #Worst layer Gcell overcon rate = 0.00%.
[02/28 14:41:59   133s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 976.13 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.45 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   133s] #Start Track Assignment.
[02/28 14:41:59   133s] #Done with 1255 horizontal wires in 1 hboxes and 1204 vertical wires in 1 hboxes.
[02/28 14:41:59   133s] #Done with 144 horizontal wires in 1 hboxes and 108 vertical wires in 1 hboxes.
[02/28 14:41:59   133s] #Complete Track Assignment.
[02/28 14:41:59   133s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:41:59   133s] #Total wire length = 59247 um.
[02/28 14:41:59   133s] #Total half perimeter of net bounding box = 35248 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET1 = 2975 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET2 = 98 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET3 = 28432 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET4 = 27601 um.
[02/28 14:41:59   133s] #Total wire length on LAYER MET5 = 30 um.
[02/28 14:41:59   133s] #Total wire length on LAYER METTP = 111 um.
[02/28 14:41:59   133s] #Total number of vias = 5164
[02/28 14:41:59   133s] #Up-Via Summary (total 5164):
[02/28 14:41:59   133s] #           
[02/28 14:41:59   133s] #-----------------------
[02/28 14:41:59   133s] #  Metal 1         1828
[02/28 14:41:59   133s] #  Metal 2         1712
[02/28 14:41:59   133s] #  Metal 3         1610
[02/28 14:41:59   133s] #  Metal 4            7
[02/28 14:41:59   133s] #  Metal 5            7
[02/28 14:41:59   133s] #-----------------------
[02/28 14:41:59   133s] #                  5164 
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.54 (MB), peak = 1000.67 (MB)
[02/28 14:41:59   133s] #
[02/28 14:41:59   133s] #Cpu time = 00:00:04
[02/28 14:41:59   133s] #Elapsed time = 00:00:04
[02/28 14:41:59   133s] #Increased memory = 15.90 (MB)
[02/28 14:41:59   133s] #Total memory = 976.58 (MB)
[02/28 14:41:59   133s] #Peak memory = 1000.67 (MB)
[02/28 14:42:00   133s] #
[02/28 14:42:00   133s] #Start Detail Routing..
[02/28 14:42:00   133s] #start initial detail routing ...
[02/28 14:42:12   146s] # ECO: 4.0% of the total area was rechecked for DRC, and 92.0% required routing.
[02/28 14:42:12   146s] #    number of violations = 121
[02/28 14:42:12   146s] #
[02/28 14:42:12   146s] #    By Layer and Type :
[02/28 14:42:12   146s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:12   146s] #	MET1          0        0        0        0        0
[02/28 14:42:12   146s] #	MET2         61        3        1       56      121
[02/28 14:42:12   146s] #	Totals       61        3        1       56      121
[02/28 14:42:12   146s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1010.30 (MB), peak = 1010.31 (MB)
[02/28 14:42:12   146s] #start 1st optimization iteration ...
[02/28 14:42:15   148s] #    number of violations = 79
[02/28 14:42:15   148s] #
[02/28 14:42:15   148s] #    By Layer and Type :
[02/28 14:42:15   148s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:42:15   148s] #	MET1          0        0        0        0
[02/28 14:42:15   148s] #	MET2         40        1       38       79
[02/28 14:42:15   148s] #	Totals       40        1       38       79
[02/28 14:42:15   148s] #    number of process antenna violations = 50
[02/28 14:42:15   148s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1005.50 (MB), peak = 1039.78 (MB)
[02/28 14:42:15   148s] #start 2nd optimization iteration ...
[02/28 14:42:16   150s] #    number of violations = 42
[02/28 14:42:16   150s] #
[02/28 14:42:16   150s] #    By Layer and Type :
[02/28 14:42:16   150s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:16   150s] #	MET1          0        0        0        0        0
[02/28 14:42:16   150s] #	MET2         18        3        2       19       42
[02/28 14:42:16   150s] #	Totals       18        3        2       19       42
[02/28 14:42:16   150s] #    number of process antenna violations = 53
[02/28 14:42:16   150s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1001.14 (MB), peak = 1039.78 (MB)
[02/28 14:42:16   150s] #start 3rd optimization iteration ...
[02/28 14:42:17   150s] #    number of violations = 41
[02/28 14:42:17   150s] #
[02/28 14:42:17   150s] #    By Layer and Type :
[02/28 14:42:17   150s] #	         MetSpc   WreExt   Totals
[02/28 14:42:17   150s] #	MET1          0        0        0
[02/28 14:42:17   150s] #	MET2         21       20       41
[02/28 14:42:17   150s] #	Totals       21       20       41
[02/28 14:42:17   150s] #    number of process antenna violations = 53
[02/28 14:42:17   150s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 998.98 (MB), peak = 1039.78 (MB)
[02/28 14:42:17   150s] #start 4th optimization iteration ...
[02/28 14:42:17   151s] #    number of violations = 42
[02/28 14:42:17   151s] #
[02/28 14:42:17   151s] #    By Layer and Type :
[02/28 14:42:17   151s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:17   151s] #	MET1          0        0        0        0        0
[02/28 14:42:17   151s] #	MET2         18        3        2       19       42
[02/28 14:42:17   151s] #	Totals       18        3        2       19       42
[02/28 14:42:17   151s] #    number of process antenna violations = 53
[02/28 14:42:17   151s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1000.38 (MB), peak = 1039.78 (MB)
[02/28 14:42:17   151s] #start 5th optimization iteration ...
[02/28 14:42:18   152s] #    number of violations = 41
[02/28 14:42:18   152s] #
[02/28 14:42:18   152s] #    By Layer and Type :
[02/28 14:42:18   152s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:18   152s] #	MET1          0        0        0        0        0
[02/28 14:42:18   152s] #	MET2         20        1        1       19       41
[02/28 14:42:18   152s] #	Totals       20        1        1       19       41
[02/28 14:42:18   152s] #    number of process antenna violations = 53
[02/28 14:42:18   152s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 999.88 (MB), peak = 1039.78 (MB)
[02/28 14:42:18   152s] #start 6th optimization iteration ...
[02/28 14:42:20   153s] #    number of violations = 42
[02/28 14:42:20   153s] #
[02/28 14:42:20   153s] #    By Layer and Type :
[02/28 14:42:20   153s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:20   153s] #	MET1          0        0        0        0        0
[02/28 14:42:20   153s] #	MET2         18        3        1       20       42
[02/28 14:42:20   153s] #	Totals       18        3        1       20       42
[02/28 14:42:20   153s] #    number of process antenna violations = 53
[02/28 14:42:20   153s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1015.33 (MB), peak = 1039.78 (MB)
[02/28 14:42:20   153s] #start 7th optimization iteration ...
[02/28 14:42:22   155s] #    number of violations = 42
[02/28 14:42:22   155s] #
[02/28 14:42:22   155s] #    By Layer and Type :
[02/28 14:42:22   155s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:22   155s] #	MET1          0        0        0        0        0
[02/28 14:42:22   155s] #	MET2         18        3        1       20       42
[02/28 14:42:22   155s] #	Totals       18        3        1       20       42
[02/28 14:42:22   155s] #    number of process antenna violations = 50
[02/28 14:42:22   155s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1016.24 (MB), peak = 1039.78 (MB)
[02/28 14:42:22   155s] #start 8th optimization iteration ...
[02/28 14:42:23   157s] #    number of violations = 41
[02/28 14:42:23   157s] #
[02/28 14:42:23   157s] #    By Layer and Type :
[02/28 14:42:23   157s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:23   157s] #	MET1          0        0        0        0        0
[02/28 14:42:23   157s] #	MET2         19        2        1       19       41
[02/28 14:42:23   157s] #	Totals       19        2        1       19       41
[02/28 14:42:23   157s] #    number of process antenna violations = 50
[02/28 14:42:23   157s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1013.46 (MB), peak = 1039.78 (MB)
[02/28 14:42:23   157s] #start 9th optimization iteration ...
[02/28 14:42:25   159s] #    number of violations = 42
[02/28 14:42:25   159s] #
[02/28 14:42:25   159s] #    By Layer and Type :
[02/28 14:42:25   159s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:42:25   159s] #	MET1          0        0        0        0        0
[02/28 14:42:25   159s] #	MET2         18        3        1       20       42
[02/28 14:42:25   159s] #	Totals       18        3        1       20       42
[02/28 14:42:25   159s] #    number of process antenna violations = 50
[02/28 14:42:25   159s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1014.50 (MB), peak = 1039.78 (MB)
[02/28 14:42:25   159s] #start 10th optimization iteration ...
[02/28 14:42:27   160s] #    number of violations = 40
[02/28 14:42:27   160s] #
[02/28 14:42:27   160s] #    By Layer and Type :
[02/28 14:42:27   160s] #	         MetSpc   WreExt   Totals
[02/28 14:42:27   160s] #	MET1          0        0        0
[02/28 14:42:27   160s] #	MET2         21       19       40
[02/28 14:42:27   160s] #	Totals       21       19       40
[02/28 14:42:27   160s] #    number of process antenna violations = 50
[02/28 14:42:27   160s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1009.55 (MB), peak = 1039.78 (MB)
[02/28 14:42:27   160s] #start 11th optimization iteration ...
[02/28 14:42:30   164s] #    number of violations = 40
[02/28 14:42:30   164s] #
[02/28 14:42:30   164s] #    By Layer and Type :
[02/28 14:42:30   164s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:42:30   164s] #	MET1          0        0        0        0
[02/28 14:42:30   164s] #	MET2         19        2       19       40
[02/28 14:42:30   164s] #	Totals       19        2       19       40
[02/28 14:42:30   164s] #    number of process antenna violations = 50
[02/28 14:42:30   164s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1034.19 (MB), peak = 1039.78 (MB)
[02/28 14:42:30   164s] #start 12th optimization iteration ...
[02/28 14:42:33   167s] #    number of violations = 41
[02/28 14:42:33   167s] #
[02/28 14:42:33   167s] #    By Layer and Type :
[02/28 14:42:33   167s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:42:33   167s] #	MET1          0        0        0        0
[02/28 14:42:33   167s] #	MET2         18        3       20       41
[02/28 14:42:33   167s] #	Totals       18        3       20       41
[02/28 14:42:33   167s] #    number of process antenna violations = 50
[02/28 14:42:33   167s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1030.01 (MB), peak = 1039.78 (MB)
[02/28 14:42:33   167s] #start 13th optimization iteration ...
[02/28 14:42:36   170s] #    number of violations = 41
[02/28 14:42:36   170s] #
[02/28 14:42:36   170s] #    By Layer and Type :
[02/28 14:42:36   170s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:42:36   170s] #	MET1          0        0        0        0
[02/28 14:42:36   170s] #	MET2         19        2       20       41
[02/28 14:42:36   170s] #	Totals       19        2       20       41
[02/28 14:42:36   170s] #    number of process antenna violations = 50
[02/28 14:42:36   170s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1033.25 (MB), peak = 1039.78 (MB)
[02/28 14:42:36   170s] #start 14th optimization iteration ...
[02/28 14:42:39   173s] #    number of violations = 42
[02/28 14:42:39   173s] #
[02/28 14:42:39   173s] #    By Layer and Type :
[02/28 14:42:39   173s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:42:39   173s] #	MET1          0        0        0        0
[02/28 14:42:39   173s] #	MET2         18        3       21       42
[02/28 14:42:39   173s] #	Totals       18        3       21       42
[02/28 14:42:39   173s] #    number of process antenna violations = 50
[02/28 14:42:39   173s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1029.94 (MB), peak = 1039.78 (MB)
[02/28 14:42:39   173s] #start 15th optimization iteration ...
[02/28 14:42:41   175s] #    number of violations = 4
[02/28 14:42:41   175s] #
[02/28 14:42:41   175s] #    By Layer and Type :
[02/28 14:42:41   175s] #	         MetSpc   WreExt   Totals
[02/28 14:42:41   175s] #	MET1          0        0        0
[02/28 14:42:41   175s] #	MET2          2        2        4
[02/28 14:42:41   175s] #	Totals        2        2        4
[02/28 14:42:41   175s] #    number of process antenna violations = 50
[02/28 14:42:41   175s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1034.65 (MB), peak = 1039.78 (MB)
[02/28 14:42:41   175s] #start 16th optimization iteration ...
[02/28 14:42:42   176s] #    number of violations = 4
[02/28 14:42:42   176s] #
[02/28 14:42:42   176s] #    By Layer and Type :
[02/28 14:42:42   176s] #	          Short   WreExt   Totals
[02/28 14:42:42   176s] #	MET1          0        0        0
[02/28 14:42:42   176s] #	MET2          2        2        4
[02/28 14:42:42   176s] #	Totals        2        2        4
[02/28 14:42:42   176s] #    number of process antenna violations = 50
[02/28 14:42:42   176s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1046.58 (MB), peak = 1046.62 (MB)
[02/28 14:42:42   176s] #start 17th optimization iteration ...
[02/28 14:42:43   176s] #    number of violations = 4
[02/28 14:42:43   176s] #
[02/28 14:42:43   176s] #    By Layer and Type :
[02/28 14:42:43   176s] #	         MetSpc   WreExt   Totals
[02/28 14:42:43   176s] #	MET1          0        0        0
[02/28 14:42:43   176s] #	MET2          2        2        4
[02/28 14:42:43   176s] #	Totals        2        2        4
[02/28 14:42:43   176s] #    number of process antenna violations = 50
[02/28 14:42:43   176s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.37 (MB), peak = 1046.62 (MB)
[02/28 14:42:43   176s] #start 18th optimization iteration ...
[02/28 14:42:43   177s] #    number of violations = 4
[02/28 14:42:43   177s] #
[02/28 14:42:43   177s] #    By Layer and Type :
[02/28 14:42:43   177s] #	          Short   WreExt   Totals
[02/28 14:42:43   177s] #	MET1          0        0        0
[02/28 14:42:43   177s] #	MET2          2        2        4
[02/28 14:42:43   177s] #	Totals        2        2        4
[02/28 14:42:43   177s] #    number of process antenna violations = 50
[02/28 14:42:43   177s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.16 (MB), peak = 1046.62 (MB)
[02/28 14:42:43   177s] #start 19th optimization iteration ...
[02/28 14:42:44   178s] #    number of violations = 4
[02/28 14:42:44   178s] #
[02/28 14:42:44   178s] #    By Layer and Type :
[02/28 14:42:44   178s] #	          Short   WreExt   Totals
[02/28 14:42:44   178s] #	MET1          0        0        0
[02/28 14:42:44   178s] #	MET2          2        2        4
[02/28 14:42:44   178s] #	Totals        2        2        4
[02/28 14:42:44   178s] #    number of process antenna violations = 50
[02/28 14:42:44   178s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.66 (MB), peak = 1046.62 (MB)
[02/28 14:42:44   178s] #start 20th optimization iteration ...
[02/28 14:42:45   178s] #    number of violations = 4
[02/28 14:42:45   178s] #
[02/28 14:42:45   178s] #    By Layer and Type :
[02/28 14:42:45   178s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:42:45   178s] #	MET1          0        0        0        0
[02/28 14:42:45   178s] #	MET2          1        1        2        4
[02/28 14:42:45   178s] #	Totals        1        1        2        4
[02/28 14:42:45   178s] #    number of process antenna violations = 50
[02/28 14:42:45   178s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.43 (MB), peak = 1046.62 (MB)
[02/28 14:42:45   178s] #Complete Detail Routing.
[02/28 14:42:45   178s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:42:45   178s] #Total wire length = 57923 um.
[02/28 14:42:45   178s] #Total half perimeter of net bounding box = 35248 um.
[02/28 14:42:45   178s] #Total wire length on LAYER MET1 = 64 um.
[02/28 14:42:45   178s] #Total wire length on LAYER MET2 = 2637 um.
[02/28 14:42:45   178s] #Total wire length on LAYER MET3 = 28285 um.
[02/28 14:42:45   178s] #Total wire length on LAYER MET4 = 26937 um.
[02/28 14:42:45   178s] #Total wire length on LAYER MET5 = 0 um.
[02/28 14:42:45   178s] #Total wire length on LAYER METTP = 0 um.
[02/28 14:42:45   178s] #Total number of vias = 5540
[02/28 14:42:45   178s] #Up-Via Summary (total 5540):
[02/28 14:42:45   178s] #           
[02/28 14:42:45   178s] #-----------------------
[02/28 14:42:45   178s] #  Metal 1         1827
[02/28 14:42:45   178s] #  Metal 2         1739
[02/28 14:42:45   178s] #  Metal 3         1974
[02/28 14:42:45   178s] #-----------------------
[02/28 14:42:45   178s] #                  5540 
[02/28 14:42:45   178s] #
[02/28 14:42:45   178s] #Total number of DRC violations = 4
[02/28 14:42:45   178s] #Total number of violations on LAYER MET1 = 0
[02/28 14:42:45   178s] #Total number of violations on LAYER MET2 = 4
[02/28 14:42:45   178s] #Total number of violations on LAYER MET3 = 0
[02/28 14:42:45   178s] #Total number of violations on LAYER MET4 = 0
[02/28 14:42:45   178s] #Total number of violations on LAYER MET5 = 0
[02/28 14:42:45   178s] #Total number of violations on LAYER METTP = 0
[02/28 14:42:45   178s] #Cpu time = 00:00:45
[02/28 14:42:45   178s] #Elapsed time = 00:00:45
[02/28 14:42:45   178s] #Increased memory = 5.25 (MB)
[02/28 14:42:45   178s] #Total memory = 981.82 (MB)
[02/28 14:42:45   178s] #Peak memory = 1046.62 (MB)
[02/28 14:42:45   178s] #detailRoute Statistics:
[02/28 14:42:45   178s] #Cpu time = 00:00:45
[02/28 14:42:45   178s] #Elapsed time = 00:00:45
[02/28 14:42:45   178s] #Increased memory = 5.25 (MB)
[02/28 14:42:45   178s] #Total memory = 981.83 (MB)
[02/28 14:42:45   178s] #Peak memory = 1046.62 (MB)
[02/28 14:42:45   178s] #
[02/28 14:42:45   178s] #globalDetailRoute statistics:
[02/28 14:42:45   178s] #Cpu time = 00:00:52
[02/28 14:42:45   178s] #Elapsed time = 00:00:51
[02/28 14:42:45   178s] #Increased memory = 79.92 (MB)
[02/28 14:42:45   178s] #Total memory = 974.20 (MB)
[02/28 14:42:45   178s] #Peak memory = 1046.62 (MB)
[02/28 14:42:45   178s] #Number of warnings = 41
[02/28 14:42:45   178s] #Total number of warnings = 41
[02/28 14:42:45   178s] #Number of fails = 0
[02/28 14:42:45   178s] #Total number of fails = 0
[02/28 14:42:45   178s] #Complete globalDetailRoute on Tue Feb 28 14:42:45 2023
[02/28 14:42:45   178s] #
[02/28 14:42:45   178s] Checking guided vs. routed lengths for 89 nets...
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     
[02/28 14:42:45   178s]     Guided max path lengths
[02/28 14:42:45   178s]     =======================
[02/28 14:42:45   178s]     
[02/28 14:42:45   178s]     ----------------------------------------
[02/28 14:42:45   178s]     From (um)    To (um)     Number of paths
[02/28 14:42:45   178s]     ----------------------------------------
[02/28 14:42:45   178s]        0.000      100.000          13
[02/28 14:42:45   178s]      100.000      200.000           2
[02/28 14:42:45   178s]      200.000      300.000          18
[02/28 14:42:45   178s]      300.000      400.000          16
[02/28 14:42:45   178s]      400.000      500.000          23
[02/28 14:42:45   178s]      500.000      600.000           9
[02/28 14:42:45   178s]      600.000      700.000           4
[02/28 14:42:45   178s]      700.000      800.000           2
[02/28 14:42:45   178s]      800.000      900.000           1
[02/28 14:42:45   178s]      900.000     1000.000           1
[02/28 14:42:45   178s]     ----------------------------------------
[02/28 14:42:45   178s]     
[02/28 14:42:45   178s]     Deviation of routing from guided max path lengths
[02/28 14:42:45   178s]     =================================================
[02/28 14:42:45   178s]     
[02/28 14:42:45   178s]     -------------------------------------
[02/28 14:42:45   178s]     From (%)    To (%)    Number of paths
[02/28 14:42:45   178s]     -------------------------------------
[02/28 14:42:45   178s]     below        0.000          15
[02/28 14:42:45   178s]       0.000      5.000          54
[02/28 14:42:45   178s]       5.000     10.000          13
[02/28 14:42:45   178s]      10.000     15.000           4
[02/28 14:42:45   178s]      15.000     20.000           0
[02/28 14:42:45   178s]      20.000     25.000           0
[02/28 14:42:45   178s]      25.000     30.000           1
[02/28 14:42:45   178s]      30.000     35.000           2
[02/28 14:42:45   178s]     -------------------------------------
[02/28 14:42:45   178s]     
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Top 10 notable deviations of routed length from guided length
[02/28 14:42:45   178s]     =============================================================
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_329 (101 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   438.119um, total =  1308.568um
[02/28 14:42:45   178s]     Routed length:  max path =   590.150um, total =  1446.100um
[02/28 14:42:45   178s]     Deviation:      max path =    34.701%,  total =    10.510%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_250 (33 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   359.960um, total =   585.003um
[02/28 14:42:45   178s]     Routed length:  max path =   411.810um, total =   620.710um
[02/28 14:42:45   178s]     Deviation:      max path =    14.404%,  total =     6.104%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_252 (33 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   316.949um, total =   595.819um
[02/28 14:42:45   178s]     Routed length:  max path =   358.420um, total =   651.020um
[02/28 14:42:45   178s]     Deviation:      max path =    13.084%,  total =     9.265%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_322 (101 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   246.881um, total =  1177.186um
[02/28 14:42:45   178s]     Routed length:  max path =   278.160um, total =  1267.680um
[02/28 14:42:45   178s]     Deviation:      max path =    12.670%,  total =     7.687%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net clock (42 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   378.886um, total =   685.471um
[02/28 14:42:45   178s]     Routed length:  max path =   421.420um, total =   734.290um
[02/28 14:42:45   178s]     Deviation:      max path =    11.226%,  total =     7.122%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_266 (33 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   531.688um, total =  1184.533um
[02/28 14:42:45   178s]     Routed length:  max path =   578.950um, total =  1243.015um
[02/28 14:42:45   178s]     Deviation:      max path =     8.889%,  total =     4.937%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_298 (33 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   450.737um, total =  1005.324um
[02/28 14:42:45   178s]     Routed length:  max path =   490.510um, total =  1076.030um
[02/28 14:42:45   178s]     Deviation:      max path =     8.824%,  total =     7.033%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_325 (61 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   411.053um, total =  1306.478um
[02/28 14:42:45   178s]     Routed length:  max path =   447.310um, total =  1382.040um
[02/28 14:42:45   178s]     Deviation:      max path =     8.821%,  total =     5.784%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_256 (65 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   586.068um, total =  1163.027um
[02/28 14:42:45   178s]     Routed length:  max path =   636.200um, total =  1211.665um
[02/28 14:42:45   178s]     Deviation:      max path =     8.554%,  total =     4.182%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s]     Net CTS_291 (33 terminals)
[02/28 14:42:45   178s]     Guided length:  max path =   257.746um, total =   691.219um
[02/28 14:42:45   178s]     Routed length:  max path =   278.400um, total =   735.615um
[02/28 14:42:45   178s]     Deviation:      max path =     8.013%,  total =     6.423%
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] Set FIXED routing status on 89 net(s)
[02/28 14:42:45   178s] Set FIXED placed status on 88 instance(s)
[02/28 14:42:45   178s] Net route status summary:
[02/28 14:42:45   178s]   Clock:        89 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=89)
[02/28 14:42:45   178s]   Non-clock:  7222 (unrouted=7222, trialRouted=0, noStatus=0, routed=0, fixed=0)
[02/28 14:42:45   178s] (Not counting 8148 nets with <2 term connections)
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] CCOPT: Done with clock implementation routing.
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] CCOPT: Starting congestion repair using flow wrapper.
[02/28 14:42:45   178s] Trial Route Overflow 0(H) 0(V)
[02/28 14:42:45   178s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[02/28 14:42:45   178s] Starting congestion repair ...
[02/28 14:42:45   178s] (I)       Reading DB...
[02/28 14:42:45   178s] (I)       congestionReportName   : 
[02/28 14:42:45   178s] [NR-eagl] buildTerm2TermWires    : 1
[02/28 14:42:45   178s] [NR-eagl] doTrackAssignment      : 1
[02/28 14:42:45   178s] (I)       dumpBookshelfFiles     : 0
[02/28 14:42:45   178s] [NR-eagl] numThreads             : 1
[02/28 14:42:45   178s] [NR-eagl] honorMsvRouteConstraint: false
[02/28 14:42:45   178s] (I)       honorPin               : false
[02/28 14:42:45   178s] (I)       honorPinGuide          : true
[02/28 14:42:45   178s] (I)       honorPartition         : false
[02/28 14:42:45   178s] (I)       allowPartitionCrossover: false
[02/28 14:42:45   178s] (I)       honorSingleEntry       : true
[02/28 14:42:45   178s] (I)       honorSingleEntryStrong : true
[02/28 14:42:45   178s] (I)       handleViaSpacingRule   : false
[02/28 14:42:45   178s] (I)       PDConstraint           : none
[02/28 14:42:45   178s] [NR-eagl] honorClockSpecNDR      : 0
[02/28 14:42:45   178s] (I)       routingEffortLevel     : 3
[02/28 14:42:45   178s] [NR-eagl] minRouteLayer          : 2
[02/28 14:42:45   178s] [NR-eagl] maxRouteLayer          : 2147483647
[02/28 14:42:45   178s] (I)       numRowsPerGCell        : 1
[02/28 14:42:45   178s] (I)       speedUpLargeDesign     : 0
[02/28 14:42:45   178s] (I)       speedUpBlkViolationClean: 0
[02/28 14:42:45   178s] (I)       autoGCellMerging       : 1
[02/28 14:42:45   178s] (I)       multiThreadingTA       : 0
[02/28 14:42:45   178s] (I)       punchThroughDistance   : -1
[02/28 14:42:45   178s] (I)       blockedPinEscape       : 0
[02/28 14:42:45   178s] (I)       blkAwareLayerSwitching : 0
[02/28 14:42:45   178s] (I)       betterClockWireModeling: 0
[02/28 14:42:45   178s] (I)       scenicBound            : 1.15
[02/28 14:42:45   178s] (I)       maxScenicToAvoidBlk    : 100.00
[02/28 14:42:45   178s] (I)       source-to-sink ratio   : 0.00
[02/28 14:42:45   178s] (I)       targetCongestionRatio  : 1.00
[02/28 14:42:45   178s] (I)       layerCongestionRatio   : 0.70
[02/28 14:42:45   178s] (I)       m1CongestionRatio      : 0.10
[02/28 14:42:45   178s] (I)       m2m3CongestionRatio    : 0.70
[02/28 14:42:45   178s] (I)       pinAccessEffort        : 0.10
[02/28 14:42:45   178s] (I)       localRouteEffort       : 1.00
[02/28 14:42:45   178s] (I)       numSitesBlockedByOneVia: 8.00
[02/28 14:42:45   178s] (I)       supplyScaleFactorH     : 1.00
[02/28 14:42:45   178s] (I)       supplyScaleFactorV     : 1.00
[02/28 14:42:45   178s] (I)       highlight3DOverflowFactor: 0.00
[02/28 14:42:45   178s] (I)       skipTrackCommand             : 
[02/28 14:42:45   178s] (I)       readTROption           : true
[02/28 14:42:45   178s] (I)       extraSpacingBothSide   : false
[02/28 14:42:45   178s] [NR-eagl] numTracksPerClockWire  : 0
[02/28 14:42:45   178s] (I)       routeSelectedNetsOnly  : false
[02/28 14:42:45   178s] (I)       before initializing RouteDB syMemory usage = 1271.4 MB
[02/28 14:42:45   178s] (I)       starting read tracks
[02/28 14:42:45   178s] (I)       build grid graph
[02/28 14:42:45   178s] (I)       build grid graph start
[02/28 14:42:45   178s] (I)       build grid graph end
[02/28 14:42:45   178s] [NR-eagl] Layer1 has no routable track
[02/28 14:42:45   178s] [NR-eagl] Layer2 has single uniform track structure
[02/28 14:42:45   178s] [NR-eagl] Layer3 has single uniform track structure
[02/28 14:42:45   178s] [NR-eagl] Layer4 has single uniform track structure
[02/28 14:42:45   178s] [NR-eagl] Layer5 has single uniform track structure
[02/28 14:42:45   178s] [NR-eagl] Layer6 has single uniform track structure
[02/28 14:42:45   178s] (I)       Layer1   numNetMinLayer=7222
[02/28 14:42:45   178s] (I)       Layer2   numNetMinLayer=89
[02/28 14:42:45   178s] (I)       Layer3   numNetMinLayer=0
[02/28 14:42:45   178s] (I)       Layer4   numNetMinLayer=0
[02/28 14:42:45   178s] (I)       Layer5   numNetMinLayer=0
[02/28 14:42:45   178s] (I)       Layer6   numNetMinLayer=0
[02/28 14:42:45   178s] [NR-eagl] numViaLayers=5
[02/28 14:42:45   178s] (I)       end build via table
[02/28 14:42:45   178s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2726 numBumpBlks=0 numBoundaryFakeBlks=0
[02/28 14:42:45   178s] [NR-eagl] numPreroutedNet = 89  numPreroutedWires = 3473
[02/28 14:42:45   178s] (I)       num ignored nets =0
[02/28 14:42:45   178s] (I)       readDataFromPlaceDB
[02/28 14:42:45   178s] (I)       Read net information..
[02/28 14:42:45   178s] [NR-eagl] Read numTotalNets=7311  numIgnoredNets=89
[02/28 14:42:45   178s] (I)       Read testcase time = 0.000 seconds
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] (I)       totalGlobalPin=24382, totalPins=24952
[02/28 14:42:45   178s] (I)       Model blockage into capacity
[02/28 14:42:45   178s] (I)       Read numBlocks=2726  numPreroutedWires=3473  numCapScreens=0
[02/28 14:42:45   178s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/28 14:42:45   178s] (I)       blocked area on Layer2 : 39013662300  (12.01%)
[02/28 14:42:45   178s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/28 14:42:45   178s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/28 14:42:45   178s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/28 14:42:45   178s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/28 14:42:45   178s] (I)       Modeling time = 0.000 seconds
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1271.4 MB
[02/28 14:42:45   178s] (I)       Layer1  viaCost=200.00
[02/28 14:42:45   178s] (I)       Layer2  viaCost=100.00
[02/28 14:42:45   178s] (I)       Layer3  viaCost=100.00
[02/28 14:42:45   178s] (I)       Layer4  viaCost=100.00
[02/28 14:42:45   178s] (I)       Layer5  viaCost=200.00
[02/28 14:42:45   178s] (I)       ---------------------Grid Graph Info--------------------
[02/28 14:42:45   178s] (I)       routing area        :  (0, 0) - (571410, 568520)
[02/28 14:42:45   178s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[02/28 14:42:45   178s] (I)       Site Width          :   630  (dbu)
[02/28 14:42:45   178s] (I)       Row Height          :  4880  (dbu)
[02/28 14:42:45   178s] (I)       GCell Width         :  4880  (dbu)
[02/28 14:42:45   178s] (I)       GCell Height        :  4880  (dbu)
[02/28 14:42:45   178s] (I)       grid                :   117   116     6
[02/28 14:42:45   178s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/28 14:42:45   178s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/28 14:42:45   178s] (I)       Default wire width  :   230   280   280   280   280   440
[02/28 14:42:45   178s] (I)       Default wire space  :   230   280   280   280   280   460
[02/28 14:42:45   178s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/28 14:42:45   178s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/28 14:42:45   178s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/28 14:42:45   178s] (I)       Total num of tracks :     0   907   931   907   931   453
[02/28 14:42:45   178s] (I)       Num of masks        :     1     1     1     1     1     1
[02/28 14:42:45   178s] (I)       --------------------------------------------------------
[02/28 14:42:45   178s] 
[02/28 14:42:45   178s] (I)       After initializing earlyGlobalRoute syMemory usage = 1271.4 MB
[02/28 14:42:45   179s] (I)       Loading and dumping file time : 0.10 seconds
[02/28 14:42:45   179s] (I)       ============= Initialization =============
[02/28 14:42:45   179s] [NR-eagl] EstWL : 94870
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] (I)       total 2D Cap : 469792 = (217854 H, 251938 V)
[02/28 14:42:45   179s] (I)       botLay=Layer1  topLay=Layer6  numSeg=17271
[02/28 14:42:45   179s] (I)       ============  Phase 1a Route ============
[02/28 14:42:45   179s] (I)       Phase 1a runs 0.03 seconds
[02/28 14:42:45   179s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/28 14:42:45   179s] [NR-eagl] Usage: 94867 = (51168 H, 43699 V) = (23.49% H, 20.06% V) = (2.497e+05um H, 2.133e+05um V)
[02/28 14:42:45   179s] [NR-eagl] 
[02/28 14:42:45   179s] (I)       ============  Phase 1b Route ============
[02/28 14:42:45   179s] (I)       Phase 1b runs 0.01 seconds
[02/28 14:42:45   179s] [NR-eagl] Usage: 94901 = (51191 H, 43710 V) = (23.50% H, 20.06% V) = (2.498e+05um H, 2.133e+05um V)
[02/28 14:42:45   179s] [NR-eagl] 
[02/28 14:42:45   179s] (I)       ============  Phase 1c Route ============
[02/28 14:42:45   179s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.04% V
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] (I)       Level2 Grid: 24 x 24
[02/28 14:42:45   179s] (I)       Phase 1c runs 0.00 seconds
[02/28 14:42:45   179s] [NR-eagl] Usage: 94901 = (51191 H, 43710 V) = (23.50% H, 20.06% V) = (2.498e+05um H, 2.133e+05um V)
[02/28 14:42:45   179s] [NR-eagl] 
[02/28 14:42:45   179s] (I)       ============  Phase 1d Route ============
[02/28 14:42:45   179s] (I)       Phase 1d runs 0.01 seconds
[02/28 14:42:45   179s] [NR-eagl] Usage: 94909 = (51196 H, 43713 V) = (23.50% H, 20.07% V) = (2.498e+05um H, 2.133e+05um V)
[02/28 14:42:45   179s] [NR-eagl] 
[02/28 14:42:45   179s] (I)       ============  Phase 1e Route ============
[02/28 14:42:45   179s] (I)       Phase 1e runs 0.00 seconds
[02/28 14:42:45   179s] [NR-eagl] Usage: 94909 = (51196 H, 43713 V) = (23.50% H, 20.07% V) = (2.498e+05um H, 2.133e+05um V)
[02/28 14:42:45   179s] [NR-eagl] 
[02/28 14:42:45   179s] (I)       ============  Phase 1l Route ============
[02/28 14:42:45   179s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] (I)       dpBasedLA: time=0.03  totalOF=3109145  totalVia=59070  totalWL=94907  total(Via+WL)=153977 
[02/28 14:42:45   179s] (I)       Total Global Routing Runtime: 0.12 seconds
[02/28 14:42:45   179s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.08% V
[02/28 14:42:45   179s] [NR-eagl] Overflow after earlyGlobalRoute 0.17% H + 0.09% V
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/28 14:42:45   179s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] ** np local hotspot detection info verbose **
[02/28 14:42:45   179s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/28 14:42:45   179s] Skipped repairing congestion.
[02/28 14:42:45   179s] (I)       ============= track Assignment ============
[02/28 14:42:45   179s] (I)       extract Global 3D Wires
[02/28 14:42:45   179s] (I)       Extract Global WL : time=0.01
[02/28 14:42:45   179s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/28 14:42:45   179s] (I)       track assignment initialization runtime=1407 millisecond
[02/28 14:42:45   179s] (I)       #threads=1 for track assignment
[02/28 14:42:45   179s] (I)       track assignment kernel runtime=137000 millisecond
[02/28 14:42:45   179s] (I)       End Greedy Track Assignment
[02/28 14:42:45   179s] [NR-eagl] Layer1(MET1)(F) length: 6.426000e+01um, number of vias: 26516
[02/28 14:42:45   179s] [NR-eagl] Layer2(MET2)(V) length: 1.051265e+05um, number of vias: 33840
[02/28 14:42:45   179s] [NR-eagl] Layer3(MET3)(H) length: 1.493821e+05um, number of vias: 9599
[02/28 14:42:45   179s] [NR-eagl] Layer4(MET4)(V) length: 1.038326e+05um, number of vias: 5880
[02/28 14:42:45   179s] [NR-eagl] Layer5(MET5)(H) length: 1.334547e+05um, number of vias: 930
[02/28 14:42:45   179s] [NR-eagl] Layer6(METTP)(V) length: 4.248954e+04um, number of vias: 0
[02/28 14:42:45   179s] [NR-eagl] Total length: 5.343498e+05um, number of vias: 76765
[02/28 14:42:45   179s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] CCOPT: Done with congestion repair using flow wrapper.
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s] Core basic site is core
[02/28 14:42:45   179s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:42:45   179s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=9939 and nets=15459 using extraction engine 'preRoute' .
[02/28 14:42:45   179s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:42:45   179s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:42:45   179s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:42:45   179s] RC Extraction called in multi-corner(1) mode.
[02/28 14:42:45   179s] RCMode: PreRoute
[02/28 14:42:45   179s]       RC Corner Indexes            0   
[02/28 14:42:45   179s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:42:45   179s] Resistance Scaling Factor    : 1.00000 
[02/28 14:42:45   179s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:42:45   179s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:42:45   179s] Shrink Factor                : 1.00000
[02/28 14:42:45   179s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:42:45   179s] Using capacitance table file ...
[02/28 14:42:45   179s] Updating RC grid for preRoute extraction ...
[02/28 14:42:45   179s] Initializing multi-corner capacitance tables ... 
[02/28 14:42:45   179s] Initializing multi-corner resistance tables ...
[02/28 14:42:45   179s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1276.742M)
[02/28 14:42:45   179s] 
[02/28 14:42:45   179s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/28 14:42:46   180s] There was no routing performed, so no routing correlation information will be displayed.
[02/28 14:42:46   180s]     
[02/28 14:42:46   180s]     Routing Correlation Report
[02/28 14:42:46   180s]     ==========================
[02/28 14:42:46   180s]     
[02/28 14:42:46   180s]     No data available
[02/28 14:42:46   180s]     
[02/28 14:42:46   180s]     
[02/28 14:42:46   180s]     Clock DAG stats after routing clock trees:
[02/28 14:42:46   180s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:42:46   180s]       cell areas     : b=1832.342um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2883.787um^2
[02/28 14:42:46   180s]       wire lengths   : top=0.000um, trunk=11591.820um, leaf=46331.640um, total=57923.460um
[02/28 14:42:46   180s]       capacitance    : wire=8.296pF, gate=7.816pF, total=16.112pF
[02/28 14:42:46   180s]       net violations : underSlew={89,0.323ns} average 0.280ns std.dev 0.038ns
[02/28 14:42:46   180s]     Clock tree state after routing clock trees:
[02/28 14:42:46   180s]       clock_tree clock: worst slew is leaf(0.197),trunk(0.160),top(nil), margined worst slew is leaf(0.197),trunk(0.160),top(nil)
[02/28 14:42:46   180s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.216, max=0.287, avg=0.236, sd=0.020], skew [0.071 vs 0.105, 99.7% {0.216, 0.224, 0.276}] (wid=0.000 ws=0.000) (gid=0.287 gs=0.071)
[02/28 14:42:46   180s]     Clock network insertion delays are now [0.216ns, 0.287ns] average 0.236ns std.dev 0.020ns
[02/28 14:42:46   180s]     Legalizer reserving space for clock trees... 
[02/28 14:42:46   180s]     Legalizer reserving space for clock trees done.
[02/28 14:42:46   180s]     PostConditioning... 
[02/28 14:42:46   180s]       Update timing... 
[02/28 14:42:46   180s]         Updating timing graph... 
[02/28 14:42:46   180s]           
[02/28 14:42:46   180s] #################################################################################
[02/28 14:42:46   180s] # Design Stage: PreRoute
[02/28 14:42:46   180s] # Design Name: riscv_steel_core
[02/28 14:42:46   180s] # Design Mode: 90nm
[02/28 14:42:46   180s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:42:46   180s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:42:46   180s] # Signoff Settings: SI Off 
[02/28 14:42:46   180s] #################################################################################
[02/28 14:42:47   180s] Calculate delays in Single mode...
[02/28 14:42:47   180s] Topological Sorting (CPU = 0:00:00.0, MEM = 1343.5M, InitMEM = 1343.5M)
[02/28 14:42:49   183s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:42:49   183s] End delay calculation. (MEM=1400.74 CPU=0:00:02.4 REAL=0:00:02.0)
[02/28 14:42:49   183s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1400.7M) ***
[02/28 14:42:49   183s]         Updating timing graph done.
[02/28 14:42:49   183s]         Updating latch analysis... 
[02/28 14:42:50   183s]         Updating latch analysis done.
[02/28 14:42:50   183s]       Update timing done.
[02/28 14:42:50   183s]       Invalidating timing
[02/28 14:42:50   183s]       PostConditioning active optimizations:
[02/28 14:42:50   183s]        - DRV fixing with cell sizing
[02/28 14:42:50   183s]       
[02/28 14:42:50   183s]       Currently running CTS, using active skew data
[02/28 14:42:50   183s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[02/28 14:42:50   184s]       Clock DAG stats PostConditioning initial state:
[02/28 14:42:50   184s]         cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:42:50   184s]         cell areas     : b=1832.342um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2883.787um^2
[02/28 14:42:50   184s]         wire lengths   : top=0.000um, trunk=11591.820um, leaf=46331.640um, total=57923.460um
[02/28 14:42:50   184s]         capacitance    : wire=8.296pF, gate=7.816pF, total=16.112pF
[02/28 14:42:50   184s]         net violations : overSlew={1,0.021ns} average 0.021ns std.dev 0.000ns, overSlew (inc. unfixable)={1,0.021ns} average 0.021ns std.dev 0.000ns, underSlew={88,0.320ns} average 0.190ns std.dev 0.073ns
[02/28 14:42:50   184s]       Recomputing CTS skew targets... 
[02/28 14:42:50   184s]         Resolving skew group constraints... 
[02/28 14:42:50   184s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/28 14:42:50   184s]         Resolving skew group constraints done.
[02/28 14:42:50   184s]       Recomputing CTS skew targets done.
[02/28 14:42:50   184s]       Fixing DRVs... 
[02/28 14:42:50   184s]         Fixing clock tree DRVs: 
[02/28 14:42:50   184s]         Fixing clock tree DRVs: .
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ..
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ...
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% 
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% .
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ..
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ...
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% 
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% .
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[02/28 14:42:50   184s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/28 14:42:50   184s]         CCOpt-PostConditioning: considered: 89, tested: 89, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
[02/28 14:42:50   184s]         
[02/28 14:42:50   184s]         PRO Statistics: Fix DRVs (cell sizing):
[02/28 14:42:50   184s]         =======================================
[02/28 14:42:50   184s]         
[02/28 14:42:50   184s]         Cell changes by Net Type:
[02/28 14:42:50   184s]         
[02/28 14:42:50   184s]         ------------------------------
[02/28 14:42:50   184s]         Net Type    Attempted    Sized
[02/28 14:42:50   184s]         ------------------------------
[02/28 14:42:50   184s]         top             0          0
[02/28 14:42:50   184s]         trunk           0          0
[02/28 14:42:50   184s]         leaf            1          1
[02/28 14:42:50   184s]         ------------------------------
[02/28 14:42:50   184s]         Total           1          1
[02/28 14:42:50   184s]         ------------------------------
[02/28 14:42:50   184s]         
[02/28 14:42:50   184s]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 21.521um^2
[02/28 14:42:50   184s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/28 14:42:50   184s]         
[02/28 14:42:50   184s]         Clock DAG stats PostConditioning after DRV fixing:
[02/28 14:42:50   184s]           cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:42:50   184s]           cell areas     : b=1853.863um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2905.308um^2
[02/28 14:42:50   184s]           wire lengths   : top=0.000um, trunk=11591.820um, leaf=46331.640um, total=57923.460um
[02/28 14:42:50   184s]           capacitance    : wire=8.296pF, gate=7.826pF, total=16.122pF
[02/28 14:42:50   184s]           net violations : underSlew={89,0.320ns} average 0.188ns std.dev 0.074ns
[02/28 14:42:50   184s]         Clock tree state PostConditioning after DRV fixing:
[02/28 14:42:50   184s]           clock_tree clock: worst slew is leaf(0.349),trunk(0.184),top(nil), margined worst slew is leaf(0.349),trunk(0.184),top(nil)
[02/28 14:42:50   184s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.245, max=0.384, avg=0.350, sd=0.018], skew [0.139 vs 0.105*, 99.4% {0.300, 0.352, 0.384}] (wid=0.145 ws=0.135) (gid=0.358 gs=0.123)
[02/28 14:42:50   184s]         Clock network insertion delays are now [0.245ns, 0.384ns] average 0.350ns std.dev 0.018ns
[02/28 14:42:50   184s]       Fixing DRVs done.
[02/28 14:42:50   184s]       
[02/28 14:42:50   184s]       Slew Diagnostics: After DRV fixing
[02/28 14:42:50   184s]       ==================================
[02/28 14:42:50   184s]       
[02/28 14:42:50   184s]       Global causes: DRV fixing with buffering is disabled
[02/28 14:42:50   184s]       
[02/28 14:42:50   184s]       Top 5 overslews:
[02/28 14:42:50   184s]       
[02/28 14:42:50   184s]       ---------------------------------
[02/28 14:42:50   184s]       Node    Net    Overslew    Causes
[02/28 14:42:50   184s]       ---------------------------------
[02/28 14:42:50   184s]         (empty table)
[02/28 14:42:50   184s]       ---------------------------------
[02/28 14:42:50   184s]       
[02/28 14:42:50   184s]       Reconnecting optimized routes... 
[02/28 14:42:50   184s]       Reconnecting optimized routes done.
[02/28 14:42:50   184s]       Refining placement... 
[02/28 14:42:50   184s] *
[02/28 14:42:50   184s] * Starting clock placement refinement...
[02/28 14:42:50   184s] *
[02/28 14:42:50   184s] * First pass: Refine non-clock instances...
[02/28 14:42:50   184s] *
[02/28 14:42:50   184s] #spOpts: mergeVia=F 
[02/28 14:42:50   184s] *** Starting refinePlace (0:03:04 mem=1276.7M) ***
[02/28 14:42:50   184s] Total net length = 4.541e+05 (2.450e+05 2.091e+05) (ext = 8.701e+04)
[02/28 14:42:50   184s] Starting refinePlace ...
[02/28 14:42:50   184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:50   184s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[02/28 14:42:50   184s] Density distribution unevenness ratio = 14.065%
[02/28 14:42:50   184s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:42:50   184s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1276.7MB) @(0:03:04 - 0:03:04).
[02/28 14:42:50   184s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:50   184s] wireLenOptFixPriorityInst 0 inst fixed
[02/28 14:42:50   184s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:50   184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1276.7MB) @(0:03:04 - 0:03:04).
[02/28 14:42:50   184s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:50   184s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1276.7MB
[02/28 14:42:51   184s] Statistics of distance of Instance movement in refine placement:
[02/28 14:42:51   184s]   maximum (X+Y) =         0.00 um
[02/28 14:42:51   184s]   mean    (X+Y) =         0.00 um
[02/28 14:42:51   184s] Total instances moved : 0
[02/28 14:42:51   184s] Summary Report:
[02/28 14:42:51   184s] Instances move: 0 (out of 5091 movable)
[02/28 14:42:51   184s] Mean displacement: 0.00 um
[02/28 14:42:51   184s] Max displacement: 0.00 um 
[02/28 14:42:51   184s] Total net length = 4.541e+05 (2.450e+05 2.091e+05) (ext = 8.701e+04)
[02/28 14:42:51   184s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [02/28 14:42:51   184s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1276.7MB) @(0:03:04 - 0:03:04).
1276.7MB
[02/28 14:42:51   184s] *** Finished refinePlace (0:03:04 mem=1276.7M) ***
[02/28 14:42:51   184s] *
[02/28 14:42:51   184s] * Second pass: Refine clock instances...
[02/28 14:42:51   184s] *
[02/28 14:42:51   184s] #spOpts: mergeVia=F 
[02/28 14:42:51   184s] *** Starting refinePlace (0:03:04 mem=1276.7M) ***
[02/28 14:42:51   184s] Total net length = 4.541e+05 (2.451e+05 2.091e+05) (ext = 8.701e+04)
[02/28 14:42:51   184s] Starting refinePlace ...
[02/28 14:42:51   184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:51   184s] default core: bins with density >  0.75 = 3.47 % ( 5 / 144 )
[02/28 14:42:51   184s] Density distribution unevenness ratio = 6.162%
[02/28 14:42:51   184s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:42:51   184s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1276.7MB) @(0:03:04 - 0:03:04).
[02/28 14:42:51   184s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:51   184s] wireLenOptFixPriorityInst 1652 inst fixed
[02/28 14:42:51   184s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:51   184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1276.7MB) @(0:03:04 - 0:03:04).
[02/28 14:42:51   184s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:42:51   184s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1276.7MB
[02/28 14:42:51   184s] Statistics of distance of Instance movement in refine placement:
[02/28 14:42:51   184s]   maximum (X+Y) =         0.00 um
[02/28 14:42:51   184s]   mean    (X+Y) =         0.00 um
[02/28 14:42:51   184s] Total instances moved : 0
[02/28 14:42:51   184s] Summary Report:
[02/28 14:42:51   184s] Instances move: 0 (out of 6831 movable)
[02/28 14:42:51   184s] Mean displacement: 0.00 um
[02/28 14:42:51   184s] Max displacement: 0.00 um 
[02/28 14:42:51   184s] Total net length = 4.541e+05 (2.451e+05 2.091e+05) (ext = 8.701e+04)
[02/28 14:42:51   184s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1276.7MB
[02/28 14:42:51   184s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1276.7MB) @(0:03:04 - 0:03:04).
[02/28 14:42:51   184s] *** Finished refinePlace (0:03:04 mem=1276.7M) ***
[02/28 14:42:51   184s] *
[02/28 14:42:51   184s] * No clock instances moved during refinement.
[02/28 14:42:51   184s] *
[02/28 14:42:51   184s] * Finished with clock placement refinement.
[02/28 14:42:51   184s] *
[02/28 14:42:51   185s] 
[02/28 14:42:51   185s]       Refining placement done.
[02/28 14:42:51   185s]       Set dirty flag on 2 insts, 4 nets
[02/28 14:42:51   185s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=9939 and nets=15459 using extraction engine 'preRoute' .
[02/28 14:42:51   185s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:42:51   185s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:42:51   185s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:42:51   185s] RC Extraction called in multi-corner(1) mode.
[02/28 14:42:51   185s] RCMode: PreRoute
[02/28 14:42:51   185s]       RC Corner Indexes            0   
[02/28 14:42:51   185s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:42:51   185s] Resistance Scaling Factor    : 1.00000 
[02/28 14:42:51   185s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:42:51   185s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:42:51   185s] Shrink Factor                : 1.00000
[02/28 14:42:51   185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:42:51   185s] Using capacitance table file ...
[02/28 14:42:51   185s] Updating RC grid for preRoute extraction ...
[02/28 14:42:51   185s] Initializing multi-corner capacitance tables ... 
[02/28 14:42:51   185s] Initializing multi-corner resistance tables ...
[02/28 14:42:51   185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1276.742M)
[02/28 14:42:51   185s] 
[02/28 14:42:51   185s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/28 14:42:52   185s]       Clock DAG stats PostConditioning final:
[02/28 14:42:52   185s]         cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:42:52   185s]         cell areas     : b=1853.863um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2905.308um^2
[02/28 14:42:52   185s]         wire lengths   : top=0.000um, trunk=11591.820um, leaf=46331.640um, total=57923.460um
[02/28 14:42:52   185s]         capacitance    : wire=8.296pF, gate=7.826pF, total=16.122pF
[02/28 14:42:52   185s]         net violations : underSlew={89,0.320ns} average 0.188ns std.dev 0.074ns
[02/28 14:42:52   185s]     PostConditioning done.
[02/28 14:42:52   185s] Net route status summary:
[02/28 14:42:52   185s]   Clock:        89 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=89)
[02/28 14:42:52   185s]   Non-clock:  7222 (unrouted=0, trialRouted=7222, noStatus=0, routed=0, fixed=0)
[02/28 14:42:52   185s] (Not counting 8148 nets with <2 term connections)
[02/28 14:42:52   185s]     Clock DAG stats after post-conditioning:
[02/28 14:42:52   185s]       cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:42:52   185s]       cell areas     : b=1853.863um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2905.308um^2
[02/28 14:42:52   185s]       wire lengths   : top=0.000um, trunk=11591.820um, leaf=46331.640um, total=57923.460um
[02/28 14:42:52   185s]       capacitance    : wire=8.296pF, gate=7.826pF, total=16.122pF
[02/28 14:42:52   185s]       net violations : underSlew={89,0.320ns} average 0.188ns std.dev 0.074ns
[02/28 14:42:52   185s]     Clock tree state after post-conditioning:
[02/28 14:42:52   185s]       clock_tree clock: worst slew is leaf(0.349),trunk(0.184),top(nil), margined worst slew is leaf(0.349),trunk(0.184),top(nil)
[02/28 14:42:52   185s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.245, max=0.384, avg=0.350, sd=0.018], skew [0.139 vs 0.105*, 99.4% {0.300, 0.352, 0.384}] (wid=0.145 ws=0.135) (gid=0.358 gs=0.123)
[02/28 14:42:52   185s]     Clock network insertion delays are now [0.245ns, 0.384ns] average 0.350ns std.dev 0.018ns
[02/28 14:42:52   185s]   Updating netlist done.
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Clock DAG stats at end of CTS:
[02/28 14:42:52   185s]   ==============================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   --------------------------------
[02/28 14:42:52   185s]   Cell type      Count    Area
[02/28 14:42:52   185s]   --------------------------------
[02/28 14:42:52   185s]   Buffers         48      1853.863
[02/28 14:42:52   185s]   Inverters        0         0.000
[02/28 14:42:52   185s]   Clock Gates      0         0.000
[02/28 14:42:52   185s]   Clock Logic     40      1051.445
[02/28 14:42:52   185s]   All             88      2905.308
[02/28 14:42:52   185s]   --------------------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Clock DAG wire lengths at end of CTS:
[02/28 14:42:52   185s]   =====================================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   --------------------
[02/28 14:42:52   185s]   Type     Wire Length
[02/28 14:42:52   185s]   --------------------
[02/28 14:42:52   185s]   Top           0.000
[02/28 14:42:52   185s]   Trunk     11591.820
[02/28 14:42:52   185s]   Leaf      46331.640
[02/28 14:42:52   185s]   Total     57923.460
[02/28 14:42:52   185s]   --------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Clock DAG capacitances at end of CTS:
[02/28 14:42:52   185s]   =====================================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   --------------------
[02/28 14:42:52   185s]   Type     Capacitance
[02/28 14:42:52   185s]   --------------------
[02/28 14:42:52   185s]   Wire        8.296
[02/28 14:42:52   185s]   Gate        7.826
[02/28 14:42:52   185s]   Total      16.122
[02/28 14:42:52   185s]   --------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Clock DAG net violations at end of CTS:
[02/28 14:42:52   185s]   =======================================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   ------------------------------------------------------
[02/28 14:42:52   185s]   Type         Count    Max viol    Average    Std. Dev.
[02/28 14:42:52   185s]   ------------------------------------------------------
[02/28 14:42:52   185s]   underSlew     89      0.320ns     0.188ns     0.074ns
[02/28 14:42:52   185s]   ------------------------------------------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Clock tree summary at end of CTS:
[02/28 14:42:52   185s]   =================================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   -------------------------------------------------------
[02/28 14:42:52   185s]   Clock Tree          Worst Trunk Slew    Worst Leaf Slew
[02/28 14:42:52   185s]   -------------------------------------------------------
[02/28 14:42:52   185s]   clock_tree clock         0.184               0.349
[02/28 14:42:52   185s]   -------------------------------------------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Skew group summary at end of CTS:
[02/28 14:42:52   185s]   =================================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:42:52   185s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/28 14:42:52   185s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:42:52   185s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.245     0.384     0.139    0.105*           0.135           0.135           0.350        0.018     99.4% {0.300, 0.352, 0.384}
[02/28 14:42:52   185s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Min/max skew group path pins for unmet skew targets:
[02/28 14:42:52   185s]   ====================================================
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   ----------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:42:52   185s]   Half-corner                                Skew Group                               Min/Max    Delay    Pin
[02/28 14:42:52   185s]   ----------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:42:52   185s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.245    immediate_stage3_reg[21]/C
[02/28 14:42:52   185s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.384    csr_file_instance_mcause_cause_code_reg[2]/C
[02/28 14:42:52   185s]   ----------------------------------------------------------------------------------------------------------------------------------------------------
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Clock network insertion delays are now [0.245ns, 0.384ns] average 0.350ns std.dev 0.018ns
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s]   Found a total of 0 clock tree pins with a slew violation.
[02/28 14:42:52   185s]   
[02/28 14:42:52   185s] Synthesizing clock trees done.
[02/28 14:42:52   185s] Connecting clock gate test enables... 
[02/28 14:42:52   185s] Connecting clock gate test enables done.
[02/28 14:42:52   186s] Innovus updating I/O latencies
[02/28 14:42:52   186s] #################################################################################
[02/28 14:42:52   186s] # Design Stage: PreRoute
[02/28 14:42:52   186s] # Design Name: riscv_steel_core
[02/28 14:42:52   186s] # Design Mode: 90nm
[02/28 14:42:52   186s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:42:52   186s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:42:52   186s] # Signoff Settings: SI Off 
[02/28 14:42:52   186s] #################################################################################
[02/28 14:42:52   186s] Calculate delays in Single mode...
[02/28 14:42:52   186s] Topological Sorting (CPU = 0:00:00.0, MEM = 1343.5M, InitMEM = 1343.5M)
[02/28 14:42:53   186s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:42:53   186s] End delay calculation. (MEM=1400.74 CPU=0:00:00.2 REAL=0:00:01.0)
[02/28 14:42:53   186s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1400.7M) ***
[02/28 14:42:53   186s] 	Current asserted source latency: 0
[02/28 14:42:53   186s] 	Executing: set_clock_latency -source -early -max -rise -0.34974 [get_pins 
[02/28 14:42:53   186s] clock]
[02/28 14:42:53   186s] 	Current asserted source latency: 0
[02/28 14:42:53   186s] 	Executing: set_clock_latency -source -late -max -rise -0.34974 [get_pins clock]
[02/28 14:42:53   186s] 	Current asserted source latency: 0
[02/28 14:42:53   186s] 	Executing: set_clock_latency -source -early -max -fall -0.364278 [get_pins 
[02/28 14:42:53   186s] clock]
[02/28 14:42:53   186s] 	Current asserted source latency: 0
[02/28 14:42:53   186s] 	Executing: set_clock_latency -source -late -max -fall -0.364278 [get_pins 
[02/28 14:42:53   186s] clock]
[02/28 14:42:53   186s] Setting all clocks to propagated mode.
[02/28 14:42:53   186s] Resetting all latency settings from fanout cone of clock 'clock'
[02/28 14:42:53   186s] Clock DAG stats after update timingGraph:
[02/28 14:42:53   186s]   cell counts    : b=48, i=0, cg=0, l=40, total=88
[02/28 14:42:53   186s]   cell areas     : b=1853.863um^2, i=0.000um^2, cg=0.000um^2, l=1051.445um^2, total=2905.308um^2
[02/28 14:42:53   186s]   wire lengths   : top=0.000um, trunk=11591.820um, leaf=46331.640um, total=57923.460um
[02/28 14:42:53   186s]   capacitance    : wire=8.296pF, gate=7.826pF, total=16.122pF
[02/28 14:42:53   186s]   net violations : underSlew={89,0.320ns} average 0.188ns std.dev 0.074ns
[02/28 14:42:53   186s] Clock tree state after update timingGraph:
[02/28 14:42:53   186s]   clock_tree clock: worst slew is leaf(0.349),trunk(0.184),top(nil), margined worst slew is leaf(0.349),trunk(0.184),top(nil)
[02/28 14:42:53   186s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.245, max=0.384, avg=0.350, sd=0.018], skew [0.139 vs 0.105*, 99.4% {0.300, 0.352, 0.384}] (wid=0.145 ws=0.135) (gid=0.358 gs=0.123)
[02/28 14:42:53   186s] Clock network insertion delays are now [0.245ns, 0.384ns] average 0.350ns std.dev 0.018ns
[02/28 14:42:53   186s] Logging CTS constraint violations... 
[02/28 14:42:53   186s]   No violations found.
[02/28 14:42:53   186s] Logging CTS constraint violations done.
[02/28 14:42:53   187s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/28 14:42:53   187s] Synthesizing clock trees with CCOpt done.
[02/28 14:42:53   187s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:42:53   187s] UM:                                                                   cts
[02/28 14:42:53   187s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/28 14:42:53   187s] #spOpts: mergeVia=F 
[02/28 14:42:53   187s] Info: 1 threads available for lower-level modules during optimization.
[02/28 14:42:53   187s] GigaOpt running with 1 threads.
[02/28 14:42:56   189s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1270.9M, totSessionCpu=0:03:09 **
[02/28 14:42:56   189s] Added -handlePreroute to trialRouteMode
[02/28 14:42:56   189s] *** opt_design -post_cts ***
[02/28 14:42:56   189s] DRC Margin: user margin 0.0; extra margin 0.2
[02/28 14:42:56   189s] Hold Target Slack: user slack 0
[02/28 14:42:56   189s] Setup Target Slack: user slack 0; extra slack 0.1
[02/28 14:42:56   189s] setUsefulSkewMode -noEcoRoute
[02/28 14:42:56   189s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/28 14:42:56   189s] 'set_default_switching_activity' finished successfully.
[02/28 14:42:56   190s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/28 14:42:56   190s] Summary for sequential cells idenfication: 
[02/28 14:42:56   190s] Identified SBFF number: 128
[02/28 14:42:56   190s] Identified MBFF number: 0
[02/28 14:42:56   190s] Not identified SBFF number: 0
[02/28 14:42:56   190s] Not identified MBFF number: 0
[02/28 14:42:56   190s] Number of sequential cells which are not FFs: 106
[02/28 14:42:56   190s] 
[02/28 14:42:56   190s] Start to check current routing status for nets...
[02/28 14:42:56   190s] Using hname+ instead name for net compare
[02/28 14:42:56   190s] All nets are already routed correctly.
[02/28 14:42:56   190s] End to check current routing status for nets (mem=1270.9M)
[02/28 14:42:57   190s] Compute RC Scale Done ...
[02/28 14:42:57   191s] #################################################################################
[02/28 14:42:57   191s] # Design Stage: PreRoute
[02/28 14:42:57   191s] # Design Name: riscv_steel_core
[02/28 14:42:57   191s] # Design Mode: 90nm
[02/28 14:42:57   191s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:42:57   191s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:42:57   191s] # Signoff Settings: SI Off 
[02/28 14:42:57   191s] #################################################################################
[02/28 14:42:57   191s] AAE_INFO: 1 threads acquired from CTE.
[02/28 14:42:57   191s] Calculate delays in Single mode...
[02/28 14:42:57   191s] Topological Sorting (CPU = 0:00:00.0, MEM = 1428.4M, InitMEM = 1428.4M)
[02/28 14:43:00   193s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:43:00   193s] End delay calculation. (MEM=1428.4 CPU=0:00:02.4 REAL=0:00:03.0)
[02/28 14:43:00   193s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1428.4M) ***
[02/28 14:43:00   194s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:03:14 mem=1428.4M)
[02/28 14:43:00   194s] 
[02/28 14:43:00   194s] ------------------------------------------------------------
[02/28 14:43:00   194s]              Initial Summary                             
[02/28 14:43:00   194s] ------------------------------------------------------------
[02/28 14:43:00   194s] 
[02/28 14:43:00   194s] Setup views included:
[02/28 14:43:00   194s]  default_emulate_view 
[02/28 14:43:00   194s] 
[02/28 14:43:00   194s] +--------------------+---------+
[02/28 14:43:00   194s] |     Setup mode     |   all   |
[02/28 14:43:00   194s] +--------------------+---------+
[02/28 14:43:00   194s] |           WNS (ns):| -2.542  |
[02/28 14:43:00   194s] |           TNS (ns):| -20.378 |
[02/28 14:43:00   194s] |    Violating Paths:|   33    |
[02/28 14:43:00   194s] |          All Paths:|  1756   |
[02/28 14:43:00   194s] +--------------------+---------+
[02/28 14:43:00   194s] 
[02/28 14:43:00   194s] +----------------+-------------------------------+------------------+
[02/28 14:43:00   194s] |                |              Real             |       Total      |
[02/28 14:43:00   194s] |    DRVs        +------------------+------------+------------------|
[02/28 14:43:00   194s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/28 14:43:00   194s] +----------------+------------------+------------+------------------+
[02/28 14:43:00   194s] |   max_cap      |     54 (54)      |   -0.057   |     54 (54)      |
[02/28 14:43:00   194s] |   max_tran     |     42 (219)     |   -0.560   |     42 (219)     |
[02/28 14:43:00   194s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:00   194s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:00   194s] +----------------+------------------+------------+------------------+
[02/28 14:43:00   194s] 
[02/28 14:43:00   194s] Density: 62.648%
[02/28 14:43:00   194s] ------------------------------------------------------------
[02/28 14:43:00   194s] **opt_design ... cpu = 0:00:05, real = 0:00:04, mem = 1325.5M, totSessionCpu=0:03:14 **
[02/28 14:43:00   194s] ** INFO : this run is activating low effort ccoptDesign flow
[02/28 14:43:00   194s] PhyDesignGrid: maxLocalDensity 0.98
[02/28 14:43:00   194s] #spOpts: mergeVia=F 
[02/28 14:43:00   194s] **INFO : Setting latch borrow mode to budget during optimization
[02/28 14:43:01   195s] *** Starting optimizing excluded clock nets MEM= 1325.5M) ***
[02/28 14:43:01   195s] *info: No excluded clock nets to be optimized.
[02/28 14:43:01   195s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1325.5M) ***
[02/28 14:43:01   195s] *** Starting optimizing excluded clock nets MEM= 1325.5M) ***
[02/28 14:43:01   195s] *info: No excluded clock nets to be optimized.
[02/28 14:43:01   195s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1325.5M) ***
[02/28 14:43:02   196s] Begin: GigaOpt DRV Optimization
[02/28 14:43:02   196s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[02/28 14:43:02   196s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[02/28 14:43:02   196s] Info: 89 nets with fixed/cover wires excluded.
[02/28 14:43:02   196s] Info: 89 clock nets excluded from IPO operation.
[02/28 14:43:02   196s] Summary for sequential cells idenfication: 
[02/28 14:43:02   196s] Identified SBFF number: 128
[02/28 14:43:02   196s] Identified MBFF number: 0
[02/28 14:43:02   196s] Not identified SBFF number: 0
[02/28 14:43:02   196s] Not identified MBFF number: 0
[02/28 14:43:02   196s] Number of sequential cells which are not FFs: 106
[02/28 14:43:02   196s] 
[02/28 14:43:02   196s] PhyDesignGrid: maxLocalDensity 3.00
[02/28 14:43:08   202s] DEBUG: @coeDRVCandCache::init.
[02/28 14:43:08   202s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:43:08   202s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/28 14:43:08   202s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:43:08   202s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/28 14:43:08   202s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:43:08   202s] Info: violation cost 159.332809 (cap = 28.127586, tran = 128.205215, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[02/28 14:43:08   202s] |   105   |   581   |   106   |    106  |     0   |     0   |     0   |     0   | -2.54 |          0|          0|          0|  62.65  |            |           |
[02/28 14:43:13   207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/28 14:43:13   207s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.47 |         85|          0|         75|  63.19  |   0:00:05.0|    1484.3M|
[02/28 14:43:13   207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/28 14:43:13   207s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.47 |          0|          0|          0|  63.19  |   0:00:00.0|    1484.3M|
[02/28 14:43:13   207s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:43:13   207s] 
[02/28 14:43:13   207s] *** Finish DRV Fixing (cpu=0:00:05.2 real=0:00:05.0 mem=1484.3M) ***
[02/28 14:43:13   207s] 
[02/28 14:43:13   207s] *** Starting refinePlace (0:03:27 mem=1484.3M) ***
[02/28 14:43:13   207s] Total net length = 4.555e+05 (2.454e+05 2.101e+05) (ext = 8.652e+04)
[02/28 14:43:13   207s] default core: bins with density >  0.75 = 6.94 % ( 10 / 144 )
[02/28 14:43:13   207s] Density distribution unevenness ratio = 7.510%
[02/28 14:43:13   207s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1484.3MB) @(0:03:27 - 0:03:27).
[02/28 14:43:13   207s] Starting refinePlace ...
[02/28 14:43:14   207s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:43:14   207s] default core: bins with density >  0.75 = 6.94 % ( 10 / 144 )
[02/28 14:43:14   207s] Density distribution unevenness ratio = 7.496%
[02/28 14:43:14   207s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:43:14   207s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1484.3MB) @(0:03:27 - 0:03:27).
[02/28 14:43:14   207s] Move report: preRPlace moves 315 insts, mean move: 4.04 um, max move: 18.27 um
[02/28 14:43:14   207s] 	Max move on inst (rs2_data_stage3_reg[7]): (413.28, 218.38) --> (431.55, 218.38)
[02/28 14:43:14   207s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/28 14:43:14   207s] wireLenOptFixPriorityInst 1652 inst fixed
[02/28 14:43:14   207s] Move report: legalization moves 165 insts, mean move: 4.19 um, max move: 13.54 um
[02/28 14:43:14   207s] 	Max move on inst (FE_OFC164_instruction_address_18_): (305.55, 62.22) --> (309.33, 71.98)
[02/28 14:43:14   207s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1484.3MB) @(0:03:27 - 0:03:27).
[02/28 14:43:14   207s] Move report: Detail placement moves 346 insts, mean move: 5.20 um, max move: 20.47 um
[02/28 14:43:14   207s] 	Max move on inst (g4766): (335.16, 218.38) --> (345.87, 208.62)
[02/28 14:43:14   207s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1484.3MB
[02/28 14:43:14   207s] Statistics of distance of Instance movement in refine placement:
[02/28 14:43:14   207s]   maximum (X+Y) =        20.47 um
[02/28 14:43:14   207s]   inst (g4766) with max move: (335.16, 218.38) -> (345.87, 208.62)
[02/28 14:43:14   207s]   mean    (X+Y) =         5.20 um
[02/28 14:43:14   207s] Total instances flipped for legalization: 9
[02/28 14:43:14   207s] Total instances moved : 346
[02/28 14:43:14   207s] Summary Report:
[02/28 14:43:14   207s] Instances move: 346 (out of 6828 movable)
[02/28 14:43:14   207s] Mean displacement: 5.20 um
[02/28 14:43:14   207s] Max displacement: 20.47 um (Instance: g4766) (335.16, 218.38) -> (345.87, 208.62)
[02/28 14:43:14   207s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[02/28 14:43:14   207s] Total net length = 4.555e+05 (2.454e+05 2.101e+05) (ext = 8.652e+04)
[02/28 14:43:14   207s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: [02/28 14:43:14   207s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1484.3MB) @(0:03:27 - 0:03:27).
1484.3MB
[02/28 14:43:14   207s] *** Finished refinePlace (0:03:27 mem=1484.3M) ***
[02/28 14:43:14   208s] *** maximum move = 20.47 um ***
[02/28 14:43:14   208s] *** Finished re-routing un-routed nets (1484.3M) ***
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1484.3M) ***
[02/28 14:43:14   208s] DEBUG: @coeDRVCandCache::cleanup.
[02/28 14:43:14   208s] End: GigaOpt DRV Optimization
[02/28 14:43:14   208s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/28 14:43:14   208s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] ------------------------------------------------------------
[02/28 14:43:14   208s]      Summary (cpu=0.20min real=0.20min mem=1331.5M)                             
[02/28 14:43:14   208s] ------------------------------------------------------------
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] Setup views included:
[02/28 14:43:14   208s]  default_emulate_view 
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] +--------------------+---------+
[02/28 14:43:14   208s] |     Setup mode     |   all   |
[02/28 14:43:14   208s] +--------------------+---------+
[02/28 14:43:14   208s] |           WNS (ns):| -0.474  |
[02/28 14:43:14   208s] |           TNS (ns):| -0.864  |
[02/28 14:43:14   208s] |    Violating Paths:|    3    |
[02/28 14:43:14   208s] |          All Paths:|  1756   |
[02/28 14:43:14   208s] +--------------------+---------+
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] +----------------+-------------------------------+------------------+
[02/28 14:43:14   208s] |                |              Real             |       Total      |
[02/28 14:43:14   208s] |    DRVs        +------------------+------------+------------------|
[02/28 14:43:14   208s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/28 14:43:14   208s] +----------------+------------------+------------+------------------+
[02/28 14:43:14   208s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:14   208s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:14   208s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:14   208s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:14   208s] +----------------+------------------+------------+------------------+
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] Density: 63.190%
[02/28 14:43:14   208s] Routing Overflow: 0.17% H and 0.09% V
[02/28 14:43:14   208s] ------------------------------------------------------------
[02/28 14:43:14   208s] **opt_design ... cpu = 0:00:19, real = 0:00:18, mem = 1331.5M, totSessionCpu=0:03:28 **
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] Active setup views:
[02/28 14:43:14   208s]  default_emulate_view
[02/28 14:43:14   208s]   Dominating endpoints: 0
[02/28 14:43:14   208s]   Dominating TNS: -0.000
[02/28 14:43:14   208s] 
[02/28 14:43:14   208s] *** Timing NOT met, worst failing slack is -0.474
[02/28 14:43:14   208s] *** Check timing (0:00:00.0)
[02/28 14:43:14   208s] Begin: GigaOpt Optimization in TNS mode
[02/28 14:43:14   208s] Info: 89 nets with fixed/cover wires excluded.
[02/28 14:43:14   208s] Info: 89 clock nets excluded from IPO operation.
[02/28 14:43:14   208s] PhyDesignGrid: maxLocalDensity 0.95
[02/28 14:43:20   214s] *info: 89 clock nets excluded
[02/28 14:43:20   214s] *info: 7 special nets excluded.
[02/28 14:43:20   214s] *info: 157 no-driver nets excluded.
[02/28 14:43:20   214s] *info: 89 nets with fixed/cover wires excluded.
[02/28 14:43:21   215s] Effort level <high> specified for reg2reg path_group
[02/28 14:43:21   215s] Effort level <high> specified for reg2cgate path_group
[02/28 14:43:22   216s] ** GigaOpt Optimizer WNS Slack -0.474 TNS Slack -0.864 Density 63.19
[02/28 14:43:22   216s] Optimizer TNS Opt
[02/28 14:43:23   216s] Active Path Group: reg2reg  
[02/28 14:43:23   216s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[02/28 14:43:23   216s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[02/28 14:43:23   216s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[02/28 14:43:23   216s] |  -0.474|   -0.474|  -0.864|   -0.864|    63.19%|   0:00:00.0| 1482.3M|default_emulate_view|  reg2reg| program_counter_reg[31]/D                          |
[02/28 14:43:23   217s] |   0.000|    0.051|   0.000|    0.000|    63.20%|   0:00:00.0| 1484.1M|default_emulate_view|       NA| NA                                                 |
[02/28 14:43:23   217s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[02/28 14:43:23   217s] 
[02/28 14:43:23   217s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1484.1M) ***
[02/28 14:43:23   217s] 
[02/28 14:43:23   217s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=1484.1M) ***
[02/28 14:43:23   217s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.20
[02/28 14:43:24   217s] *** Starting refinePlace (0:03:37 mem=1484.1M) ***
[02/28 14:43:24   217s] Total net length = 4.579e+05 (2.473e+05 2.106e+05) (ext = 8.676e+04)
[02/28 14:43:24   217s] default core: bins with density >  0.75 = 4.86 % ( 7 / 144 )
[02/28 14:43:24   217s] Density distribution unevenness ratio = 7.425%
[02/28 14:43:24   217s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1484.1MB) @(0:03:37 - 0:03:37).
[02/28 14:43:24   217s] Starting refinePlace ...
[02/28 14:43:24   217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:43:24   217s] default core: bins with density >  0.75 = 4.86 % ( 7 / 144 )
[02/28 14:43:24   217s] Density distribution unevenness ratio = 7.410%
[02/28 14:43:24   217s]   Spread Effort: high, pre-route mode, useDDP on.
[02/28 14:43:24   217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1484.1MB) @(0:03:37 - 0:03:37).
[02/28 14:43:24   217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:43:24   217s] wireLenOptFixPriorityInst 1652 inst fixed
[02/28 14:43:24   217s] Move report: legalization moves 10 insts, mean move: 4.27 um, max move: 9.92 um
[02/28 14:43:24   217s] 	Max move on inst (g1038): (309.33, 125.66) --> (314.37, 130.54)
[02/28 14:43:24   217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1484.1MB) @(0:03:37 - 0:03:37).
[02/28 14:43:24   217s] Move report: Detail placement moves 10 insts, mean move: 4.27 um, max move: 9.92 um
[02/28 14:43:24   217s] 	Max move on inst (g1038): (309.33, 125.66) --> (314.37, 130.54)
[02/28 14:43:24   217s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1484.1MB
[02/28 14:43:24   217s] Statistics of distance of Instance movement in refine placement:
[02/28 14:43:24   217s]   maximum (X+Y) =         9.92 um
[02/28 14:43:24   217s]   inst (g1038) with max move: (309.33, 125.66) -> (314.37, 130.54)
[02/28 14:43:24   217s]   mean    (X+Y) =         4.27 um
[02/28 14:43:24   217s] Summary Report:
[02/28 14:43:24   217s] Instances move: 10 (out of 6829 movable)
[02/28 14:43:24   217s] Mean displacement: 4.27 um
[02/28 14:43:24   217s] Max displacement: 9.92 um (Instance: g1038) ([02/28 14:43:24   217s] Total instances moved : 10
309.33, 125.66) -> (314.37, 130.54)
[02/28 14:43:24   217s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[02/28 14:43:24   217s] Total net length = 4.579e+05 (2.473e+05 2.106e+05) (ext = 8.676e+04)
[02/28 14:43:24   217s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [02/28 14:43:24   217s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1484.1MB) @(0:03:37 - 0:03:37).
1484.1MB
[02/28 14:43:24   217s] *** Finished refinePlace (0:03:37 mem=1484.1M) ***
[02/28 14:43:24   217s] *** maximum move = 9.92 um ***
[02/28 14:43:24   217s] *** Finished re-routing un-routed nets (1484.1M) ***
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1484.1M) ***
[02/28 14:43:24   218s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.20
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1484.1M) ***
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] End: GigaOpt Optimization in TNS mode
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] ------------------------------------------------------------
[02/28 14:43:24   218s]      Summary (cpu=0.16min real=0.17min mem=1333.3M)                             
[02/28 14:43:24   218s] ------------------------------------------------------------
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] Setup views included:
[02/28 14:43:24   218s]  default_emulate_view 
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:24   218s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/28 14:43:24   218s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:24   218s] |           WNS (ns):|  0.051  |  0.051  |  0.828  |  0.840  |
[02/28 14:43:24   218s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/28 14:43:24   218s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/28 14:43:24   218s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[02/28 14:43:24   218s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] +----------------+-------------------------------+------------------+
[02/28 14:43:24   218s] |                |              Real             |       Total      |
[02/28 14:43:24   218s] |    DRVs        +------------------+------------+------------------|
[02/28 14:43:24   218s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/28 14:43:24   218s] +----------------+------------------+------------+------------------+
[02/28 14:43:24   218s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:24   218s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:24   218s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:24   218s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:24   218s] +----------------+------------------+------------+------------------+
[02/28 14:43:24   218s] 
[02/28 14:43:24   218s] Density: 63.201%
[02/28 14:43:24   218s] Routing Overflow: 0.17% H and 0.09% V
[02/28 14:43:24   218s] ------------------------------------------------------------
[02/28 14:43:24   218s] **opt_design ... cpu = 0:00:29, real = 0:00:28, mem = 1331.3M, totSessionCpu=0:03:38 **
[02/28 14:43:24   218s] **INFO: Flow update: Design timing is met.
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] ------------------------------------------------------------
[02/28 14:43:25   219s]      Summary (cpu=0.00min real=0.00min mem=1329.3M)                             
[02/28 14:43:25   219s] ------------------------------------------------------------
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] Setup views included:
[02/28 14:43:25   219s]  default_emulate_view 
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:25   219s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/28 14:43:25   219s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:25   219s] |           WNS (ns):|  0.051  |  0.051  |  0.828  |  0.840  |
[02/28 14:43:25   219s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/28 14:43:25   219s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/28 14:43:25   219s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[02/28 14:43:25   219s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] +----------------+-------------------------------+------------------+
[02/28 14:43:25   219s] |                |              Real             |       Total      |
[02/28 14:43:25   219s] |    DRVs        +------------------+------------+------------------|
[02/28 14:43:25   219s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/28 14:43:25   219s] +----------------+------------------+------------+------------------+
[02/28 14:43:25   219s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:25   219s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:25   219s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:25   219s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:25   219s] +----------------+------------------+------------+------------------+
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] Density: 63.201%
[02/28 14:43:25   219s] Routing Overflow: 0.17% H and 0.09% V
[02/28 14:43:25   219s] ------------------------------------------------------------
[02/28 14:43:25   219s] **opt_design ... cpu = 0:00:29, real = 0:00:29, mem = 1329.3M, totSessionCpu=0:03:38 **
[02/28 14:43:25   219s] **INFO: Flow update: Design timing is met.
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] ------------------------------------------------------------
[02/28 14:43:25   219s]      Summary (cpu=0.00min real=0.00min mem=1329.3M)                             
[02/28 14:43:25   219s] ------------------------------------------------------------
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] Setup views included:
[02/28 14:43:25   219s]  default_emulate_view 
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:25   219s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/28 14:43:25   219s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:25   219s] |           WNS (ns):|  0.051  |  0.051  |  0.828  |  0.840  |
[02/28 14:43:25   219s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/28 14:43:25   219s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/28 14:43:25   219s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[02/28 14:43:25   219s] +--------------------+---------+---------+---------+---------+
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] +----------------+-------------------------------+------------------+
[02/28 14:43:25   219s] |                |              Real             |       Total      |
[02/28 14:43:25   219s] |    DRVs        +------------------+------------+------------------|
[02/28 14:43:25   219s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/28 14:43:25   219s] +----------------+------------------+------------+------------------+
[02/28 14:43:25   219s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:25   219s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:43:25   219s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:25   219s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:43:25   219s] +----------------+------------------+------------+------------------+
[02/28 14:43:25   219s] 
[02/28 14:43:25   219s] Density: 63.201%
[02/28 14:43:25   219s] Routing Overflow: 0.17% H and 0.09% V
[02/28 14:43:25   219s] ------------------------------------------------------------
[02/28 14:43:25   219s] **opt_design ... cpu = 0:00:30, real = 0:00:29, mem = 1329.3M, totSessionCpu=0:03:39 **
[02/28 14:43:25   219s] Info: 89 nets with fixed/cover wires excluded.
[02/28 14:43:25   219s] Info: 89 clock nets excluded from IPO operation.
[02/28 14:43:25   219s] Begin: Area Reclaim Optimization
[02/28 14:43:28   222s] PhyDesignGrid: maxLocalDensity 0.98
[02/28 14:43:28   222s] #spOpts: mergeVia=F 
[02/28 14:43:29   222s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 63.20
[02/28 14:43:29   222s] +----------+---------+--------+--------+------------+--------+
[02/28 14:43:29   222s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/28 14:43:29   222s] +----------+---------+--------+--------+------------+--------+
[02/28 14:43:29   222s] |    63.20%|        -|   0.051|   0.000|   0:00:00.0| 1484.4M|
[02/28 14:43:30   224s] |    63.20%|        3|   0.052|   0.000|   0:00:01.0| 1503.5M|
[02/28 14:43:31   225s] |    63.19%|        1|   0.052|   0.000|   0:00:01.0| 1503.5M|
[02/28 14:43:53   247s] |    59.78%|     2568|   0.073|   0.000|   0:00:22.0| 1503.5M|
[02/28 14:43:56   249s] |    59.72%|       32|   0.073|   0.000|   0:00:03.0| 1503.5M|
[02/28 14:43:56   249s] |    59.72%|        0|   0.073|   0.000|   0:00:00.0| 1503.5M|
[02/28 14:43:56   249s] +----------+---------+--------+--------+------------+--------+
[02/28 14:43:56   249s] Reclaim Optimization End WNS Slack 0.073  TNS Slack 0.000 Density 59.72
[02/28 14:43:56   249s] 
[02/28 14:43:56   249s] ** Summary: Restruct = 3 Buffer Deletion = 0 Declone = 1 Resize = 2586 **
[02/28 14:43:56   249s] --------------------------------------------------------------
[02/28 14:43:56   249s] |                                   | Total     | Sequential |
[02/28 14:43:56   249s] --------------------------------------------------------------
[02/28 14:43:56   249s] | Num insts resized                 |    2579  |    1598    |
[02/28 14:43:56   249s] | Num insts undone                  |      14  |       1    |
[02/28 14:43:56   249s] | Num insts Downsized               |    2579  |    1598    |
[02/28 14:43:56   249s] | Num insts Samesized               |       0  |       0    |
[02/28 14:43:56   249s] | Num insts Upsized                 |       0  |       0    |
[02/28 14:43:56   249s] | Num multiple commits+uncommits    |       7  |       -    |
[02/28 14:43:56   249s] --------------------------------------------------------------
[02/28 14:43:56   249s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:30.2) (real = 0:00:31.0) **
[02/28 14:43:56   250s] *** Starting refinePlace (0:04:09 mem=1503.5M) ***
[02/28 14:43:56   250s] Total net length = 4.618e+05 (2.503e+05 2.115e+05) (ext = 8.688e+04)
[02/28 14:43:56   250s] Starting refinePlace ...
[02/28 14:43:56   250s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:43:56   250s] Move report: legalization moves 1 insts, mean move: 0.63 um, max move: 0.63 um
[02/28 14:43:56   250s] 	Max move on inst (FE_RC_0_0): (163.17, 281.82) --> (162.54, 281.82)
[02/28 14:43:56   250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1503.5MB) @(0:04:09 - 0:04:09).
[02/28 14:43:56   250s] Move report: Detail placement moves 1 insts, mean move: 0.63 um, max move: 0.63 um
[02/28 14:43:56   250s] 	Max move on inst (FE_RC_0_0): (163.17, 281.82) --> (162.54, 281.82)
[02/28 14:43:56   250s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1503.5MB
[02/28 14:43:56   250s] Statistics of distance of Instance movement in refine placement:
[02/28 14:43:56   250s]   maximum (X+Y) =         0.63 um
[02/28 14:43:56   250s]   inst (FE_RC_0_0) with max move: (163.17, 281.82) -> (162.54, 281.82)
[02/28 14:43:56   250s]   mean    (X+Y) =         0.63 um
[02/28 14:43:56   250s] Total instances flipped for legalization: 1
[02/28 14:43:56   250s] Total instances moved : 1
[02/28 14:43:56   250s] Summary Report:
[02/28 14:43:56   250s] Instances move: 1 (out of 6828 movable)
[02/28 14:43:56   250s] Mean displacement: 0.63 um
[02/28 14:43:56   250s] Max displacement: 0.63 um (Instance: FE_RC_0_0) (163.17, 281.82) -> (162.54, 281.82)
[02/28 14:43:56   250s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NO2I1X1
[02/28 14:43:56   250s] Total net length = 4.618e+05 (2.503e+05 2.115e+05) (ext = 8.688e+04)
[02/28 14:43:56   250s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1503.5MB) @(0:04:09 - 0:04:09).
[02/28 14:43:56   250s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1503.5MB
[02/28 14:43:56   250s] *** Finished refinePlace (0:04:09 mem=1503.5M) ***
[02/28 14:43:56   250s] *** maximum move = 0.63 um ***
[02/28 14:43:56   250s] *** Finished re-routing un-routed nets (1503.5M) ***
[02/28 14:43:56   250s] 
[02/28 14:43:56   250s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1503.5M) ***
[02/28 14:43:56   250s] *** Finished Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=1335.57M, totSessionCpu=0:04:10).
[02/28 14:43:56   250s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/28 14:43:56   250s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/28 14:43:56   250s] [PSP] Started earlyGlobalRoute kernel
[02/28 14:43:56   250s] [PSP] Initial Peak syMemory usage = 1335.6 MB
[02/28 14:43:56   250s] (I)       Reading DB...
[02/28 14:43:56   250s] (I)       congestionReportName   : 
[02/28 14:43:56   250s] [NR-eagl] buildTerm2TermWires    : 1
[02/28 14:43:56   250s] [NR-eagl] doTrackAssignment      : 1
[02/28 14:43:56   250s] (I)       dumpBookshelfFiles     : 0
[02/28 14:43:56   250s] [NR-eagl] numThreads             : 1
[02/28 14:43:56   250s] [NR-eagl] honorMsvRouteConstraint: false
[02/28 14:43:56   250s] (I)       honorPin               : false
[02/28 14:43:56   250s] (I)       honorPinGuide          : true
[02/28 14:43:56   250s] (I)       honorPartition         : false
[02/28 14:43:56   250s] (I)       allowPartitionCrossover: false
[02/28 14:43:56   250s] (I)       honorSingleEntry       : true
[02/28 14:43:56   250s] (I)       honorSingleEntryStrong : true
[02/28 14:43:56   250s] (I)       handleViaSpacingRule   : false
[02/28 14:43:56   250s] (I)       PDConstraint           : none
[02/28 14:43:56   250s] [NR-eagl] honorClockSpecNDR      : 0
[02/28 14:43:56   250s] (I)       routingEffortLevel     : 3
[02/28 14:43:56   250s] [NR-eagl] minRouteLayer          : 2
[02/28 14:43:56   250s] [NR-eagl] maxRouteLayer          : 2147483647
[02/28 14:43:56   250s] (I)       numRowsPerGCell        : 1
[02/28 14:43:56   250s] (I)       speedUpLargeDesign     : 0
[02/28 14:43:56   250s] (I)       speedUpBlkViolationClean: 0
[02/28 14:43:56   250s] (I)       autoGCellMerging       : 1
[02/28 14:43:56   250s] (I)       multiThreadingTA       : 0
[02/28 14:43:56   250s] (I)       punchThroughDistance   : -1
[02/28 14:43:56   250s] (I)       blockedPinEscape       : 0
[02/28 14:43:56   250s] (I)       blkAwareLayerSwitching : 0
[02/28 14:43:56   250s] (I)       betterClockWireModeling: 0
[02/28 14:43:56   250s] (I)       scenicBound            : 1.15
[02/28 14:43:56   250s] (I)       maxScenicToAvoidBlk    : 100.00
[02/28 14:43:56   250s] (I)       source-to-sink ratio   : 0.00
[02/28 14:43:56   250s] (I)       targetCongestionRatio  : 1.00
[02/28 14:43:56   250s] (I)       layerCongestionRatio   : 0.70
[02/28 14:43:56   250s] (I)       m1CongestionRatio      : 0.10
[02/28 14:43:56   250s] (I)       m2m3CongestionRatio    : 0.70
[02/28 14:43:56   250s] (I)       pinAccessEffort        : 0.10
[02/28 14:43:56   250s] (I)       localRouteEffort       : 1.00
[02/28 14:43:56   250s] (I)       numSitesBlockedByOneVia: 8.00
[02/28 14:43:56   250s] (I)       supplyScaleFactorH     : 1.00
[02/28 14:43:56   250s] (I)       supplyScaleFactorV     : 1.00
[02/28 14:43:56   250s] (I)       highlight3DOverflowFactor: 0.00
[02/28 14:43:56   250s] (I)       skipTrackCommand             : 
[02/28 14:43:56   250s] (I)       readTROption           : true
[02/28 14:43:56   250s] (I)       extraSpacingBothSide   : false
[02/28 14:43:56   250s] [NR-eagl] numTracksPerClockWire  : 0
[02/28 14:43:56   250s] (I)       routeSelectedNetsOnly  : false
[02/28 14:43:56   250s] (I)       before initializing RouteDB syMemory usage = 1338.2 MB
[02/28 14:43:56   250s] (I)       starting read tracks
[02/28 14:43:56   250s] (I)       build grid graph
[02/28 14:43:56   250s] (I)       build grid graph start
[02/28 14:43:56   250s] (I)       build grid graph end
[02/28 14:43:56   250s] [NR-eagl] Layer1 has no routable track
[02/28 14:43:56   250s] [NR-eagl] Layer2 has single uniform track structure
[02/28 14:43:56   250s] [NR-eagl] Layer3 has single uniform track structure
[02/28 14:43:56   250s] [NR-eagl] Layer4 has single uniform track structure
[02/28 14:43:56   250s] [NR-eagl] Layer5 has single uniform track structure
[02/28 14:43:56   250s] [NR-eagl] Layer6 has single uniform track structure
[02/28 14:43:56   250s] (I)       Layer1   numNetMinLayer=7307
[02/28 14:43:56   250s] (I)       Layer2   numNetMinLayer=89
[02/28 14:43:56   250s] (I)       Layer3   numNetMinLayer=0
[02/28 14:43:56   250s] (I)       Layer4   numNetMinLayer=0
[02/28 14:43:56   250s] (I)       Layer5   numNetMinLayer=0
[02/28 14:43:56   250s] (I)       Layer6   numNetMinLayer=0
[02/28 14:43:56   250s] [NR-eagl] numViaLayers=5
[02/28 14:43:56   250s] (I)       end build via table
[02/28 14:43:56   250s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2726 numBumpBlks=0 numBoundaryFakeBlks=0
[02/28 14:43:56   250s] [NR-eagl] numPreroutedNet = 89  numPreroutedWires = 3507
[02/28 14:43:56   250s] (I)       num ignored nets =0
[02/28 14:43:56   250s] (I)       readDataFromPlaceDB
[02/28 14:43:56   250s] (I)       Read net information..
[02/28 14:43:56   250s] [NR-eagl] Read numTotalNets=7396  numIgnoredNets=89
[02/28 14:43:56   250s] (I)       Read testcase time = 0.010 seconds
[02/28 14:43:56   250s] 
[02/28 14:43:56   250s] (I)       totalGlobalPin=24520, totalPins=25121
[02/28 14:43:56   250s] (I)       Model blockage into capacity
[02/28 14:43:56   250s] (I)       Read numBlocks=2726  numPreroutedWires=3507  numCapScreens=0
[02/28 14:43:56   250s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/28 14:43:56   250s] (I)       blocked area on Layer2 : 39013662300  (12.01%)
[02/28 14:43:56   250s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/28 14:43:56   250s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/28 14:43:56   250s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/28 14:43:56   250s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/28 14:43:56   250s] (I)       Modeling time = 0.000 seconds
[02/28 14:43:56   250s] 
[02/28 14:43:56   250s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1338.2 MB
[02/28 14:43:56   250s] (I)       Layer1  viaCost=200.00
[02/28 14:43:56   250s] (I)       Layer2  viaCost=100.00
[02/28 14:43:56   250s] (I)       Layer3  viaCost=100.00
[02/28 14:43:56   250s] (I)       Layer4  viaCost=100.00
[02/28 14:43:56   250s] (I)       Layer5  viaCost=200.00
[02/28 14:43:56   250s] (I)       ---------------------Grid Graph Info--------------------
[02/28 14:43:56   250s] (I)       routing area        :  (0, 0) - (571410, 568520)
[02/28 14:43:56   250s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[02/28 14:43:56   250s] (I)       Site Width          :   630  (dbu)
[02/28 14:43:56   250s] (I)       Row Height          :  4880  (dbu)
[02/28 14:43:56   250s] (I)       GCell Width         :  4880  (dbu)
[02/28 14:43:56   250s] (I)       GCell Height        :  4880  (dbu)
[02/28 14:43:56   250s] (I)       grid                :   117   116     6
[02/28 14:43:56   250s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/28 14:43:56   250s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/28 14:43:56   250s] (I)       Default wire width  :   230   280   280   280   280   440
[02/28 14:43:56   250s] (I)       Default wire space  :   230   280   280   280   280   460
[02/28 14:43:56   250s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/28 14:43:56   250s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/28 14:43:56   250s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/28 14:43:56   250s] (I)       Total num of tracks :     0   907   931   907   931   453
[02/28 14:43:56   250s] (I)       Num of masks        :     1     1     1     1     1     1
[02/28 14:43:56   250s] (I)       --------------------------------------------------------
[02/28 14:43:56   250s] 
[02/28 14:43:56   250s] (I)       After initializing earlyGlobalRoute syMemory usage = 1338.2 MB
[02/28 14:43:56   250s] (I)       Loading and dumping file time : 0.08 seconds
[02/28 14:43:56   250s] (I)       ============= Initialization =============
[02/28 14:43:57   250s] [NR-eagl] EstWL : 95387
[02/28 14:43:57   250s] 
[02/28 14:43:57   250s] (I)       total 2D Cap : 469792 = (217854 H, 251938 V)
[02/28 14:43:57   250s] (I)       botLay=Layer1  topLay=Layer6  numSeg=17342
[02/28 14:43:57   250s] (I)       ============  Phase 1a Route ============
[02/28 14:43:57   250s] (I)       Phase 1a runs 0.02 seconds
[02/28 14:43:57   250s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/28 14:43:57   250s] [NR-eagl] Usage: 95385 = (51609 H, 43776 V) = (23.69% H, 20.09% V) = (2.519e+05um H, 2.136e+05um V)
[02/28 14:43:57   250s] [NR-eagl] 
[02/28 14:43:57   250s] (I)       ============  Phase 1b Route ============
[02/28 14:43:57   250s] (I)       Phase 1b runs 0.00 seconds
[02/28 14:43:57   250s] [NR-eagl] Usage: 95430 = (51635 H, 43795 V) = (23.70% H, 20.10% V) = (2.520e+05um H, 2.137e+05um V)
[02/28 14:43:57   250s] [NR-eagl] 
[02/28 14:43:57   250s] (I)       ============  Phase 1c Route ============
[02/28 14:43:57   250s] [NR-eagl] earlyGlobalRoute overflow: 0.02% H + 0.04% V
[02/28 14:43:57   250s] 
[02/28 14:43:57   250s] (I)       Level2 Grid: 24 x 24
[02/28 14:43:57   250s] (I)       Phase 1c runs 0.00 seconds
[02/28 14:43:57   250s] [NR-eagl] Usage: 95430 = (51635 H, 43795 V) = (23.70% H, 20.10% V) = (2.520e+05um H, 2.137e+05um V)
[02/28 14:43:57   250s] [NR-eagl] 
[02/28 14:43:57   250s] (I)       ============  Phase 1d Route ============
[02/28 14:43:57   250s] (I)       Phase 1d runs 0.01 seconds
[02/28 14:43:57   250s] [NR-eagl] Usage: 95442 = (51644 H, 43798 V) = (23.71% H, 20.10% V) = (2.520e+05um H, 2.137e+05um V)
[02/28 14:43:57   250s] [NR-eagl] 
[02/28 14:43:57   250s] (I)       ============  Phase 1e Route ============
[02/28 14:43:57   250s] (I)       Phase 1e runs 0.00 seconds
[02/28 14:43:57   250s] [NR-eagl] Usage: 95442 = (51644 H, 43798 V) = (23.71% H, 20.10% V) = (2.520e+05um H, 2.137e+05um V)
[02/28 14:43:57   250s] [NR-eagl] 
[02/28 14:43:57   250s] (I)       ============  Phase 1l Route ============
[02/28 14:43:57   250s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[02/28 14:43:57   250s] 
[02/28 14:43:57   250s] (I)       dpBasedLA: time=0.02  totalOF=3168964  totalVia=59729  totalWL=95442  total(Via+WL)=155171 
[02/28 14:43:57   250s] (I)       Total Global Routing Runtime: 0.10 seconds
[02/28 14:43:57   250s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.07% V
[02/28 14:43:57   250s] [NR-eagl] Overflow after earlyGlobalRoute 0.16% H + 0.09% V
[02/28 14:43:57   250s] 
[02/28 14:43:57   250s] (I)       ============= track Assignment ============
[02/28 14:43:57   250s] (I)       extract Global 3D Wires
[02/28 14:43:57   250s] (I)       Extract Global WL : time=0.01
[02/28 14:43:57   250s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/28 14:43:57   250s] (I)       track assignment initialization runtime=1339 millisecond
[02/28 14:43:57   250s] (I)       #threads=1 for track assignment
[02/28 14:43:57   251s] (I)       track assignment kernel runtime=132584 millisecond
[02/28 14:43:57   251s] (I)       End Greedy Track Assignment
[02/28 14:43:57   251s] [NR-eagl] Layer1(MET1)(F) length: 6.426000e+01um, number of vias: 26685
[02/28 14:43:57   251s] [NR-eagl] Layer2(MET2)(V) length: 1.037106e+05um, number of vias: 34075
[02/28 14:43:57   251s] [NR-eagl] Layer3(MET3)(H) length: 1.500598e+05um, number of vias: 9818
[02/28 14:43:57   251s] [NR-eagl] Layer4(MET4)(V) length: 1.050504e+05um, number of vias: 6007
[02/28 14:43:57   251s] [NR-eagl] Layer5(MET5)(H) length: 1.354876e+05um, number of vias: 908
[02/28 14:43:57   251s] [NR-eagl] Layer6(METTP)(V) length: 4.348994e+04um, number of vias: 0
[02/28 14:43:57   251s] [NR-eagl] Total length: 5.378626e+05um, number of vias: 77493
[02/28 14:43:57   251s] [NR-eagl] End Peak syMemory usage = 1320.5 MB
[02/28 14:43:57   251s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.50 seconds
[02/28 14:43:57   251s] Extraction called for design 'riscv_steel_core' of instances=10024 and nets=7584 using extraction engine 'preRoute' .
[02/28 14:43:57   251s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:43:57   251s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:43:57   251s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:43:57   251s] RC Extraction called in multi-corner(1) mode.
[02/28 14:43:57   251s] RCMode: PreRoute
[02/28 14:43:57   251s]       RC Corner Indexes            0   
[02/28 14:43:57   251s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:43:57   251s] Resistance Scaling Factor    : 1.00000 
[02/28 14:43:57   251s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:43:57   251s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:43:57   251s] Shrink Factor                : 1.00000
[02/28 14:43:57   251s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:43:57   251s] Using capacitance table file ...
[02/28 14:43:57   251s] Updating RC grid for preRoute extraction ...
[02/28 14:43:57   251s] Initializing multi-corner capacitance tables ... 
[02/28 14:43:57   251s] Initializing multi-corner resistance tables ...
[02/28 14:43:57   251s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1320.492M)
[02/28 14:43:57   251s] Compute RC Scale Done ...
[02/28 14:43:57   251s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/28 14:43:57   251s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/28 14:43:57   251s] 
[02/28 14:43:57   251s] ** np local hotspot detection info verbose **
[02/28 14:43:57   251s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/28 14:43:57   251s] 
[02/28 14:43:57   251s] #################################################################################
[02/28 14:43:57   251s] # Design Stage: PreRoute
[02/28 14:43:57   251s] # Design Name: riscv_steel_core
[02/28 14:43:57   251s] # Design Mode: 90nm
[02/28 14:43:57   251s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:43:57   251s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:43:57   251s] # Signoff Settings: SI Off 
[02/28 14:43:57   251s] #################################################################################
[02/28 14:43:58   252s] AAE_INFO: 1 threads acquired from CTE.
[02/28 14:43:58   252s] Calculate delays in Single mode...
[02/28 14:43:58   252s] Topological Sorting (CPU = 0:00:00.0, MEM = 1385.8M, InitMEM = 1385.8M)
[02/28 14:44:00   254s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:44:00   254s] End delay calculation. (MEM=1404.84 CPU=0:00:02.3 REAL=0:00:02.0)
[02/28 14:44:00   254s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1404.8M) ***
[02/28 14:44:01   255s] Begin: GigaOpt postEco DRV Optimization
[02/28 14:44:01   255s] Info: 89 nets with fixed/cover wires excluded.
[02/28 14:44:01   255s] Info: 89 clock nets excluded from IPO operation.
[02/28 14:44:01   255s] PhyDesignGrid: maxLocalDensity 0.98
[02/28 14:44:01   255s] Core basic site is core
[02/28 14:44:01   255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:44:03   256s] DEBUG: @coeDRVCandCache::init.
[02/28 14:44:03   256s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:44:03   256s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/28 14:44:03   256s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:44:03   256s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/28 14:44:03   256s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:44:03   257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/28 14:44:03   257s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  59.72  |            |           |
[02/28 14:44:03   257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/28 14:44:03   257s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  59.72  |   0:00:00.0|    1481.2M|
[02/28 14:44:03   257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/28 14:44:03   257s] 
[02/28 14:44:03   257s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1481.2M) ***
[02/28 14:44:03   257s] 
[02/28 14:44:03   257s] DEBUG: @coeDRVCandCache::cleanup.
[02/28 14:44:03   257s] End: GigaOpt postEco DRV Optimization
[02/28 14:44:03   257s] GigaOpt: WNS changes after routing: 0.079 -> -0.003 (bump = 0.082)
[02/28 14:44:03   257s] Begin: GigaOpt postEco optimization
[02/28 14:44:03   257s] Info: 89 nets with fixed/cover wires excluded.
[02/28 14:44:03   257s] Info: 89 clock nets excluded from IPO operation.
[02/28 14:44:03   257s] PhyDesignGrid: maxLocalDensity 1.00
[02/28 14:44:03   257s] #spOpts: mergeVia=F 
[02/28 14:44:06   260s] *info: 89 clock nets excluded
[02/28 14:44:06   260s] *info: 7 special nets excluded.
[02/28 14:44:06   260s] *info: 157 no-driver nets excluded.
[02/28 14:44:06   260s] *info: 89 nets with fixed/cover wires excluded.
[02/28 14:44:07   261s] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.003 Density 59.72
[02/28 14:44:07   261s] Optimizer WNS Pass 0
[02/28 14:44:07   261s] Active Path Group: reg2cgate reg2reg  
[02/28 14:44:07   261s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[02/28 14:44:07   261s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[02/28 14:44:07   261s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[02/28 14:44:07   261s] |  -0.003|   -0.003|  -0.003|   -0.003|    59.72%|   0:00:00.0| 1496.4M|default_emulate_view|  reg2reg| program_counter_reg[31]/D                          |
[02/28 14:44:08   261s] |   0.000|    0.052|   0.000|    0.000|    59.72%|   0:00:01.0| 1496.4M|default_emulate_view|       NA| NA                                                 |
[02/28 14:44:08   261s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[02/28 14:44:08   261s] 
[02/28 14:44:08   261s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1496.4M) ***
[02/28 14:44:08   261s] 
[02/28 14:44:08   261s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1496.4M) ***
[02/28 14:44:08   261s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.72
[02/28 14:44:08   262s] *** Starting refinePlace (0:04:21 mem=1496.4M) ***
[02/28 14:44:08   262s] Total net length = 4.585e+05 (2.477e+05 2.108e+05) (ext = 8.663e+04)
[02/28 14:44:08   262s] Starting refinePlace ...
[02/28 14:44:08   262s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:44:08   262s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:44:08   262s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1496.4MB) @(0:04:21 - 0:04:21).
[02/28 14:44:08   262s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/28 14:44:08   262s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.4MB
[02/28 14:44:08   262s] Statistics of distance of Instance movement in refine placement:
[02/28 14:44:08   262s]   maximum (X+Y) =         0.00 um
[02/28 14:44:08   262s]   mean    (X+Y) =         0.00 um
[02/28 14:44:08   262s] Total instances moved : 0
[02/28 14:44:08   262s] Summary Report:
[02/28 14:44:08   262s] Instances move: 0 (out of 6828 movable)
[02/28 14:44:08   262s] Mean displacement: 0.00 um
[02/28 14:44:08   262s] Max displacement: 0.00 um 
[02/28 14:44:08   262s] Total net length = 4.585e+05 (2.477e+05 2.108e+05) (ext = 8.663e+04)
[02/28 14:44:08   262s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [02/28 14:44:08   262s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1496.4MB) @(0:04:21 - 0:04:21).
1496.4MB
[02/28 14:44:08   262s] *** Finished refinePlace (0:04:21 mem=1496.4M) ***
[02/28 14:44:08   262s] *** maximum move = 0.00 um ***
[02/28 14:44:08   262s] *** Finished re-routing un-routed nets (1496.4M) ***
[02/28 14:44:08   262s] 
[02/28 14:44:08   262s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1496.4M) ***
[02/28 14:44:08   262s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.72
[02/28 14:44:08   262s] 
[02/28 14:44:08   262s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1496.4M) ***
[02/28 14:44:08   262s] 
[02/28 14:44:08   262s] End: GigaOpt postEco optimization
[02/28 14:44:08   262s] **INFO: Flow update: Design timing is met.
[02/28 14:44:08   262s] **INFO: Flow update: Design timing is met.
[02/28 14:44:08   262s] *** Steiner Routed Nets: 0.041%; Threshold: 100; Threshold for Hold: 100
[02/28 14:44:08   262s] Re-routed 0 nets
[02/28 14:44:08   262s] **INFO: Flow update: Design timing is met.
[02/28 14:44:08   262s] Extraction called for design 'riscv_steel_core' of instances=10024 and nets=7584 using extraction engine 'preRoute' .
[02/28 14:44:08   262s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:44:08   262s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:44:08   262s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:44:08   262s] RC Extraction called in multi-corner(1) mode.
[02/28 14:44:08   262s] RCMode: PreRoute
[02/28 14:44:08   262s]       RC Corner Indexes            0   
[02/28 14:44:08   262s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:44:08   262s] Resistance Scaling Factor    : 1.00000 
[02/28 14:44:08   262s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:44:08   262s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:44:08   262s] Shrink Factor                : 1.00000
[02/28 14:44:08   262s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:44:08   262s] Using capacitance table file ...
[02/28 14:44:08   262s] Initializing multi-corner capacitance tables ... 
[02/28 14:44:08   262s] Initializing multi-corner resistance tables ...
[02/28 14:44:08   262s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1320.484M)
[02/28 14:44:08   262s] doiPBLastSyncSlave
[02/28 14:44:08   262s] **INFO : Latch borrow mode reset to max_borrow
[02/28 14:44:08   262s] #################################################################################
[02/28 14:44:08   262s] # Design Stage: PreRoute
[02/28 14:44:08   262s] # Design Name: riscv_steel_core
[02/28 14:44:08   262s] # Design Mode: 90nm
[02/28 14:44:08   262s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:44:08   262s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:44:08   262s] # Signoff Settings: SI Off 
[02/28 14:44:08   262s] #################################################################################
[02/28 14:44:09   263s] AAE_INFO: 1 threads acquired from CTE.
[02/28 14:44:09   263s] Calculate delays in Single mode...
[02/28 14:44:09   263s] Topological Sorting (CPU = 0:00:00.0, MEM = 1332.1M, InitMEM = 1332.1M)
[02/28 14:44:11   265s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:44:11   265s] End delay calculation. (MEM=1391.28 CPU=0:00:02.3 REAL=0:00:02.0)
[02/28 14:44:11   265s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1391.3M) ***
[02/28 14:44:12   265s] Reported timing to dir ./timingReports
[02/28 14:44:12   265s] **opt_design ... cpu = 0:01:16, real = 0:01:16, mem = 1334.0M, totSessionCpu=0:04:25 **
[02/28 14:44:13   266s] 
[02/28 14:44:13   266s] ------------------------------------------------------------
[02/28 14:44:13   266s]      opt_design Final Summary                             
[02/28 14:44:13   266s] ------------------------------------------------------------
[02/28 14:44:13   266s] 
[02/28 14:44:13   266s] Setup views included:
[02/28 14:44:13   266s]  default_emulate_view 
[02/28 14:44:13   266s] 
[02/28 14:44:13   266s] +--------------------+---------+---------+---------+---------+
[02/28 14:44:13   266s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/28 14:44:13   266s] +--------------------+---------+---------+---------+---------+
[02/28 14:44:13   266s] |           WNS (ns):|  0.000  |  0.000  |  0.805  |  0.000  |
[02/28 14:44:13   266s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/28 14:44:13   266s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/28 14:44:13   266s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[02/28 14:44:13   266s] +--------------------+---------+---------+---------+---------+
[02/28 14:44:13   266s] 
[02/28 14:44:13   266s] +----------------+-------------------------------+------------------+
[02/28 14:44:13   266s] |                |              Real             |       Total      |
[02/28 14:44:13   266s] |    DRVs        +------------------+------------+------------------|
[02/28 14:44:13   266s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/28 14:44:13   266s] +----------------+------------------+------------+------------------+
[02/28 14:44:13   266s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:44:13   266s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/28 14:44:13   266s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:44:13   266s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/28 14:44:13   266s] +----------------+------------------+------------+------------------+
[02/28 14:44:13   266s] 
[02/28 14:44:13   266s] Density: 59.724%
[02/28 14:44:13   266s] Routing Overflow: 0.16% H and 0.09% V
[02/28 14:44:13   266s] ------------------------------------------------------------
[02/28 14:44:13   266s] **opt_design ... cpu = 0:01:17, real = 0:01:17, mem = 1334.0M, totSessionCpu=0:04:26 **
[02/28 14:44:13   266s] *** Finished opt_design ***
[02/28 14:44:13   266s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:13   266s] UM:                                          0.000             0.000  final
[02/28 14:44:13   267s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:13   267s] UM:                                                                   opt_design_postcts
[02/28 14:44:13   267s] 
[02/28 14:44:13   267s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:38 real=  0:01:38)
[02/28 14:44:13   267s] 	OPT_RUNTIME:          phyUpdate (count =  4): (cpu=0:00:01.6 real=0:00:01.4)
[02/28 14:44:13   267s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:17.8 real=0:00:17.7)
[02/28 14:44:13   267s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[02/28 14:44:13   267s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:01 real=  0:01:01)
[02/28 14:44:13   267s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:20.5 real=0:00:20.4)
[02/28 14:44:13   267s] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/28 14:44:13   267s] Info: pop threads available for lower-level modules during optimization.
[02/28 14:44:13   267s] Set place::cacheFPlanSiteMark to 0
[02/28 14:44:13   267s] (ccopt_design): dumping clock statistics to metric
[02/28 14:44:13   267s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:13   267s] UM:                                                                   report_ccopt_clock_trees
[02/28 14:44:13   267s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:13   267s] UM:                                                                   report_ccopt_skew_groups
[02/28 14:44:14   267s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:14   267s] UM:         84.37            166             0.000             0.000  ccopt_design
[02/28 14:44:14   267s] 
[02/28 14:44:14   267s] *** Summary of all messages that are not suppressed in this session:
[02/28 14:44:14   267s] Severity  ID               Count  Summary                                  
[02/28 14:44:14   267s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[02/28 14:44:14   267s] WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
[02/28 14:44:14   267s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
[02/28 14:44:14   267s] *** Message Summary: 11 warning(s), 0 error(s)
[02/28 14:44:14   267s] 
[02/28 14:44:14   267s] **ccopt_design ... cpu = 0:02:46, real = 0:02:46, mem = 1287.8M, totSessionCpu=0:04:27 **
[02/28 14:44:14   267s] ###############################################################
[02/28 14:44:14   267s] #  Generated by:      Cadence Innovus 15.20-p005_1
[02/28 14:44:14   267s] #  OS:                Linux x86_64(Host ID pgmicro01)
[02/28 14:44:14   267s] #  Generated on:      Tue Feb 28 14:44:14 2023
[02/28 14:44:14   267s] #  Design:            riscv_steel_core
[02/28 14:44:14   267s] #  Command:           report_timing
[02/28 14:44:14   267s] ###############################################################
[02/28 14:44:14   268s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
[02/28 14:44:14   268s]              View:default_emulate_view
[02/28 14:44:14   268s]             Group:clock
[02/28 14:44:14   268s]        Startpoint:(R) alu_2nd_operand_source_stage3_reg/C
[02/28 14:44:14   268s]             Clock:(R) clock
[02/28 14:44:14   268s]          Endpoint:(R) csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
[02/28 14:44:14   268s]             Clock:(F) clock
[02/28 14:44:14   268s]  
[02/28 14:44:14   268s]                            Capture             Launch
[02/28 14:44:14   268s]        Clock Edge:+          5.000              0.000
[02/28 14:44:14   268s]       Src Latency:+         -0.364             -0.350
[02/28 14:44:14   268s]       Net Latency:+          0.337 (P)          0.302 (P)
[02/28 14:44:14   268s]           Arrival:=          4.973             -0.048
[02/28 14:44:14   268s]  
[02/28 14:44:14   268s]     Time Borrowed:+          3.650
[02/28 14:44:14   268s]     Required Time:=          8.623
[02/28 14:44:14   268s]      Launch Clock:-         -0.048
[02/28 14:44:14   268s]         Data Path:-          8.671
[02/28 14:44:14   268s]             Slack:=          0.000
[02/28 14:44:14   268s] 
[02/28 14:44:14   268s] #---------------------------------------------------------------------------------------------------------------------
[02/28 14:44:14   268s] # Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/28 14:44:14   268s] #                                                                                                (ns)    (ns)     (ns)  
[02/28 14:44:14   268s] #---------------------------------------------------------------------------------------------------------------------
[02/28 14:44:14   268s]   alu_2nd_operand_source_stage3_reg/C                    -      C      R     (arrival)      66  0.182       -   -0.048  
[02/28 14:44:14   268s]   alu_2nd_operand_source_stage3_reg/Q                    -      C->Q   R     DFRQX4         37      -   0.452    0.404  
[02/28 14:44:14   268s]   FE_DBTC2_alu_2nd_operand_source_stage3/Q               -      A->Q   F     INX1           25  0.358   0.298    0.703  
[02/28 14:44:14   268s]   g912/Q                                                 -      AN->Q  F     NA2I1X0         1  0.381   0.251    0.954  
[02/28 14:44:14   268s]   g2702/Q                                                -      B->Q   R     NA2I1X0         5  0.110   0.469    1.423  
[02/28 14:44:14   268s]   rv32i_alu_instance_g1029/Q                             -      S->Q   F     MU2X1           1  0.803   0.332    1.754  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1302/S  -      A->S   F     HAX1            2  0.094   0.206    1.960  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1204/Q  -      A->Q   R     NO2X1           3  0.101   0.125    2.085  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1293/Q  -      A->Q   F     ON21X1          3  0.189   0.104    2.189  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1090/Q  -      A->Q   R     NA2X1           1  0.134   0.070    2.260  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1308/Q  -      C->Q   F     ON211X0         5  0.076   0.390    2.650  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1056/Q  -      A->Q   R     NA2X1           1  0.635   0.181    2.831  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1051/Q  -      A->Q   F     NA2X1           1  0.169   0.056    2.887  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1017/Q  -      B->Q   R     NO2X1           3  0.073   0.201    3.088  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1276/Q  -      A->Q   F     INX1           14  0.314   0.262    3.350  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g995/Q   -      C->Q   R     AN31X1          1  0.334   0.266    3.616  
[02/28 14:44:14   268s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1253/Q  -      A->Q   F     EO2X0           1  0.362   0.357    3.973  
[02/28 14:44:14   268s]   rv32i_alu_instance_g13492/Q                            -      A->Q   F     AO21X0          1  0.167   0.341    4.314  
[02/28 14:44:14   268s]   g4639/Q                                                -      A->Q   R     NA2X1           1  0.214   0.122    4.436  
[02/28 14:44:14   268s]   g32664/Q                                               -      C->Q   F     NA3I1X1        33  0.174   0.799    5.234  
[02/28 14:44:14   268s]   integer_file_instance_g29934/Q                         -      A->Q   R     NA2X1           1  1.389   0.267    5.501  
[02/28 14:44:14   268s]   integer_file_instance_g29861/Q                         -      A->Q   F     NA3X1           5  0.229   0.288    5.789  
[02/28 14:44:14   268s]   branch_decision_instance_lt_720_14/g2237/Q             -      AN->Q  F     NO2I1X1         2  0.458   0.247    6.036  
[02/28 14:44:14   268s]   branch_decision_instance_lt_720_14/g2217/Q             -      C->Q   F     AO21X1          2  0.169   0.216    6.252  
[02/28 14:44:14   268s]   branch_decision_instance_lt_720_14/g2207/Q             -      D->Q   R     AN211X1         2  0.094   0.163    6.415  
[02/28 14:44:14   268s]   branch_decision_instance_lt_720_14/g2190/Q             -      C->Q   F     ON211X1         1  0.283   0.120    6.535  
[02/28 14:44:14   268s]   branch_decision_instance_lt_720_14/g2285/Q             -      B->Q   F     OA21X1          2  0.215   0.277    6.812  
[02/28 14:44:14   268s]   branch_decision_instance_g2005/Q                       -      A->Q   R     AN21X1          1  0.103   0.115    6.926  
[02/28 14:44:14   268s]   branch_decision_instance_g1999/Q                       -      E->Q   F     ON32X1          1  0.146   0.101    7.028  
[02/28 14:44:14   268s]   branch_decision_instance_g1998/Q                       -      A->Q   F     EN2X1           1  0.166   0.175    7.203  
[02/28 14:44:14   268s]   branch_decision_instance_g1997/Q                       -      C->Q   R     ON321X1         1  0.134   0.219    7.421  
[02/28 14:44:14   268s]   branch_decision_instance_g1996/Q                       -      A->Q   R     AND3X1          4  0.387   0.299    7.720  
[02/28 14:44:14   268s]   g965/Q                                                 -      A->Q   R     AND2X1          4  0.300   0.176    7.896  
[02/28 14:44:14   268s]   FE_RC_1_0/Q                                            -      A->Q   R     OR4X1           3  0.185   0.220    8.116  
[02/28 14:44:14   268s]   csr_file_instance_g4053/Q                              -      AN->Q  R     NO2I1X1         3  0.253   0.231    8.347  
[02/28 14:44:14   268s]   csr_file_instance_g4051/Q                              -      A->Q   R     OR2X1           2  0.288   0.161    8.508  
[02/28 14:44:14   268s]   csr_file_instance_RC_CG_HIER_INST7/g7/Q                -      A->Q   R     OR2X1           1  0.127   0.115    8.623  
[02/28 14:44:14   268s]   csr_file_instance_RC_CG_HIER_INST7/enl_reg/D           -      D      R     DLLQX0          1  0.068   0.000    8.623  
[02/28 14:44:14   268s] #---------------------------------------------------------------------------------------------------------------------
[02/28 14:44:14   268s] 
[02/28 14:44:14   268s] [DEV]innovus 4> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.30 (MB), peak = 1108.94 (MB)
[02/28 14:44:24   269s] #**INFO: setDesignMode -flowEffort standard
[02/28 14:44:24   269s] #**INFO: mulit-cut via swapping is disabled by user.
[02/28 14:44:24   269s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/28 14:44:24   269s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/28 14:44:24   269s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/28 14:44:24   269s] #spOpts: no_cmu 
[02/28 14:44:24   269s] Core basic site is core
[02/28 14:44:24   269s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:44:24   269s] Begin checking placement ... (start mem=1297.9M, init mem=1297.9M)
[02/28 14:44:24   269s] *info: Placed = 10024          (Fixed = 3196)
[02/28 14:44:24   269s] *info: Unplaced = 0           
[02/28 14:44:24   269s] Placement Density:59.72%(170592/285633)
[02/28 14:44:24   269s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1297.9M)
[02/28 14:44:24   269s] #**INFO: auto set of routeWithTimingDriven to true
[02/28 14:44:24   269s] #**INFO: auto set of routeWithSiDriven to true
[02/28 14:44:24   269s] 
[02/28 14:44:24   269s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/28 14:44:24   269s] *** Changed status on (89) nets in Clock.
[02/28 14:44:24   269s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1297.9M) ***
[02/28 14:44:24   269s] 
[02/28 14:44:24   269s] globalRoute
[02/28 14:44:24   269s] 
[02/28 14:44:24   269s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/28 14:44:24   269s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/28 14:44:24   269s] #setNanoRouteMode -routeWithSiDriven true
[02/28 14:44:24   269s] #setNanoRouteMode -routeWithTimingDriven true
[02/28 14:44:24   269s] #Start globalRoute on Tue Feb 28 14:44:24 2023
[02/28 14:44:24   269s] #
[02/28 14:44:24   270s] Initializing multi-corner capacitance tables ... 
[02/28 14:44:24   270s] Initializing multi-corner resistance tables ...
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[3] connects to NET CTS_327 at location ( 210.105 269.620 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[4] connects to NET CTS_327 at location ( 210.105 264.740 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_stage3_reg[4] connects to NET CTS_327 at location ( 190.575 264.130 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[2] connects to NET CTS_327 at location ( 229.635 264.740 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[5] connects to NET CTS_327 at location ( 229.635 259.860 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST instruction_csr_address_stage3_reg[4] connects to NET CTS_327 at location ( 247.275 225.090 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST instruction_csr_address_stage3_reg[10] connects to NET CTS_327 at location ( 261.765 221.430 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST instruction_csr_address_stage3_reg[2] connects to NET CTS_327 at location ( 229.635 221.430 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST instruction_csr_address_stage3_reg[7] connects to NET CTS_327 at location ( 242.235 211.670 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST instruction_csr_address_stage3_reg[9] connects to NET CTS_327 at location ( 242.235 201.910 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST instruction_csr_address_stage3_reg[8] connects to NET CTS_327 at location ( 229.005 201.910 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST csr_file_instance_RC_CG_HIER_INST2/enl_reg connects to NET CTS_327 at location ( 205.695 166.530 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST csr_file_instance_RC_CG_HIER_INST3/enl_reg connects to NET CTS_327 at location ( 184.275 166.530 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST csr_file_instance_RC_CG_HIER_INST5/enl_reg connects to NET CTS_327 at location ( 174.825 172.630 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST csr_file_instance_RC_CG_HIER_INST6/enl_reg connects to NET CTS_327 at location ( 167.265 156.770 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST csr_file_instance_RC_CG_HIER_INST4/enl_reg connects to NET CTS_327 at location ( 150.255 166.530 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST csr_file_instance_utime_reg[10] connects to NET CTS_327 at location ( 131.985 176.900 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST csr_file_instance_utime_reg[9] connects to NET CTS_327 at location ( 126.315 191.540 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST csr_file_instance_utime_reg[41] connects to NET CTS_327 at location ( 123.795 196.420 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST csr_file_instance_mcycle_reg[44] connects to NET CTS_327 at location ( 66.465 172.020 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/28 14:44:24   270s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[02/28 14:44:24   270s] #To increase the message display limit, refer to the product command reference manual.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_327 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_325 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_324 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_322 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_320 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_318 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_316 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_314 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_312 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_310 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_308 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_306 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_304 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_302 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_300 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_298 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_295 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_293 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_291 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (NRIG-44) Imported NET CTS_289 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/28 14:44:24   270s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[02/28 14:44:24   270s] #To increase the message display limit, refer to the product command reference manual.
[02/28 14:44:24   270s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/28 14:44:24   270s] #Start routing data preparation.
[02/28 14:44:24   270s] #Minimum voltage of a net in the design = 0.000.
[02/28 14:44:24   270s] #Maximum voltage of a net in the design = 1.800.
[02/28 14:44:24   270s] #Voltage range [0.000 - 0.000] has 6 nets.
[02/28 14:44:24   270s] #Voltage range [0.000 - 1.800] has 7578 nets.
[02/28 14:44:25   271s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/28 14:44:25   271s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:44:25   271s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:44:25   271s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:44:25   271s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:44:25   271s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/28 14:44:25   271s] #Regenerating Ggrids automatically.
[02/28 14:44:25   271s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/28 14:44:25   271s] #Using automatically generated G-grids.
[02/28 14:44:25   271s] #Done routing data preparation.
[02/28 14:44:25   271s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 985.62 (MB), peak = 1108.94 (MB)
[02/28 14:44:25   271s] #Merging special wires...
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 151.430 196.360 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 182.930 181.835 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 151.430 245.160 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 152.060 264.680 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 148.280 274.440 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 206.240 123.275 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 184.820 230.635 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 221.525 79.240 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 202.460 74.475 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 210.650 54.955 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 221.525 35.435 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 210.650 30.440 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 221.525 20.680 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 190.655 30.440 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 221.525 49.960 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 210.650 64.715 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 203.720 79.240 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 202.460 103.755 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 190.655 118.280 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 221.525 128.040 ) on MET1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/28 14:44:25   271s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/28 14:44:25   271s] #To increase the message display limit, refer to the product command reference manual.
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #Connectivity extraction summary:
[02/28 14:44:26   271s] #46 routed nets are extracted.
[02/28 14:44:26   271s] #    44 (0.58%) extracted nets are partially routed.
[02/28 14:44:26   271s] #43 routed nets are imported.
[02/28 14:44:26   271s] #7307 (96.35%) nets are without wires.
[02/28 14:44:26   271s] #188 nets are fixed|skipped|trivial (not extracted).
[02/28 14:44:26   271s] #Total number of nets = 7584.
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #Number of eco nets is 44
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #Start data preparation...
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #Data preparation is done on Tue Feb 28 14:44:26 2023
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #Analyzing routing resource...
[02/28 14:44:26   271s] #Routing resource analysis is done on Tue Feb 28 14:44:26 2023
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #  Resource Analysis:
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/28 14:44:26   271s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/28 14:44:26   271s] #  --------------------------------------------------------------
[02/28 14:44:26   271s] #  Metal 1        H         931           0        3600    74.69%
[02/28 14:44:26   271s] #  Metal 2        V         907           0        3600     0.00%
[02/28 14:44:26   271s] #  Metal 3        H         931           0        3600     0.00%
[02/28 14:44:26   271s] #  Metal 4        V         907           0        3600     0.00%
[02/28 14:44:26   271s] #  Metal 5        H         931           0        3600     0.00%
[02/28 14:44:26   271s] #  Metal 6        V         453           0        3600     0.00%
[02/28 14:44:26   271s] #  --------------------------------------------------------------
[02/28 14:44:26   271s] #  Total                   5060       0.00%  21600    12.45%
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #  89 nets (1.17%) with 1 preferred extra spacing.
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.72 (MB), peak = 1108.94 (MB)
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #start global routing iteration 1...
[02/28 14:44:26   271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.96 (MB), peak = 1108.94 (MB)
[02/28 14:44:26   271s] #
[02/28 14:44:26   271s] #start global routing iteration 2...
[02/28 14:44:31   276s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1014.15 (MB), peak = 1108.94 (MB)
[02/28 14:44:31   276s] #
[02/28 14:44:31   276s] #start global routing iteration 3...
[02/28 14:44:32   278s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1016.30 (MB), peak = 1108.94 (MB)
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #Total number of trivial nets (e.g. < 2 pins) = 188 (skipped).
[02/28 14:44:32   278s] #Total number of routable nets = 7396.
[02/28 14:44:32   278s] #Total number of nets in the design = 7584.
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #7351 routable nets have only global wires.
[02/28 14:44:32   278s] #45 routable nets have only detail routed wires.
[02/28 14:44:32   278s] #44 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/28 14:44:32   278s] #45 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #Routed nets constraints summary:
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #        Rules   Pref Extra Space   Unconstrained  
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #      Default                 44            7307  
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #        Total                 44            7307  
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #Routing constraints summary of the whole design:
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #        Rules   Pref Extra Space   Unconstrained  
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #      Default                 89            7307  
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #        Total                 89            7307  
[02/28 14:44:32   278s] #------------------------------------------------
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #                 OverCon          
[02/28 14:44:32   278s] #                  #Gcell    %Gcell
[02/28 14:44:32   278s] #     Layer           (1)   OverCon
[02/28 14:44:32   278s] #  --------------------------------
[02/28 14:44:32   278s] #   Metal 1      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #   Metal 2      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #   Metal 3      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #   Metal 4      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #   Metal 5      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #   Metal 6      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #  --------------------------------
[02/28 14:44:32   278s] #     Total      0(0.00%)   (0.00%)
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/28 14:44:32   278s] #  Overflow after GR: 0.00% H + 0.00% V
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #Complete Global Routing.
[02/28 14:44:32   278s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:44:32   278s] #Total wire length = 533349 um.
[02/28 14:44:32   278s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:44:32   278s] #Total wire length on LAYER MET1 = 858 um.
[02/28 14:44:32   278s] #Total wire length on LAYER MET2 = 83008 um.
[02/28 14:44:32   278s] #Total wire length on LAYER MET3 = 179849 um.
[02/28 14:44:32   278s] #Total wire length on LAYER MET4 = 147151 um.
[02/28 14:44:32   278s] #Total wire length on LAYER MET5 = 98895 um.
[02/28 14:44:32   278s] #Total wire length on LAYER METTP = 23588 um.
[02/28 14:44:32   278s] #Total number of vias = 54922
[02/28 14:44:32   278s] #Up-Via Summary (total 54922):
[02/28 14:44:32   278s] #           
[02/28 14:44:32   278s] #-----------------------
[02/28 14:44:32   278s] #  Metal 1        25882
[02/28 14:44:32   278s] #  Metal 2        18752
[02/28 14:44:32   278s] #  Metal 3         7690
[02/28 14:44:32   278s] #  Metal 4         2292
[02/28 14:44:32   278s] #  Metal 5          306
[02/28 14:44:32   278s] #-----------------------
[02/28 14:44:32   278s] #                 54922 
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #Max overcon = 0 track.
[02/28 14:44:32   278s] #Total overcon = 0.00%.
[02/28 14:44:32   278s] #Worst layer Gcell overcon rate = 0.00%.
[02/28 14:44:32   278s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1016.30 (MB), peak = 1108.94 (MB)
[02/28 14:44:32   278s] #
[02/28 14:44:32   278s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.89 (MB), peak = 1108.94 (MB)
[02/28 14:44:32   278s] #Start Track Assignment.
[02/28 14:44:34   279s] #Done with 12079 horizontal wires in 1 hboxes and 11929 vertical wires in 1 hboxes.
[02/28 14:44:36   281s] #Done with 3349 horizontal wires in 1 hboxes and 2551 vertical wires in 1 hboxes.
[02/28 14:44:36   281s] #Complete Track Assignment.
[02/28 14:44:36   281s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:44:36   281s] #Total wire length = 559813 um.
[02/28 14:44:36   281s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:44:36   281s] #Total wire length on LAYER MET1 = 19756 um.
[02/28 14:44:36   281s] #Total wire length on LAYER MET2 = 81425 um.
[02/28 14:44:36   281s] #Total wire length on LAYER MET3 = 187098 um.
[02/28 14:44:36   281s] #Total wire length on LAYER MET4 = 147726 um.
[02/28 14:44:36   281s] #Total wire length on LAYER MET5 = 100256 um.
[02/28 14:44:36   281s] #Total wire length on LAYER METTP = 23552 um.
[02/28 14:44:36   281s] #Total number of vias = 54816
[02/28 14:44:36   281s] #Up-Via Summary (total 54816):
[02/28 14:44:36   281s] #           
[02/28 14:44:36   281s] #-----------------------
[02/28 14:44:36   281s] #  Metal 1        25830
[02/28 14:44:36   281s] #  Metal 2        18698
[02/28 14:44:36   281s] #  Metal 3         7690
[02/28 14:44:36   281s] #  Metal 4         2292
[02/28 14:44:36   281s] #  Metal 5          306
[02/28 14:44:36   281s] #-----------------------
[02/28 14:44:36   281s] #                 54816 
[02/28 14:44:36   281s] #
[02/28 14:44:36   281s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1008.06 (MB), peak = 1108.94 (MB)
[02/28 14:44:36   281s] #
[02/28 14:44:36   282s] #
[02/28 14:44:36   282s] #globalRoute statistics:
[02/28 14:44:36   282s] #Cpu time = 00:00:12
[02/28 14:44:36   282s] #Elapsed time = 00:00:12
[02/28 14:44:36   282s] #Increased memory = -5.04 (MB)
[02/28 14:44:36   282s] #Total memory = 980.32 (MB)
[02/28 14:44:36   282s] #Peak memory = 1108.94 (MB)
[02/28 14:44:36   282s] #Number of warnings = 63
[02/28 14:44:36   282s] #Total number of warnings = 104
[02/28 14:44:36   282s] #Number of fails = 0
[02/28 14:44:36   282s] #Total number of fails = 0
[02/28 14:44:36   282s] #Complete globalRoute on Tue Feb 28 14:44:36 2023
[02/28 14:44:36   282s] #
[02/28 14:44:36   282s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:36   282s] UM:                                                                   final
[02/28 14:44:36   282s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/28 14:44:36   282s] UM:         14.56             22                                      route_design
[02/28 14:44:36   282s] #routeDesign: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 970.55 (MB), peak = 1108.94 (MB)
[02/28 14:44:36   282s] *** Message Summary: 0 warning(s), 0 error(s)
[02/28 14:44:36   282s] 
[02/28 14:44:36   282s] 
[02/28 14:44:36   282s] detailRoute
[02/28 14:44:36   282s] 
[02/28 14:44:36   282s] #Start detailRoute on Tue Feb 28 14:44:36 2023
[02/28 14:44:36   282s] #
[02/28 14:44:37   283s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/28 14:44:37   283s] #Start routing data preparation.
[02/28 14:44:37   283s] #Minimum voltage of a net in the design = 0.000.
[02/28 14:44:37   283s] #Maximum voltage of a net in the design = 1.800.
[02/28 14:44:37   283s] #Voltage range [0.000 - 0.000] has 6 nets.
[02/28 14:44:37   283s] #Voltage range [0.000 - 1.800] has 7578 nets.
[02/28 14:44:37   283s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/28 14:44:37   283s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:44:37   283s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:44:37   283s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:44:37   283s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:44:37   283s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/28 14:44:37   283s] #Using user defined Ggrids in DB.
[02/28 14:44:37   283s] #Done routing data preparation.
[02/28 14:44:37   283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.92 (MB), peak = 1108.94 (MB)
[02/28 14:44:37   283s] #Merging special wires...
[02/28 14:44:37   283s] #
[02/28 14:44:37   283s] #Connectivity extraction summary:
[02/28 14:44:37   283s] #2 routed nets are extracted.
[02/28 14:44:37   283s] #7394 routed nets are imported.
[02/28 14:44:37   283s] #188 nets are fixed|skipped|trivial (not extracted).
[02/28 14:44:37   283s] #Total number of nets = 7584.
[02/28 14:44:37   283s] #
[02/28 14:44:38   283s] #
[02/28 14:44:38   283s] #Start Detail Routing..
[02/28 14:44:38   283s] #start initial detail routing ...
[02/28 14:45:26   331s] #    number of violations = 496
[02/28 14:45:26   331s] #
[02/28 14:45:26   331s] #    By Layer and Type :
[02/28 14:45:26   331s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:45:26   331s] #	MET1         82       25        0        0      107
[02/28 14:45:26   331s] #	MET2        206       12        2      168      388
[02/28 14:45:26   331s] #	MET3          0        1        0        0        1
[02/28 14:45:26   331s] #	Totals      288       38        2      168      496
[02/28 14:45:26   331s] #2871 out of 10024 instances need to be verified(marked ipoed).
[02/28 14:45:26   331s] #Performing a full-chip drc check
[02/28 14:45:30   335s] #    number of violations = 503
[02/28 14:45:30   335s] #
[02/28 14:45:30   335s] #    By Layer and Type :
[02/28 14:45:30   335s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/28 14:45:30   335s] #	MET1         84       25        0        0      109
[02/28 14:45:30   335s] #	MET2        208       12        2      171      393
[02/28 14:45:30   335s] #	MET3          0        1        0        0        1
[02/28 14:45:30   335s] #	Totals      292       38        2      171      503
[02/28 14:45:30   335s] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1017.18 (MB), peak = 1108.94 (MB)
[02/28 14:45:30   335s] #start 1st optimization iteration ...
[02/28 14:45:40   345s] #    number of violations = 257
[02/28 14:45:40   345s] #
[02/28 14:45:40   345s] #    By Layer and Type :
[02/28 14:45:40   345s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:45:40   345s] #	MET1         29        8        0       37
[02/28 14:45:40   345s] #	MET2        112       13       91      216
[02/28 14:45:40   345s] #	MET3          0        4        0        4
[02/28 14:45:40   345s] #	Totals      141       25       91      257
[02/28 14:45:40   345s] #    number of process antenna violations = 589
[02/28 14:45:40   345s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 998.38 (MB), peak = 1108.94 (MB)
[02/28 14:45:40   345s] #start 2nd optimization iteration ...
[02/28 14:45:45   350s] #    number of violations = 172
[02/28 14:45:45   350s] #
[02/28 14:45:45   350s] #    By Layer and Type :
[02/28 14:45:45   350s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:45:45   350s] #	MET1         22        4        0       26
[02/28 14:45:45   350s] #	MET2         82        5       58      145
[02/28 14:45:45   350s] #	MET3          1        0        0        1
[02/28 14:45:45   350s] #	Totals      105        9       58      172
[02/28 14:45:45   350s] #    number of process antenna violations = 590
[02/28 14:45:45   350s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 996.66 (MB), peak = 1108.94 (MB)
[02/28 14:45:45   350s] #start 3rd optimization iteration ...
[02/28 14:45:49   354s] #    number of violations = 29
[02/28 14:45:49   354s] #
[02/28 14:45:49   354s] #    By Layer and Type :
[02/28 14:45:49   354s] #	         MetSpc   WreExt   Totals
[02/28 14:45:49   354s] #	MET1          8        0        8
[02/28 14:45:49   354s] #	MET2         12        9       21
[02/28 14:45:49   354s] #	Totals       20        9       29
[02/28 14:45:49   354s] #    number of process antenna violations = 1463
[02/28 14:45:49   354s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 994.65 (MB), peak = 1108.94 (MB)
[02/28 14:45:49   354s] #start 4th optimization iteration ...
[02/28 14:45:55   361s] #    number of violations = 17
[02/28 14:45:55   361s] #
[02/28 14:45:55   361s] #    By Layer and Type :
[02/28 14:45:55   361s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:45:55   361s] #	MET1          8        0        0        8
[02/28 14:45:55   361s] #	MET2          4        1        4        9
[02/28 14:45:55   361s] #	Totals       12        1        4       17
[02/28 14:45:55   361s] #    number of process antenna violations = 1418
[02/28 14:45:55   361s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 993.70 (MB), peak = 1108.94 (MB)
[02/28 14:45:55   361s] #start 5th optimization iteration ...
[02/28 14:45:57   362s] #    number of violations = 16
[02/28 14:45:57   362s] #
[02/28 14:45:57   362s] #    By Layer and Type :
[02/28 14:45:57   362s] #	         MetSpc   WreExt   Totals
[02/28 14:45:57   362s] #	MET1          8        0        8
[02/28 14:45:57   362s] #	MET2          5        3        8
[02/28 14:45:57   362s] #	Totals       13        3       16
[02/28 14:45:57   362s] #    number of process antenna violations = 631
[02/28 14:45:57   362s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 993.67 (MB), peak = 1108.94 (MB)
[02/28 14:45:57   362s] #start 6th optimization iteration ...
[02/28 14:45:59   364s] #    number of violations = 17
[02/28 14:45:59   364s] #
[02/28 14:45:59   364s] #    By Layer and Type :
[02/28 14:45:59   364s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:45:59   364s] #	MET1          8        0        0        8
[02/28 14:45:59   364s] #	MET2          4        1        4        9
[02/28 14:45:59   364s] #	Totals       12        1        4       17
[02/28 14:45:59   364s] #    number of process antenna violations = 578
[02/28 14:45:59   364s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1006.69 (MB), peak = 1108.94 (MB)
[02/28 14:45:59   364s] #start 7th optimization iteration ...
[02/28 14:46:01   366s] #    number of violations = 14
[02/28 14:46:01   366s] #
[02/28 14:46:01   366s] #    By Layer and Type :
[02/28 14:46:01   366s] #	         MetSpc   WreExt   Totals
[02/28 14:46:01   366s] #	MET1          8        0        8
[02/28 14:46:01   366s] #	MET2          5        1        6
[02/28 14:46:01   366s] #	Totals       13        1       14
[02/28 14:46:01   366s] #    number of process antenna violations = 578
[02/28 14:46:01   366s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1002.63 (MB), peak = 1108.94 (MB)
[02/28 14:46:01   366s] #start 8th optimization iteration ...
[02/28 14:46:02   368s] #    number of violations = 17
[02/28 14:46:02   368s] #
[02/28 14:46:02   368s] #    By Layer and Type :
[02/28 14:46:02   368s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:46:02   368s] #	MET1          8        0        0        8
[02/28 14:46:02   368s] #	MET2          4        1        4        9
[02/28 14:46:02   368s] #	Totals       12        1        4       17
[02/28 14:46:02   368s] #    number of process antenna violations = 576
[02/28 14:46:02   368s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1002.46 (MB), peak = 1108.94 (MB)
[02/28 14:46:02   368s] #start 9th optimization iteration ...
[02/28 14:46:04   369s] #    number of violations = 17
[02/28 14:46:04   369s] #
[02/28 14:46:04   369s] #    By Layer and Type :
[02/28 14:46:04   369s] #	         MetSpc   WreExt   Totals
[02/28 14:46:04   369s] #	MET1          8        0        8
[02/28 14:46:04   369s] #	MET2          5        4        9
[02/28 14:46:04   369s] #	Totals       13        4       17
[02/28 14:46:04   369s] #    number of process antenna violations = 580
[02/28 14:46:04   369s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1001.22 (MB), peak = 1108.94 (MB)
[02/28 14:46:04   369s] #start 10th optimization iteration ...
[02/28 14:46:05   370s] #    number of violations = 17
[02/28 14:46:05   370s] #
[02/28 14:46:05   370s] #    By Layer and Type :
[02/28 14:46:05   370s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:46:05   370s] #	MET1          8        0        0        8
[02/28 14:46:05   370s] #	MET2          4        1        4        9
[02/28 14:46:05   370s] #	Totals       12        1        4       17
[02/28 14:46:05   370s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1001.49 (MB), peak = 1108.94 (MB)
[02/28 14:46:05   370s] #start 11th optimization iteration ...
[02/28 14:46:08   374s] #    number of violations = 15
[02/28 14:46:08   374s] #
[02/28 14:46:08   374s] #    By Layer and Type :
[02/28 14:46:08   374s] #	         MetSpc   WreExt   Totals
[02/28 14:46:08   374s] #	MET1          9        0        9
[02/28 14:46:08   374s] #	MET2          4        2        6
[02/28 14:46:08   374s] #	Totals       13        2       15
[02/28 14:46:08   374s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1020.14 (MB), peak = 1108.94 (MB)
[02/28 14:46:08   374s] #start 12th optimization iteration ...
[02/28 14:46:11   376s] #    number of violations = 17
[02/28 14:46:11   376s] #
[02/28 14:46:11   376s] #    By Layer and Type :
[02/28 14:46:11   376s] #	         MetSpc   WreExt   Totals
[02/28 14:46:11   376s] #	MET1          8        0        8
[02/28 14:46:11   376s] #	MET2          5        4        9
[02/28 14:46:11   376s] #	Totals       13        4       17
[02/28 14:46:11   376s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1020.25 (MB), peak = 1108.94 (MB)
[02/28 14:46:11   376s] #start 13th optimization iteration ...
[02/28 14:46:13   378s] #    number of violations = 16
[02/28 14:46:13   378s] #
[02/28 14:46:13   378s] #    By Layer and Type :
[02/28 14:46:13   378s] #	         MetSpc   WreExt   Totals
[02/28 14:46:13   378s] #	MET1          9        0        9
[02/28 14:46:13   378s] #	MET2          4        3        7
[02/28 14:46:13   378s] #	Totals       13        3       16
[02/28 14:46:13   378s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1020.48 (MB), peak = 1108.94 (MB)
[02/28 14:46:13   378s] #start 14th optimization iteration ...
[02/28 14:46:15   381s] #    number of violations = 17
[02/28 14:46:15   381s] #
[02/28 14:46:15   381s] #    By Layer and Type :
[02/28 14:46:15   381s] #	         MetSpc   WreExt   Totals
[02/28 14:46:15   381s] #	MET1          8        0        8
[02/28 14:46:15   381s] #	MET2          5        4        9
[02/28 14:46:15   381s] #	Totals       13        4       17
[02/28 14:46:15   381s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1020.36 (MB), peak = 1108.94 (MB)
[02/28 14:46:15   381s] #start 15th optimization iteration ...
[02/28 14:46:18   384s] #    number of violations = 4
[02/28 14:46:18   384s] #
[02/28 14:46:18   384s] #    By Layer and Type :
[02/28 14:46:18   384s] #	         MetSpc   Totals
[02/28 14:46:18   384s] #	MET1          1        1
[02/28 14:46:18   384s] #	MET2          3        3
[02/28 14:46:18   384s] #	Totals        4        4
[02/28 14:46:18   384s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1026.82 (MB), peak = 1108.94 (MB)
[02/28 14:46:18   384s] #start 16th optimization iteration ...
[02/28 14:46:20   385s] #    number of violations = 6
[02/28 14:46:20   385s] #
[02/28 14:46:20   385s] #    By Layer and Type :
[02/28 14:46:20   385s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:46:20   385s] #	MET1          1        0        0        1
[02/28 14:46:20   385s] #	MET2          2        1        2        5
[02/28 14:46:20   385s] #	Totals        3        1        2        6
[02/28 14:46:20   385s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1052.88 (MB), peak = 1108.94 (MB)
[02/28 14:46:20   385s] #start 17th optimization iteration ...
[02/28 14:46:21   387s] #    number of violations = 6
[02/28 14:46:21   387s] #
[02/28 14:46:21   387s] #    By Layer and Type :
[02/28 14:46:21   387s] #	         MetSpc   WreExt   Totals
[02/28 14:46:21   387s] #	MET1          1        0        1
[02/28 14:46:21   387s] #	MET2          3        2        5
[02/28 14:46:21   387s] #	Totals        4        2        6
[02/28 14:46:21   387s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1053.03 (MB), peak = 1108.94 (MB)
[02/28 14:46:21   387s] #Complete Detail Routing.
[02/28 14:46:21   387s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:46:21   387s] #Total wire length = 545298 um.
[02/28 14:46:21   387s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:46:21   387s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:46:21   387s] #Total wire length on LAYER MET2 = 111182 um.
[02/28 14:46:21   387s] #Total wire length on LAYER MET3 = 180759 um.
[02/28 14:46:21   387s] #Total wire length on LAYER MET4 = 122740 um.
[02/28 14:46:21   387s] #Total wire length on LAYER MET5 = 92350 um.
[02/28 14:46:21   387s] #Total wire length on LAYER METTP = 22562 um.
[02/28 14:46:21   387s] #Total number of vias = 62610
[02/28 14:46:21   387s] #Up-Via Summary (total 62610):
[02/28 14:46:21   387s] #           
[02/28 14:46:21   387s] #-----------------------
[02/28 14:46:21   387s] #  Metal 1        27009
[02/28 14:46:21   387s] #  Metal 2        24628
[02/28 14:46:21   387s] #  Metal 3         7890
[02/28 14:46:21   387s] #  Metal 4         2707
[02/28 14:46:21   387s] #  Metal 5          376
[02/28 14:46:21   387s] #-----------------------
[02/28 14:46:21   387s] #                 62610 
[02/28 14:46:21   387s] #
[02/28 14:46:21   387s] #Total number of DRC violations = 6
[02/28 14:46:21   387s] #Total number of violations on LAYER MET1 = 1
[02/28 14:46:21   387s] #Total number of violations on LAYER MET2 = 5
[02/28 14:46:21   387s] #Total number of violations on LAYER MET3 = 0
[02/28 14:46:21   387s] #Total number of violations on LAYER MET4 = 0
[02/28 14:46:21   387s] #Total number of violations on LAYER MET5 = 0
[02/28 14:46:21   387s] #Total number of violations on LAYER METTP = 0
[02/28 14:46:21   387s] #Cpu time = 00:01:44
[02/28 14:46:21   387s] #Elapsed time = 00:01:44
[02/28 14:46:21   387s] #Increased memory = 11.26 (MB)
[02/28 14:46:21   387s] #Total memory = 983.09 (MB)
[02/28 14:46:21   387s] #Peak memory = 1108.94 (MB)
[02/28 14:46:21   387s] #
[02/28 14:46:21   387s] #Start Post Routing Optimization.
[02/28 14:46:22   387s] #start 1st post routing optimization iteration ...
[02/28 14:46:22   388s] #    number of DRC violations = 6
[02/28 14:46:22   388s] #
[02/28 14:46:22   388s] #    By Layer and Type :
[02/28 14:46:22   388s] #	         MetSpc   WreExt   Totals
[02/28 14:46:22   388s] #	MET1          1        0        1
[02/28 14:46:22   388s] #	MET2          3        2        5
[02/28 14:46:22   388s] #	Totals        4        2        6
[02/28 14:46:22   388s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 984.27 (MB), peak = 1108.94 (MB)
[02/28 14:46:22   388s] #Complete Post Routing Optimization.
[02/28 14:46:22   388s] #Cpu time = 00:00:01
[02/28 14:46:22   388s] #Elapsed time = 00:00:01
[02/28 14:46:22   388s] #Increased memory = 1.17 (MB)
[02/28 14:46:22   388s] #Total memory = 984.27 (MB)
[02/28 14:46:22   388s] #Peak memory = 1108.94 (MB)
[02/28 14:46:22   388s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:46:22   388s] #Total wire length = 545298 um.
[02/28 14:46:22   388s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:46:22   388s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:46:22   388s] #Total wire length on LAYER MET2 = 111182 um.
[02/28 14:46:22   388s] #Total wire length on LAYER MET3 = 180759 um.
[02/28 14:46:22   388s] #Total wire length on LAYER MET4 = 122740 um.
[02/28 14:46:22   388s] #Total wire length on LAYER MET5 = 92350 um.
[02/28 14:46:22   388s] #Total wire length on LAYER METTP = 22562 um.
[02/28 14:46:22   388s] #Total number of vias = 62610
[02/28 14:46:22   388s] #Up-Via Summary (total 62610):
[02/28 14:46:22   388s] #           
[02/28 14:46:22   388s] #-----------------------
[02/28 14:46:22   388s] #  Metal 1        27009
[02/28 14:46:22   388s] #  Metal 2        24628
[02/28 14:46:22   388s] #  Metal 3         7890
[02/28 14:46:22   388s] #  Metal 4         2707
[02/28 14:46:22   388s] #  Metal 5          376
[02/28 14:46:22   388s] #-----------------------
[02/28 14:46:22   388s] #                 62610 
[02/28 14:46:22   388s] #
[02/28 14:46:22   388s] #Total number of DRC violations = 6
[02/28 14:46:22   388s] #Total number of violations on LAYER MET1 = 1
[02/28 14:46:22   388s] #Total number of violations on LAYER MET2 = 5
[02/28 14:46:22   388s] #Total number of violations on LAYER MET3 = 0
[02/28 14:46:22   388s] #Total number of violations on LAYER MET4 = 0
[02/28 14:46:22   388s] #Total number of violations on LAYER MET5 = 0
[02/28 14:46:22   388s] #Total number of violations on LAYER METTP = 0
[02/28 14:46:22   388s] #
[02/28 14:46:22   388s] #start routing for process antenna violation fix ...
[02/28 14:46:29   394s] #
[02/28 14:46:29   394s] #    By Layer and Type :
[02/28 14:46:29   394s] #	         MetSpc   WreExt   Totals
[02/28 14:46:29   394s] #	MET1          1        0        1
[02/28 14:46:29   394s] #	MET2          3        2        5
[02/28 14:46:29   394s] #	Totals        4        2        6
[02/28 14:46:29   394s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 977.20 (MB), peak = 1108.94 (MB)
[02/28 14:46:29   394s] #
[02/28 14:46:29   394s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:46:29   394s] #Total wire length = 545706 um.
[02/28 14:46:29   394s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:46:29   394s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:46:29   394s] #Total wire length on LAYER MET2 = 111129 um.
[02/28 14:46:29   394s] #Total wire length on LAYER MET3 = 180607 um.
[02/28 14:46:29   394s] #Total wire length on LAYER MET4 = 122135 um.
[02/28 14:46:29   394s] #Total wire length on LAYER MET5 = 92589 um.
[02/28 14:46:29   394s] #Total wire length on LAYER METTP = 23540 um.
[02/28 14:46:29   394s] #Total number of vias = 63454
[02/28 14:46:29   394s] #Up-Via Summary (total 63454):
[02/28 14:46:29   394s] #           
[02/28 14:46:29   394s] #-----------------------
[02/28 14:46:29   394s] #  Metal 1        27009
[02/28 14:46:29   394s] #  Metal 2        24634
[02/28 14:46:29   394s] #  Metal 3         8112
[02/28 14:46:29   394s] #  Metal 4         2967
[02/28 14:46:29   394s] #  Metal 5          732
[02/28 14:46:29   394s] #-----------------------
[02/28 14:46:29   394s] #                 63454 
[02/28 14:46:29   394s] #
[02/28 14:46:29   394s] #Total number of DRC violations = 6
[02/28 14:46:29   394s] #Total number of net violated process antenna rule = 30
[02/28 14:46:29   394s] #Total number of violations on LAYER MET1 = 1
[02/28 14:46:29   394s] #Total number of violations on LAYER MET2 = 5
[02/28 14:46:29   394s] #Total number of violations on LAYER MET3 = 0
[02/28 14:46:29   394s] #Total number of violations on LAYER MET4 = 0
[02/28 14:46:29   394s] #Total number of violations on LAYER MET5 = 0
[02/28 14:46:29   394s] #Total number of violations on LAYER METTP = 0
[02/28 14:46:29   394s] #
[02/28 14:46:29   394s] #
[02/28 14:46:29   394s] #start delete and reroute for process antenna violation fix ...
[02/28 14:46:58   423s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 981.84 (MB), peak = 1108.94 (MB)
[02/28 14:46:58   423s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:46:58   423s] #Total wire length = 545902 um.
[02/28 14:46:58   423s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:46:58   423s] #Total wire length on LAYER MET1 = 15705 um.
[02/28 14:46:58   423s] #Total wire length on LAYER MET2 = 111205 um.
[02/28 14:46:58   423s] #Total wire length on LAYER MET3 = 180727 um.
[02/28 14:46:58   423s] #Total wire length on LAYER MET4 = 127120 um.
[02/28 14:46:58   423s] #Total wire length on LAYER MET5 = 92597 um.
[02/28 14:46:58   423s] #Total wire length on LAYER METTP = 18548 um.
[02/28 14:46:58   423s] #Total number of vias = 63678
[02/28 14:46:58   423s] #Up-Via Summary (total 63678):
[02/28 14:46:58   423s] #           
[02/28 14:46:58   423s] #-----------------------
[02/28 14:46:58   423s] #  Metal 1        27011
[02/28 14:46:58   423s] #  Metal 2        24639
[02/28 14:46:58   423s] #  Metal 3         8146
[02/28 14:46:58   423s] #  Metal 4         3154
[02/28 14:46:58   423s] #  Metal 5          728
[02/28 14:46:58   423s] #-----------------------
[02/28 14:46:58   423s] #                 63678 
[02/28 14:46:58   423s] #
[02/28 14:46:58   423s] #Total number of DRC violations = 6
[02/28 14:46:58   423s] #Total number of net violated process antenna rule = 1
[02/28 14:46:58   423s] #Total number of violations on LAYER MET1 = 1
[02/28 14:46:58   423s] #Total number of violations on LAYER MET2 = 5
[02/28 14:46:58   423s] #Total number of violations on LAYER MET3 = 0
[02/28 14:46:58   423s] #Total number of violations on LAYER MET4 = 0
[02/28 14:46:58   423s] #Total number of violations on LAYER MET5 = 0
[02/28 14:46:58   423s] #Total number of violations on LAYER METTP = 0
[02/28 14:46:58   423s] #
[02/28 14:46:58   424s] #
[02/28 14:46:58   424s] #detailRoute statistics:
[02/28 14:46:58   424s] #Cpu time = 00:02:22
[02/28 14:46:58   424s] #Elapsed time = 00:02:22
[02/28 14:46:58   424s] #Increased memory = 1.27 (MB)
[02/28 14:46:58   424s] #Total memory = 971.83 (MB)
[02/28 14:46:58   424s] #Peak memory = 1108.94 (MB)
[02/28 14:46:58   424s] #Number of warnings = 0
[02/28 14:46:58   424s] #Total number of warnings = 104
[02/28 14:46:58   424s] #Number of fails = 0
[02/28 14:46:58   424s] #Total number of fails = 0
[02/28 14:46:58   424s] #Complete detailRoute on Tue Feb 28 14:46:58 2023
[02/28 14:46:58   424s] #
[02/28 14:46:58   424s] 
[02/28 14:46:58   424s] globalDetailRoute
[02/28 14:46:58   424s] 
[02/28 14:46:58   424s] #Start globalDetailRoute on Tue Feb 28 14:46:58 2023
[02/28 14:46:58   424s] #
[02/28 14:47:00   425s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/28 14:47:00   425s] #Start routing data preparation.
[02/28 14:47:00   425s] #Minimum voltage of a net in the design = 0.000.
[02/28 14:47:00   425s] #Maximum voltage of a net in the design = 1.800.
[02/28 14:47:00   425s] #Voltage range [0.000 - 0.000] has 6 nets.
[02/28 14:47:00   425s] #Voltage range [0.000 - 1.800] has 7578 nets.
[02/28 14:47:00   425s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/28 14:47:00   425s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:47:00   425s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:47:00   425s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/28 14:47:00   425s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/28 14:47:00   425s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/28 14:47:00   425s] #Regenerating Ggrids automatically.
[02/28 14:47:00   425s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/28 14:47:00   425s] #Using automatically generated G-grids.
[02/28 14:47:00   425s] #Done routing data preparation.
[02/28 14:47:00   425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.95 (MB), peak = 1108.94 (MB)
[02/28 14:47:00   425s] #Merging special wires...
[02/28 14:47:00   425s] #WARNING (NRGR-22) Design is already detail routed.
[02/28 14:47:00   425s] #Cpu time = 00:00:00
[02/28 14:47:00   425s] #Elapsed time = 00:00:00
[02/28 14:47:00   425s] #Increased memory = 0.00 (MB)
[02/28 14:47:00   425s] #Total memory = 975.95 (MB)
[02/28 14:47:00   425s] #Peak memory = 1108.94 (MB)
[02/28 14:47:00   426s] #
[02/28 14:47:00   426s] #Start Detail Routing..
[02/28 14:47:00   426s] #start 1st optimization iteration ...
[02/28 14:47:01   426s] #    number of violations = 6
[02/28 14:47:01   426s] #
[02/28 14:47:01   426s] #    By Layer and Type :
[02/28 14:47:01   426s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:01   426s] #	MET1          1        0        0        1
[02/28 14:47:01   426s] #	MET2          2        1        2        5
[02/28 14:47:01   426s] #	Totals        3        1        2        6
[02/28 14:47:01   426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.79 (MB), peak = 1108.94 (MB)
[02/28 14:47:01   426s] #start 2nd optimization iteration ...
[02/28 14:47:01   426s] #    number of violations = 6
[02/28 14:47:01   426s] #
[02/28 14:47:01   426s] #    By Layer and Type :
[02/28 14:47:01   426s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:01   426s] #	MET1          1        0        0        1
[02/28 14:47:01   426s] #	MET2          2        1        2        5
[02/28 14:47:01   426s] #	Totals        3        1        2        6
[02/28 14:47:01   426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.19 (MB), peak = 1108.94 (MB)
[02/28 14:47:01   426s] #start 3rd optimization iteration ...
[02/28 14:47:01   426s] #    number of violations = 6
[02/28 14:47:01   426s] #
[02/28 14:47:01   426s] #    By Layer and Type :
[02/28 14:47:01   426s] #	         MetSpc   WreExt   Totals
[02/28 14:47:01   426s] #	MET1          1        0        1
[02/28 14:47:01   426s] #	MET2          3        2        5
[02/28 14:47:01   426s] #	Totals        4        2        6
[02/28 14:47:01   426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.51 (MB), peak = 1108.94 (MB)
[02/28 14:47:01   426s] #start 4th optimization iteration ...
[02/28 14:47:01   427s] #    number of violations = 6
[02/28 14:47:01   427s] #
[02/28 14:47:01   427s] #    By Layer and Type :
[02/28 14:47:01   427s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:01   427s] #	MET1          1        0        0        1
[02/28 14:47:01   427s] #	MET2          2        1        2        5
[02/28 14:47:01   427s] #	Totals        3        1        2        6
[02/28 14:47:01   427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.54 (MB), peak = 1108.94 (MB)
[02/28 14:47:01   427s] #start 5th optimization iteration ...
[02/28 14:47:01   427s] #    number of violations = 8
[02/28 14:47:01   427s] #
[02/28 14:47:01   427s] #    By Layer and Type :
[02/28 14:47:01   427s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:01   427s] #	MET1          1        0        0        1
[02/28 14:47:01   427s] #	MET2          3        0        3        6
[02/28 14:47:01   427s] #	MET3          0        1        0        1
[02/28 14:47:01   427s] #	Totals        4        1        3        8
[02/28 14:47:01   427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.80 (MB), peak = 1108.94 (MB)
[02/28 14:47:01   427s] #start 6th optimization iteration ...
[02/28 14:47:02   427s] #    number of violations = 7
[02/28 14:47:02   427s] #
[02/28 14:47:02   427s] #    By Layer and Type :
[02/28 14:47:02   427s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:02   427s] #	MET1          1        0        0        1
[02/28 14:47:02   427s] #	MET2          2        1        3        6
[02/28 14:47:02   427s] #	Totals        3        1        3        7
[02/28 14:47:02   427s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.96 (MB), peak = 1108.94 (MB)
[02/28 14:47:02   427s] #start 7th optimization iteration ...
[02/28 14:47:03   428s] #    number of violations = 6
[02/28 14:47:03   428s] #
[02/28 14:47:03   428s] #    By Layer and Type :
[02/28 14:47:03   428s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:03   428s] #	MET1          1        0        0        1
[02/28 14:47:03   428s] #	MET2          2        1        2        5
[02/28 14:47:03   428s] #	Totals        3        1        2        6
[02/28 14:47:03   428s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.97 (MB), peak = 1108.94 (MB)
[02/28 14:47:03   428s] #start 8th optimization iteration ...
[02/28 14:47:03   429s] #    number of violations = 7
[02/28 14:47:03   429s] #
[02/28 14:47:03   429s] #    By Layer and Type :
[02/28 14:47:03   429s] #	         MetSpc   WreExt   Totals
[02/28 14:47:03   429s] #	MET1          1        0        1
[02/28 14:47:03   429s] #	MET2          3        3        6
[02/28 14:47:03   429s] #	Totals        4        3        7
[02/28 14:47:03   429s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.61 (MB), peak = 1108.94 (MB)
[02/28 14:47:03   429s] #start 9th optimization iteration ...
[02/28 14:47:04   429s] #    number of violations = 6
[02/28 14:47:04   429s] #
[02/28 14:47:04   429s] #    By Layer and Type :
[02/28 14:47:04   429s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:04   429s] #	MET1          1        0        0        1
[02/28 14:47:04   429s] #	MET2          2        1        2        5
[02/28 14:47:04   429s] #	Totals        3        1        2        6
[02/28 14:47:04   429s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.86 (MB), peak = 1108.94 (MB)
[02/28 14:47:04   429s] #start 10th optimization iteration ...
[02/28 14:47:04   430s] #    number of violations = 7
[02/28 14:47:04   430s] #
[02/28 14:47:04   430s] #    By Layer and Type :
[02/28 14:47:04   430s] #	         MetSpc   WreExt   Totals
[02/28 14:47:04   430s] #	MET1          1        0        1
[02/28 14:47:04   430s] #	MET2          3        3        6
[02/28 14:47:04   430s] #	Totals        4        3        7
[02/28 14:47:04   430s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.30 (MB), peak = 1108.94 (MB)
[02/28 14:47:04   430s] #start 11th optimization iteration ...
[02/28 14:47:06   431s] #    number of violations = 6
[02/28 14:47:06   431s] #
[02/28 14:47:06   431s] #    By Layer and Type :
[02/28 14:47:06   431s] #	         MetSpc   WreExt   Totals
[02/28 14:47:06   431s] #	MET1          1        0        1
[02/28 14:47:06   431s] #	MET2          3        2        5
[02/28 14:47:06   431s] #	Totals        4        2        6
[02/28 14:47:06   431s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1022.10 (MB), peak = 1108.94 (MB)
[02/28 14:47:06   431s] #start 12th optimization iteration ...
[02/28 14:47:07   432s] #    number of violations = 7
[02/28 14:47:07   432s] #
[02/28 14:47:07   432s] #    By Layer and Type :
[02/28 14:47:07   432s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:07   432s] #	MET1          1        0        0        1
[02/28 14:47:07   432s] #	MET2          2        1        3        6
[02/28 14:47:07   432s] #	Totals        3        1        3        7
[02/28 14:47:07   432s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1023.61 (MB), peak = 1108.94 (MB)
[02/28 14:47:07   432s] #Complete Detail Routing.
[02/28 14:47:07   432s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:47:07   432s] #Total wire length = 545874 um.
[02/28 14:47:07   432s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:47:07   432s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:47:07   432s] #Total wire length on LAYER MET2 = 111173 um.
[02/28 14:47:07   432s] #Total wire length on LAYER MET3 = 180721 um.
[02/28 14:47:07   432s] #Total wire length on LAYER MET4 = 127131 um.
[02/28 14:47:07   432s] #Total wire length on LAYER MET5 = 92592 um.
[02/28 14:47:07   432s] #Total wire length on LAYER METTP = 18550 um.
[02/28 14:47:07   432s] #Total number of vias = 63672
[02/28 14:47:07   432s] #Up-Via Summary (total 63672):
[02/28 14:47:07   432s] #           
[02/28 14:47:07   432s] #-----------------------
[02/28 14:47:07   432s] #  Metal 1        27011
[02/28 14:47:07   432s] #  Metal 2        24638
[02/28 14:47:07   432s] #  Metal 3         8144
[02/28 14:47:07   432s] #  Metal 4         3151
[02/28 14:47:07   432s] #  Metal 5          728
[02/28 14:47:07   432s] #-----------------------
[02/28 14:47:07   432s] #                 63672 
[02/28 14:47:07   432s] #
[02/28 14:47:07   432s] #Total number of DRC violations = 7
[02/28 14:47:07   432s] #Total number of violations on LAYER MET1 = 1
[02/28 14:47:07   432s] #Total number of violations on LAYER MET2 = 6
[02/28 14:47:07   432s] #Total number of violations on LAYER MET3 = 0
[02/28 14:47:07   432s] #Total number of violations on LAYER MET4 = 0
[02/28 14:47:07   432s] #Total number of violations on LAYER MET5 = 0
[02/28 14:47:07   432s] #Total number of violations on LAYER METTP = 0
[02/28 14:47:07   432s] #Cpu time = 00:00:07
[02/28 14:47:07   432s] #Elapsed time = 00:00:07
[02/28 14:47:07   432s] #Increased memory = 5.80 (MB)
[02/28 14:47:07   432s] #Total memory = 981.75 (MB)
[02/28 14:47:07   432s] #Peak memory = 1108.94 (MB)
[02/28 14:47:07   432s] #
[02/28 14:47:07   432s] #Start Post Routing Optimization.
[02/28 14:47:07   432s] #start 1st post routing optimization iteration ...
[02/28 14:47:07   433s] #    number of DRC violations = 7
[02/28 14:47:07   433s] #
[02/28 14:47:07   433s] #    By Layer and Type :
[02/28 14:47:07   433s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:07   433s] #	MET1          1        0        0        1
[02/28 14:47:07   433s] #	MET2          2        1        3        6
[02/28 14:47:07   433s] #	Totals        3        1        3        7
[02/28 14:47:07   433s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 979.82 (MB), peak = 1108.94 (MB)
[02/28 14:47:07   433s] #Complete Post Routing Optimization.
[02/28 14:47:07   433s] #Cpu time = 00:00:01
[02/28 14:47:07   433s] #Elapsed time = 00:00:01
[02/28 14:47:07   433s] #Increased memory = -1.93 (MB)
[02/28 14:47:07   433s] #Total memory = 979.82 (MB)
[02/28 14:47:07   433s] #Peak memory = 1108.94 (MB)
[02/28 14:47:07   433s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:47:07   433s] #Total wire length = 545874 um.
[02/28 14:47:07   433s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:47:07   433s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:47:07   433s] #Total wire length on LAYER MET2 = 111173 um.
[02/28 14:47:07   433s] #Total wire length on LAYER MET3 = 180721 um.
[02/28 14:47:07   433s] #Total wire length on LAYER MET4 = 127131 um.
[02/28 14:47:07   433s] #Total wire length on LAYER MET5 = 92592 um.
[02/28 14:47:07   433s] #Total wire length on LAYER METTP = 18550 um.
[02/28 14:47:07   433s] #Total number of vias = 63672
[02/28 14:47:07   433s] #Up-Via Summary (total 63672):
[02/28 14:47:07   433s] #           
[02/28 14:47:07   433s] #-----------------------
[02/28 14:47:07   433s] #  Metal 1        27011
[02/28 14:47:07   433s] #  Metal 2        24638
[02/28 14:47:07   433s] #  Metal 3         8144
[02/28 14:47:07   433s] #  Metal 4         3151
[02/28 14:47:07   433s] #  Metal 5          728
[02/28 14:47:07   433s] #-----------------------
[02/28 14:47:07   433s] #                 63672 
[02/28 14:47:07   433s] #
[02/28 14:47:07   433s] #Total number of DRC violations = 7
[02/28 14:47:07   433s] #Total number of violations on LAYER MET1 = 1
[02/28 14:47:07   433s] #Total number of violations on LAYER MET2 = 6
[02/28 14:47:07   433s] #Total number of violations on LAYER MET3 = 0
[02/28 14:47:07   433s] #Total number of violations on LAYER MET4 = 0
[02/28 14:47:07   433s] #Total number of violations on LAYER MET5 = 0
[02/28 14:47:07   433s] #Total number of violations on LAYER METTP = 0
[02/28 14:47:07   433s] #
[02/28 14:47:07   433s] #start routing for process antenna violation fix ...
[02/28 14:47:08   433s] #
[02/28 14:47:08   433s] #    By Layer and Type :
[02/28 14:47:08   433s] #	         MetSpc    Short   WreExt   Totals
[02/28 14:47:08   433s] #	MET1          1        0        0        1
[02/28 14:47:08   433s] #	MET2          2        1        3        6
[02/28 14:47:08   433s] #	Totals        3        1        3        7
[02/28 14:47:08   433s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.98 (MB), peak = 1108.94 (MB)
[02/28 14:47:08   433s] #
[02/28 14:47:08   433s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:47:08   433s] #Total wire length = 545875 um.
[02/28 14:47:08   433s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:47:08   433s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:47:08   433s] #Total wire length on LAYER MET2 = 111173 um.
[02/28 14:47:08   433s] #Total wire length on LAYER MET3 = 180721 um.
[02/28 14:47:08   433s] #Total wire length on LAYER MET4 = 127132 um.
[02/28 14:47:08   433s] #Total wire length on LAYER MET5 = 92592 um.
[02/28 14:47:08   433s] #Total wire length on LAYER METTP = 18550 um.
[02/28 14:47:08   433s] #Total number of vias = 63676
[02/28 14:47:08   433s] #Up-Via Summary (total 63676):
[02/28 14:47:08   433s] #           
[02/28 14:47:08   433s] #-----------------------
[02/28 14:47:08   433s] #  Metal 1        27011
[02/28 14:47:08   433s] #  Metal 2        24638
[02/28 14:47:08   433s] #  Metal 3         8148
[02/28 14:47:08   433s] #  Metal 4         3151
[02/28 14:47:08   433s] #  Metal 5          728
[02/28 14:47:08   433s] #-----------------------
[02/28 14:47:08   433s] #                 63676 
[02/28 14:47:08   433s] #
[02/28 14:47:08   433s] #Total number of DRC violations = 7
[02/28 14:47:08   433s] #Total number of net violated process antenna rule = 1
[02/28 14:47:08   433s] #Total number of violations on LAYER MET1 = 1
[02/28 14:47:08   433s] #Total number of violations on LAYER MET2 = 6
[02/28 14:47:08   433s] #Total number of violations on LAYER MET3 = 0
[02/28 14:47:08   433s] #Total number of violations on LAYER MET4 = 0
[02/28 14:47:08   433s] #Total number of violations on LAYER MET5 = 0
[02/28 14:47:08   433s] #Total number of violations on LAYER METTP = 0
[02/28 14:47:08   433s] #
[02/28 14:47:08   433s] #
[02/28 14:47:08   433s] #start delete and reroute for process antenna violation fix ...
[02/28 14:47:09   435s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 976.09 (MB), peak = 1108.94 (MB)
[02/28 14:47:09   435s] #Total number of nets with non-default rule or having extra spacing = 89
[02/28 14:47:09   435s] #Total wire length = 545875 um.
[02/28 14:47:09   435s] #Total half perimeter of net bounding box = 467712 um.
[02/28 14:47:09   435s] #Total wire length on LAYER MET1 = 15706 um.
[02/28 14:47:09   435s] #Total wire length on LAYER MET2 = 111173 um.
[02/28 14:47:09   435s] #Total wire length on LAYER MET3 = 180721 um.
[02/28 14:47:09   435s] #Total wire length on LAYER MET4 = 127132 um.
[02/28 14:47:09   435s] #Total wire length on LAYER MET5 = 92592 um.
[02/28 14:47:09   435s] #Total wire length on LAYER METTP = 18550 um.
[02/28 14:47:09   435s] #Total number of vias = 63676
[02/28 14:47:09   435s] #Up-Via Summary (total 63676):
[02/28 14:47:09   435s] #           
[02/28 14:47:09   435s] #-----------------------
[02/28 14:47:09   435s] #  Metal 1        27011
[02/28 14:47:09   435s] #  Metal 2        24638
[02/28 14:47:09   435s] #  Metal 3         8148
[02/28 14:47:09   435s] #  Metal 4         3151
[02/28 14:47:09   435s] #  Metal 5          728
[02/28 14:47:09   435s] #-----------------------
[02/28 14:47:09   435s] #                 63676 
[02/28 14:47:09   435s] #
[02/28 14:47:09   435s] #Total number of DRC violations = 7
[02/28 14:47:09   435s] #Total number of net violated process antenna rule = 1
[02/28 14:47:09   435s] #Total number of violations on LAYER MET1 = 1
[02/28 14:47:09   435s] #Total number of violations on LAYER MET2 = 6
[02/28 14:47:09   435s] #Total number of violations on LAYER MET3 = 0
[02/28 14:47:09   435s] #Total number of violations on LAYER MET4 = 0
[02/28 14:47:09   435s] #Total number of violations on LAYER MET5 = 0
[02/28 14:47:09   435s] #Total number of violations on LAYER METTP = 0
[02/28 14:47:09   435s] #
[02/28 14:47:09   435s] #detailRoute Statistics:
[02/28 14:47:09   435s] #Cpu time = 00:00:09
[02/28 14:47:09   435s] #Elapsed time = 00:00:09
[02/28 14:47:09   435s] #Increased memory = -1.21 (MB)
[02/28 14:47:09   435s] #Total memory = 974.73 (MB)
[02/28 14:47:09   435s] #Peak memory = 1108.94 (MB)
[02/28 14:47:09   435s] #
[02/28 14:47:09   435s] #globalDetailRoute statistics:
[02/28 14:47:09   435s] #Cpu time = 00:00:11
[02/28 14:47:09   435s] #Elapsed time = 00:00:11
[02/28 14:47:09   435s] #Increased memory = -1.07 (MB)
[02/28 14:47:09   435s] #Total memory = 970.76 (MB)
[02/28 14:47:09   435s] #Peak memory = 1108.94 (MB)
[02/28 14:47:09   435s] #Number of warnings = 1
[02/28 14:47:09   435s] #Total number of warnings = 105
[02/28 14:47:09   435s] #Number of fails = 0
[02/28 14:47:09   435s] #Total number of fails = 0
[02/28 14:47:09   435s] #Complete globalDetailRoute on Tue Feb 28 14:47:09 2023
[02/28 14:47:09   435s] #
[02/28 14:47:09   435s] #spOpts: no_cmu 
[02/28 14:47:10   435s] Core basic site is core
[02/28 14:47:10   435s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:47:10   435s] Begin checking placement ... (start mem=1287.1M, init mem=1287.1M)
[02/28 14:47:10   435s] *info: Recommended don't use cell = 0           
[02/28 14:47:10   435s] *info: Placed = 10024          (Fixed = 3196)
[02/28 14:47:10   435s] *info: Unplaced = 0           
[02/28 14:47:10   435s] Placement Density:59.72%(170592/285633)
[02/28 14:47:10   435s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1287.1M)
[02/28 14:47:10   435s] ############################################################################
[02/28 14:47:10   435s] # Innovus Netlist Design Rule Check
[02/28 14:47:10   435s] # Tue Feb 28 14:47:10 2023
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] ############################################################################
[02/28 14:47:10   435s] Design: riscv_steel_core
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] ------ Design Summary:
[02/28 14:47:10   435s] Total Standard Cell Number   (cells) : 10024
[02/28 14:47:10   435s] Total Block Cell Number      (cells) : 0
[02/28 14:47:10   435s] Total I/O Pad Cell Number    (cells) : 0
[02/28 14:47:10   435s] Total Standard Cell Area     ( um^2) : 180147.54
[02/28 14:47:10   435s] Total Block Cell Area        ( um^2) : 0.00
[02/28 14:47:10   435s] Total I/O Pad Cell Area      ( um^2) : 0.00
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] ------ Design Statistics:
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Number of Instances            : 10024
[02/28 14:47:10   435s] Number of Nets                 : 7584
[02/28 14:47:10   435s] Average number of Pins per Net : 3.56
[02/28 14:47:10   435s] Maximum number of Pins in Net  : 101
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] ------ I/O Port summary
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Number of Primary I/O Ports    : 266
[02/28 14:47:10   435s] Number of Input Ports          : 165
[02/28 14:47:10   435s] Number of Output Ports         : 101
[02/28 14:47:10   435s] Number of Bidirectional Ports  : 0
[02/28 14:47:10   435s] Number of Power/Ground Ports   : 0
[02/28 14:47:10   435s] Number of Floating Ports                     *: 2
[02/28 14:47:10   435s] Number of Ports Connected to Multiple Pads   *: 0
[02/28 14:47:10   435s] Number of Ports Connected to Core Instances   : 264
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] ------ Design Rule Checking:
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Number of Output Pins connect to Power/Ground *: 0
[02/28 14:47:10   435s] Number of Insts with Input Pins tied together ?: 5
[02/28 14:47:10   435s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'g4836' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'instruction_csr_address_stage3_reg[8]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'instruction_csr_address_stage3_reg[6]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'instruction_csr_address_stage3_reg[4]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST9/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST8/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST7/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST6/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST5/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST4/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST3/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST2/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST1/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST40/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST39/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST38/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST37/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST36/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST35/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST34/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[02/28 14:47:10   435s] **WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
[02/28 14:47:10   435s] To increase the message display limit, refer to the product command reference manual.
[02/28 14:47:10   435s] Number of Input/InOut Floating Pins            : 44
[02/28 14:47:10   435s] Number of Output Floating Pins                 : 0
[02/28 14:47:10   435s] Number of Output Term Marked TieHi/Lo         *: 0
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Number of nets with tri-state drivers          : 0
[02/28 14:47:10   435s] Number of nets with parallel drivers           : 0
[02/28 14:47:10   435s] Number of nets with multiple drivers           : 0
[02/28 14:47:10   435s] Number of nets with no driver (No FanIn)       : 0
[02/28 14:47:10   435s] Number of Output Floating nets (No FanOut)     : 179
[02/28 14:47:10   435s] Number of High Fanout nets (>50)               : 18
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/28 14:47:10   435s] **WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
[02/28 14:47:10   435s] To increase the message display limit, refer to the product command reference manual.
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] # Number of cells of input netlist marked dont_use = 3108.
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking routing tracks.....
[02/28 14:47:10   435s] Checking other grids.....
[02/28 14:47:10   435s] Checking FINFET Grid is on Manufacture Grid.....
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking core/die box is on Grid.....
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking snap rule ......
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking Row is on grid......
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking AreaIO row.....
[02/28 14:47:10   435s] Checking routing blockage.....
[02/28 14:47:10   435s] Checking components.....
[02/28 14:47:10   435s] Checking IO Pins.....
[02/28 14:47:10   435s] Floating/Unconnected IO Pins = 2 
[02/28 14:47:10   435s] Checking constraints (guide/region/fence).....
[02/28 14:47:10   435s] Checking groups.....
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking Ptn Pins .....
[02/28 14:47:10   435s] Checking Ptn Core Box.....
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] Checking Preroutes.....
[02/28 14:47:10   435s] No. of regular pre-routes not on tracks : 0 
[02/28 14:47:10   435s]  Design check done.
[02/28 14:47:10   435s] Report saved in file checkDesign/riscv_steel_core.main.htm.ascii.
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] *** Summary of all messages that are not suppressed in this session:
[02/28 14:47:10   435s] Severity  ID               Count  Summary                                  
[02/28 14:47:10   435s] WARNING   IMPDB-2139        3108  Input netlist has a cell %s which is mar...
[02/28 14:47:10   435s] WARNING   IMPDB-2136          44  %s term '%s' of %s instance '%s' does no...
[02/28 14:47:10   435s] *** Message Summary: 3152 warning(s), 0 error(s)
[02/28 14:47:10   435s] 
[02/28 14:47:10   435s] ###############################################################
[02/28 14:47:10   435s] #  Generated by:      Cadence Innovus 15.20-p005_1
[02/28 14:47:10   435s] #  OS:                Linux x86_64(Host ID pgmicro01)
[02/28 14:47:10   435s] #  Generated on:      Tue Feb 28 14:47:10 2023
[02/28 14:47:10   435s] #  Design:            riscv_steel_core
[02/28 14:47:10   435s] #  Command:           report_timing
[02/28 14:47:10   435s] ###############################################################
[02/28 14:47:10   435s] #################################################################################
[02/28 14:47:10   435s] # Design Stage: PostRoute
[02/28 14:47:10   435s] # Design Name: riscv_steel_core
[02/28 14:47:10   435s] # Design Mode: 90nm
[02/28 14:47:10   435s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:47:10   435s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:47:10   435s] # Signoff Settings: SI Off 
[02/28 14:47:10   435s] #################################################################################
[02/28 14:47:10   435s] Extraction called for design 'riscv_steel_core' of instances=10024 and nets=7584 using extraction engine 'preRoute' .
[02/28 14:47:10   435s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:47:10   435s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:47:10   435s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:47:10   435s] RC Extraction called in multi-corner(1) mode.
[02/28 14:47:10   435s] RCMode: PreRoute
[02/28 14:47:10   435s]       RC Corner Indexes            0   
[02/28 14:47:10   435s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:47:10   435s] Resistance Scaling Factor    : 1.00000 
[02/28 14:47:10   435s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:47:10   435s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:47:10   435s] Shrink Factor                : 1.00000
[02/28 14:47:10   435s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:47:10   435s] Using capacitance table file ...
[02/28 14:47:10   435s] Updating RC grid for preRoute extraction ...
[02/28 14:47:10   435s] Initializing multi-corner capacitance tables ... 
[02/28 14:47:10   435s] Initializing multi-corner resistance tables ...
[02/28 14:47:10   435s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1287.113M)
[02/28 14:47:10   436s] Calculate delays in Single mode...
[02/28 14:47:10   436s] Topological Sorting (CPU = 0:00:00.0, MEM = 1300.7M, InitMEM = 1300.7M)
[02/28 14:47:13   438s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/28 14:47:13   438s] End delay calculation. (MEM=1359.92 CPU=0:00:02.4 REAL=0:00:03.0)
[02/28 14:47:13   438s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1359.9M) ***
[02/28 14:47:13   438s] Path 1: VIOLATED (-0.045 ns) Setup Check with Pin program_counter_reg[5]/C->D 
[02/28 14:47:13   438s]              View:default_emulate_view
[02/28 14:47:13   438s]             Group:clock
[02/28 14:47:13   438s]        Startpoint:(R) csr_file_instance_current_state_reg[3]/C
[02/28 14:47:13   438s]             Clock:(R) clock
[02/28 14:47:13   438s]          Endpoint:(F) program_counter_reg[5]/D
[02/28 14:47:13   438s]             Clock:(R) clock
[02/28 14:47:13   438s]  
[02/28 14:47:13   438s]                            Capture             Launch
[02/28 14:47:13   438s]        Clock Edge:+         10.000              0.000
[02/28 14:47:13   438s]       Src Latency:+         -0.350             -0.350
[02/28 14:47:13   438s]       Net Latency:+          0.288 (P)          0.322 (P)
[02/28 14:47:13   438s]           Arrival:=          9.938             -0.028
[02/28 14:47:13   438s]  
[02/28 14:47:13   438s]             Setup:-          0.384
[02/28 14:47:13   438s]     Required Time:=          9.554
[02/28 14:47:13   438s]      Launch Clock:-         -0.028
[02/28 14:47:13   438s]         Data Path:-          9.628
[02/28 14:47:13   438s]             Slack:=         -0.045
[02/28 14:47:13   438s] 
[02/28 14:47:13   438s] #--------------------------------------------------------------------------------------------------------
[02/28 14:47:13   438s] # Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/28 14:47:13   438s] #                                                                                   (ns)    (ns)     (ns)  
[02/28 14:47:13   438s] #--------------------------------------------------------------------------------------------------------
[02/28 14:47:13   438s]   csr_file_instance_current_state_reg[3]/C  -      C      R     (arrival)       3  0.178       -   -0.028  
[02/28 14:47:13   438s]   csr_file_instance_current_state_reg[3]/Q  -      C->Q   F     DFRQX1          6      -   0.350    0.322  
[02/28 14:47:13   438s]   csr_file_instance_g4045/Q                 -      A->Q   R     NO2X1           1  0.179   0.117    0.438  
[02/28 14:47:13   438s]   g32692/Q                                  -      B->Q   F     NA3I1X2        12  0.149   0.232    0.670  
[02/28 14:47:13   438s]   FE_DBTC1_n_1035/Q                         -      A->Q   R     INX6           31  0.360   0.208    0.879  
[02/28 14:47:13   438s]   g2961/Q                                   -      A->Q   R     AND2X1          8  0.247   0.399    1.278  
[02/28 14:47:13   438s]   integer_file_instance_g32382/Q            -      A->Q   F     INX1            4  0.593   0.138    1.415  
[02/28 14:47:13   438s]   integer_file_instance_g31860/Q            -      A->Q   R     NO2X1           8  0.191   0.405    1.821  
[02/28 14:47:13   438s]   integer_file_instance_g32412/Q            -      BN->Q  R     NO3I2X2        28  0.669   0.938    2.758  
[02/28 14:47:13   438s]   integer_file_instance_g31278/Q            -      A->Q   F     INX1            5  1.534   0.361    3.119  
[02/28 14:47:13   438s]   integer_file_instance_g31035/Q            -      C->Q   R     ON22X0          1  0.514   0.384    3.504  
[02/28 14:47:13   438s]   integer_file_instance_g30639/Q            -      E->Q   F     AN221X1         1  0.474   0.087    3.591  
[02/28 14:47:13   438s]   integer_file_instance_g30071/Q            -      B->Q   R     NA6X1           1  0.435   0.411    4.002  
[02/28 14:47:13   438s]   integer_file_instance_g29919/Q            -      D->Q   R     AO211X0         7  0.258   1.322    5.324  
[02/28 14:47:13   438s]   branch_decision_instance_g2033/Q          -      B->Q   R     EN2X0           1  2.261   0.725    6.048  
[02/28 14:47:13   438s]   branch_decision_instance_g2004/Q          -      B->Q   R     AND6X1          1  0.508   0.256    6.305  
[02/28 14:47:13   438s]   branch_decision_instance_g2002/Q          -      C->Q   R     AND6X1          1  0.188   0.179    6.483  
[02/28 14:47:13   438s]   branch_decision_instance_g2001/Q          -      D->Q   R     AND6X1          1  0.102   0.206    6.690  
[02/28 14:47:13   438s]   branch_decision_instance_g2000/Q          -      A->Q   F     NA6X1           1  0.152   0.245    6.935  
[02/28 14:47:13   438s]   branch_decision_instance_g1999/Q          -      C->Q   R     ON32X1          1  0.073   0.184    7.119  
[02/28 14:47:13   438s]   branch_decision_instance_g1998/Q          -      A->Q   F     EN2X1           1  0.351   0.223    7.342  
[02/28 14:47:13   438s]   branch_decision_instance_g1997/Q          -      C->Q   R     ON321X1         1  0.138   0.215    7.557  
[02/28 14:47:13   438s]   branch_decision_instance_g1996/Q          -      A->Q   R     AND3X1          4  0.379   0.294    7.852  
[02/28 14:47:13   438s]   g4838/Q                                   -      B->Q   F     NO2I1X1        31  0.293   0.431    8.283  
[02/28 14:47:13   438s]   g4689/Q                                   -      B->Q   F     AO221X1         1  0.637   0.367    8.650  
[02/28 14:47:13   438s]   FE_OFC138_instruction_address_5_/Q        -      A->Q   F     BUX1            2  0.098   0.950    9.600  
[02/28 14:47:13   438s]   program_counter_reg[5]/D                  -      D      F     DFRQX0          2  1.613   0.002    9.600  
[02/28 14:47:13   438s] #--------------------------------------------------------------------------------------------------------
[02/28 14:47:13   438s] 
[02/28 14:47:13   438s]  *** Starting Verify DRC (MEM: 1359.9) ***
[02/28 14:47:13   438s] 
[02/28 14:47:13   438s]   VERIFY DRC ...... Starting Verification
[02/28 14:47:13   438s]   VERIFY DRC ...... Initializing
[02/28 14:47:13   438s]   VERIFY DRC ...... Deleting Existing Violations
[02/28 14:47:13   438s]   VERIFY DRC ...... Creating Sub-Areas
[02/28 14:47:13   438s]   VERIFY DRC ...... Using new threading
[02/28 14:47:13   438s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/28 14:47:16   442s]   VERIFY DRC ...... Sub-Area : 1 complete 55 Viols.
[02/28 14:47:16   442s] 
[02/28 14:47:16   442s]   Verification Complete : 55 Viols.
[02/28 14:47:16   442s] 
[02/28 14:47:16   442s]  *** End Verify DRC (CPU: 0:00:03.4  ELAPSED TIME: 3.00  MEM: 192.0M) ***
[02/28 14:47:16   442s] 
[02/28 14:47:16   442s] [DEV]innovus 5> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[02/28 14:47:30   444s] Type 'man IMPSP-5217' for more detail.
[02/28 14:47:30   444s] #spOpts: no_cmu 
[02/28 14:47:30   444s] Core basic site is core
[02/28 14:47:30   444s]   Signal wire search tree: 134919 elements. (cpu=0:00:00.1, mem=0.0M)
[02/28 14:47:30   444s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[02/28 14:47:30   445s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[02/28 14:47:31   445s] *INFO: Adding fillers to top-module.
[02/28 14:47:31   445s] *INFO:   Added 105 filler insts (cell FEED25 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 173 filler insts (cell FEED15 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 774 filler insts (cell FEED10 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 756 filler insts (cell FEED7 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 1208 filler insts (cell FEED5 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 2227 filler insts (cell FEED3 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 1406 filler insts (cell FEED2 / prefix FILLER).
[02/28 14:47:31   445s] *INFO:   Added 3634 filler insts (cell FEED1 / prefix FILLER).
[02/28 14:47:31   445s] *INFO: Total 10283 filler insts added - prefix FILLER (CPU: 0:00:00.9).
[02/28 14:47:31   445s] For 10283 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/28 14:47:31   445s] Start to collect the design information.
[02/28 14:47:31   445s] Build netlist information for Cell riscv_steel_core.
[02/28 14:47:31   445s] Finished collecting the design information.
[02/28 14:47:31   445s] Generating standard cells used in the design report.
[02/28 14:47:31   445s] Analyze library ... 
[02/28 14:47:31   445s] Analyze netlist ... 
[02/28 14:47:31   445s] Generate no-driven nets information report.
[02/28 14:47:31   445s] Analyze timing ... 
[02/28 14:47:31   445s] Analyze floorplan/placement ... 
[02/28 14:47:31   445s] Analysis Routing ...
[02/28 14:47:31   445s] Report saved in file summaryReport/riscv_steel_core.main.htm.ascii.
[02/28 14:47:31   445s] Switching SI Aware to true by default in postroute mode   
[02/28 14:47:31   445s] 
[02/28 14:47:31   445s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[02/28 14:47:31   445s] 
[02/28 14:47:31   445s]  *** Starting Verify Geometry (MEM: 1498.7) ***
[02/28 14:47:31   445s] 
[02/28 14:47:31   445s]   VERIFY GEOMETRY ...... Starting Verification
[02/28 14:47:31   445s]   VERIFY GEOMETRY ...... Initializing
[02/28 14:47:31   445s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/28 14:47:31   445s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/28 14:47:31   445s]                   ...... bin size: 4160
[02/28 14:47:31   445s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/28 14:47:31   445s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 8 Viols. 0 Wrngs.
[02/28 14:47:36   451s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 8 Viols. 0 Wrngs.
[02/28 14:47:36   451s] VG: elapsed time: 5.00
[02/28 14:47:36   451s] Begin Summary ...
[02/28 14:47:36   451s]   Cells       : 0
[02/28 14:47:36   451s]   SameNet     : 0
[02/28 14:47:36   451s]   Wiring      : 6
[02/28 14:47:36   451s]   Antenna     : 0
[02/28 14:47:36   451s]   Short       : 2
[02/28 14:47:36   451s]   Overlap     : 0
[02/28 14:47:36   451s] End Summary
[02/28 14:47:36   451s] 
[02/28 14:47:36   451s]   Verification Complete : 8 Viols.  0 Wrngs.
[02/28 14:47:36   451s] 
[02/28 14:47:36   451s] **********End: VERIFY GEOMETRY**********
[02/28 14:47:36   451s]  *** verify geometry (CPU: 0:00:05.4  MEM: 133.3M)
[02/28 14:47:36   451s] 
[02/28 14:47:36   451s] [DEV]innovus 6> source physical/6_netlist_sdf.tcl 

[02/28 14:47:45   453s] Extraction called for design 'riscv_steel_core' of instances=20307 and nets=7584 using extraction engine 'preRoute' .
[02/28 14:47:45   453s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/28 14:47:45   453s] Type 'man IMPEXT-3530' for more detail.
[02/28 14:47:45   453s] PreRoute RC Extraction called for design riscv_steel_core.
[02/28 14:47:45   453s] RC Extraction called in multi-corner(1) mode.
[02/28 14:47:45   453s] RCMode: PreRoute
[02/28 14:47:45   453s]       RC Corner Indexes            0   
[02/28 14:47:45   453s] Capacitance Scaling Factor   : 1.00000 
[02/28 14:47:45   453s] Resistance Scaling Factor    : 1.00000 
[02/28 14:47:45   453s] Clock Cap. Scaling Factor    : 1.00000 
[02/28 14:47:45   453s] Clock Res. Scaling Factor    : 1.00000 
[02/28 14:47:45   453s] Shrink Factor                : 1.00000
[02/28 14:47:45   453s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/28 14:47:45   453s] Using capacitance table file ...
[02/28 14:47:46   453s] Updating RC grid for preRoute extraction ...
[02/28 14:47:46   453s] Initializing multi-corner capacitance tables ... 
[02/28 14:47:46   453s] Initializing multi-corner resistance tables ...
[02/28 14:47:46   453s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1463.039M)
[02/28 14:47:46   453s] Writing Netlist "riscv_steel_core.v" ...
[02/28 14:47:46   453s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/28 14:47:46   453s] Starting SI iteration 1 using Infinite Timing Windows
[02/28 14:47:46   453s] #################################################################################
[02/28 14:47:46   453s] # Design Stage: PostRoute
[02/28 14:47:46   453s] # Design Name: riscv_steel_core
[02/28 14:47:46   453s] # Design Mode: 90nm
[02/28 14:47:46   453s] # Analysis Mode: MMMC Non-OCV 
[02/28 14:47:46   453s] # Parasitics Mode: No SPEF/RCDB
[02/28 14:47:46   453s] # Signoff Settings: SI On 
[02/28 14:47:46   453s] #################################################################################
[02/28 14:47:46   453s] Setting infinite Tws ...
[02/28 14:47:46   453s] First Iteration Infinite Tw... 
[02/28 14:47:46   453s] Topological Sorting (CPU = 0:00:00.0, MEM = 1471.0M, InitMEM = 1471.0M)
[02/28 14:47:46   453s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/28 14:47:50   457s] AAE_INFO-618: Total number of nets in the design is 7584,  99.2 percent of the nets selected for SI analysis
[02/28 14:47:50   457s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/28 14:47:50   457s] End delay calculation. (MEM=1537.8 CPU=0:00:03.5 REAL=0:00:03.0)
[02/28 14:47:50   457s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1537.8M) ***
[02/28 14:47:51   458s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1537.8M)
[02/28 14:47:51   458s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/28 14:47:51   458s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1537.8M)
[02/28 14:47:51   458s] Starting SI iteration 2
[02/28 14:47:51   458s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/28 14:47:52   459s] AAE_INFO-618: Total number of nets in the design is 7584,  0.0 percent of the nets selected for SI analysis
[02/28 14:47:52   459s] End delay calculation. (MEM=1505.8 CPU=0:00:00.1 REAL=0:00:01.0)
[02/28 14:47:52   459s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1505.8M) ***
[02/28 14:47:52   459s] [DEV]innovus 7> 