Microchip MPLAB XC8 Compiler V2.41

Linker command line:

-W-3 --edf=D:\Software\Microchip\XC8\pic\dat\20230208172133_en.msgs -cn \
  -h+dist/default/production\PWM_bitbang.X.production.sym \
  --cmf=dist/default/production\PWM_bitbang.X.production.cmf -z -Q16F630 \
  -oC:\Users\Umair\AppData\Local\Temp\xcAs3n8.\driver_tmp_3.o \
  --fixupoverflow=error \
  -Mdist/default/production/PWM_bitbang.X.production.map \
  --md=C:\Users\Umair\AppData\Local\Temp\xcAs3n8.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-03FEh -ASTRCODE=00h-03FEh \
  -ASTRING=00h-0FFhx3,0300h-03FEh -ACONST=00h-0FFhx3,0300h-03FEh \
  -AENTRY=00h-0FFhx3,0300h-03FEh -ABANK0=020h-05Dh -ARAM=020h-05Dh \
  -AABS1=020h-05Fh -ACOMMON=05Eh-05Fh -ASFR0=00h-01Fh -ASFR1=080h-0DDh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-07Fh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -posccal=03FFh -k \
  C:\Users\Umair\AppData\Local\Temp\xcAs3n8.\driver_tmp_12.o \
  dist/default/production\PWM_bitbang.X.production.o 

Object code version is 3.11

Machine type is 16F630



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Umair\AppData\Local\Temp\xcAs3n8.\driver_tmp_12.o
                end_init                              B        B        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1        0       4
dist/default/production\PWM_bitbang.X.production.o
                cinit                                 C        C        6        8       0
                intentry                              4        4        7        8       0
                config                             2007     2007        1        0       4
                text3                                12       12       47        8       0
                text2                                9A       9A        A        8       0
                text1                                A4       A4        5        8       0
                maintext                             59       59       41        8       0
                cstackBANK0                          20       20       10       20       1
                bssBANK0                             31       31        2       20       1
                bitbssBANK0                         180       30        3       20       1     8
                nvBANK0                              33       33        1       20       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              B        B        1         0
                cinit                                 C        C        6         0
                intentry                              4        4        7         0
                reset_vec                             0        0        1         0
                text3                                12       12       47         0
                text2                                9A       9A        A         0
                text1                                A4       A4        5         0
                maintext                             59       59       41         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          20       20       10         1
                bssBANK0                             31       31        2         1
                bitbssBANK0                         180       30        3         1
                nvBANK0                              33       33        1         1

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               5E       5E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK1          

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  0000A5  0000A9         8       0  CODE        2
                cstackBANK0                    000020  000014  000034        20       1  BANK0       1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0034-005D             2A           1
        CODE             0001-0003              3           2
                         00A9-03FE            356
        CONST            0001-0003              3           2
                         00A9-03FE            100
        EEDATA           2100-217F             80           2
        ENTRY            0001-0003              3           2
                         00A9-03FE            100
        IDLOC            2000-2003              4           2
        RAM              0034-005D             2A           1
        SFR0             0000-001F             20           1
        SFR1             0080-00DD             5E           1
        STRCODE          0001-0003              3           2
                         00A9-03FE            356
        STRING           0001-0003              3           2
                         00A9-03FE            100

                                  Symbol Table

_INTCONbits              (abs)        000B
_IOCAbits                (abs)        0096
_OPTION_REGbits          (abs)        0081
_PORTAbits               (abs)        0005
_PORTCbits               (abs)        0007
_PWMState                bitbssBANK0  0182
_PWM_setup               text2        009A
_TMR0                    (abs)        0001
_TRISAbits               (abs)        0085
_TRISCbits               (abs)        0087
__BbitbssBANK0           bitbssBANK0  07FE
__H__absolute__          __absolute__ 0000
__Habs1                  abs1         07FE
__Hbank0                 bank0        07FE
__Hbank1                 bank1        07FE
__HbitbssBANK0           bitbssBANK0  3FF0
__HbssBANK0              bssBANK0     07FE
__Hcinit                 cinit        0012
__Hclrtext               clrtext      07FE
__Hcode                  code         07FE
__Hcommon                common       07FE
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  07FE
__HcstackCOMMON          cstackCOMMON 07FE
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000C
__Hfunctab               functab      0000
__Hinit                  init         000B
__Hintentry              intentry     000B
__Hmaintext              maintext     07FE
__HnvBANK0               nvBANK0      07FE
__Hosccal                osccal       03FF
__Hpowerup               powerup      0000
__Hram                   ram          07FE
__Hreset_vec             reset_vec    0001
__Hsfr0                  sfr0         07FE
__Hsfr1                  sfr1         07FE
__Hspace_0               (abs)        3FF0
__Hspace_1               (abs)        07FE
__Hspace_2               (abs)        07FE
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        400F
__Hstack                 stack        07FE
__Hstrings               strings      07FE
__Htext                  text         07FE
__L__absolute__          __absolute__ 0000
__Labs1                  abs1         07FE
__Lbank0                 bank0        07FE
__Lbank1                 bank1        07FE
__LbitbssBANK0           bitbssBANK0  3FF0
__LbssBANK0              bssBANK0     07FE
__Lcinit                 cinit        000C
__Lclrtext               clrtext      07FE
__Lcode                  code         07FE
__Lcommon                common       07FE
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  07FE
__LcstackCOMMON          cstackCOMMON 07FE
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000B
__Lfunctab               functab      0000
__Linit                  init         000B
__Lintentry              intentry     0004
__Lmaintext              maintext     07FE
__LnvBANK0               nvBANK0      07FE
__Losccal                osccal       03FF
__Lpowerup               powerup      0000
__Lram                   ram          07FE
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         07FE
__Lsfr1                  sfr1         07FE
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        07FE
__Lstrings               strings      07FE
__Ltext                  text         07FE
__S0                     (abs)        00A9
__S1                     (abs)        0034
__S3                     (abs)        0000
___int_sp                stack        07FE
___latbits               (abs)        0000
___osccal_val            osccal       03FF
___sp                    stack        07FE
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_PWM_setup       text2        00A4
__end_of__initialization cinit        0010
__end_of_isr             text3        0059
__end_of_main            maintext     009A
__end_of_rotary_setup    text1        00A9
__initialization         cinit        000C
__pbitbssBANK0           bitbssBANK0  0180
__pbssBANK0              bssBANK0     0031
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0000
__pintentry              intentry     0004
__pmaintext              maintext     0059
__pnvBANK0               nvBANK0      0033
__ptext1                 text1        00A4
__ptext2                 text2        009A
__ptext3                 text3        0012
_dir                     bitbssBANK0  0180
_enc_F                   bitbssBANK0  0181
_isr                     text3        0012
_isr$197                 cstackBANK0  0024
_main                    maintext     0059
_main$223                cstackBANK0  002C
_main$224                cstackBANK0  002E
_rotary_setup            text1        00A4
_th_h                    nvBANK0      0033
_th_l                    bssBANK0     0031
btemp                    (abs)        005E
end_of_initialization    cinit        0010
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        005E
start                    init         000B
start_initialization     cinit        000C
wtemp0                   (abs)        005E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
PWM_bitbang.c
		_main          		CODE           	0059	0000	65
		_isr           		CODE           	0012	0000	71
		_PWM_setup     		CODE           	009A	0000	10
		_rotary_setup  		CODE           	00A4	0000	5

PWM_bitbang.c estimated size: 151

shared
		__initialization		CODE           	000C	0000	4

shared estimated size: 4

