{"titles": ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", "Performance modeling and directives optimization for high level synthesis on fpga", "Machine learning based routing congestion prediction in fpga high-level synthesis", "Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis", "FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications", "HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis", "LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", "A Hybrid Data-Consistent Framework for Link-Aware AccessManagement in Emerging CPU-FPGA Platforms", "Hi-clockflow: Multi-clock dataflow automation and throughput optimization in high-level synthesis"], "ids": []}