

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov 15 19:54:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3019524|  3412740|  30.195 ms|  34.127 ms|  3019525|  3412741|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_161  |dft_Pipeline_VITIS_LOOP_31_3  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_sin_or_cos_float_s_fu_171            |sin_or_cos_float_s            |       20|       26|  0.200 us|  0.260 us|   20|   26|       no|
        |grp_sin_or_cos_float_s_fu_186            |sin_or_cos_float_s            |       20|       26|  0.200 us|  0.260 us|   20|   26|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1   |  3019264|  3412480|  11794 ~ 13330|          -|          -|   256|        no|
        | + VITIS_LOOP_21_2  |    11776|    13312|        46 ~ 52|          -|          -|   256|        no|
        +--------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   53|    4797|   8385|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    479|    -|
|Register         |        -|    -|     685|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   53|    5482|   8953|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   24|       5|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_161  |dft_Pipeline_VITIS_LOOP_31_3        |        0|   0|    21|    65|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U36        |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U28       |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U27   |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U35             |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U34           |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_171            |sin_or_cos_float_s                  |        0|  13|  1726|  2835|    0|
    |grp_sin_or_cos_float_s_fu_186            |sin_or_cos_float_s                  |        0|  13|  1726|  2835|    0|
    |sitofp_32ns_32_6_no_dsp_1_U33            |sitofp_32ns_32_6_no_dsp_1           |        0|   0|     0|     0|    0|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                    |        0|  53|  4797|  8385|    0|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_imag_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   512|   64|     2|        16384|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_274_p2                |         +|   0|  0|  14|           9|           1|
    |add_ln21_fu_299_p2                |         +|   0|  0|  14|           9|           1|
    |icmp_ln14_fu_268_p2               |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln21_fu_293_p2               |      icmp|   0|  0|  13|           9|          10|
    |ap_block_state30_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |xor_ln24_fu_321_p2                |       xor|   0|  0|  33|          32|          33|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  89|          69|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |add15_reg_135         |    9|          2|   32|         64|
    |add3124_reg_148       |    9|          2|   32|         64|
    |ap_NS_fsm             |  201|         46|    1|         46|
    |grp_fu_201_opcode     |   14|          3|    2|          6|
    |grp_fu_201_p0         |   14|          3|   32|         96|
    |grp_fu_201_p1         |   14|          3|   32|         96|
    |grp_fu_205_p0         |   14|          3|   32|         96|
    |grp_fu_205_p1         |   14|          3|   32|         96|
    |grp_fu_211_p0         |   14|          3|   32|         96|
    |grp_fu_211_p1         |   14|          3|   32|         96|
    |grp_fu_227_p0         |   14|          3|   32|         96|
    |i_fu_64               |    9|          2|    9|         18|
    |imag_sample_address0  |   14|          3|    8|         24|
    |imag_sample_ce0       |   14|          3|    1|          3|
    |imag_sample_we0       |    9|          2|    1|          2|
    |j_reg_124             |    9|          2|    9|         18|
    |real_sample_address0  |   14|          3|    8|         24|
    |real_sample_ce0       |   14|          3|    1|          3|
    |real_sample_we0       |    9|          2|    1|          2|
    |temp_imag_address0    |   14|          3|    8|         24|
    |temp_imag_ce0         |   14|          3|    1|          3|
    |temp_real_address0    |   14|          3|    8|         24|
    |temp_real_ce0         |   14|          3|    1|          3|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  479|        106|  347|       1000|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add15_reg_135                                         |  32|   0|   32|          0|
    |add1_reg_476                                          |  32|   0|   32|          0|
    |add3124_reg_148                                       |  32|   0|   32|          0|
    |add_ln14_reg_353                                      |   9|   0|    9|          0|
    |add_ln21_reg_397                                      |   9|   0|    9|          0|
    |ap_CS_fsm                                             |  45|   0|   45|          0|
    |c_reg_417                                             |  32|   0|   32|          0|
    |conv3_reg_373                                         |  64|   0|   64|          0|
    |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_171_ap_start_reg            |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_186_ap_start_reg            |   1|   0|    1|          0|
    |i_fu_64                                               |   9|   0|    9|          0|
    |imag_sample_load_reg_433                              |  32|   0|   32|          0|
    |j_reg_124                                             |   9|   0|    9|          0|
    |mul2_reg_456                                          |  32|   0|   32|          0|
    |mul3_reg_461                                          |  32|   0|   32|          0|
    |mul4_reg_466                                          |  32|   0|   32|          0|
    |mul_reg_378                                           |  64|   0|   64|          0|
    |real_sample_load_reg_428                              |  32|   0|   32|          0|
    |reg_241                                               |  32|   0|   32|          0|
    |reg_247                                               |  32|   0|   32|          0|
    |sub_reg_471                                           |  32|   0|   32|          0|
    |temp_imag_addr_reg_363                                |   8|   0|    8|          0|
    |temp_real_addr_reg_358                                |   8|   0|    8|          0|
    |tmp_reg_423                                           |  32|   0|   32|          0|
    |w_reg_383                                             |  32|   0|   32|          0|
    |zext_ln21_reg_388                                     |   9|   0|   64|         55|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 685|   0|  740|         55|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

