# 8-Bit Synchronous Counter in Proteus  
*Built with J-K flip-flops and AND gates, counting 0 to 255.*  

## 📝 Overview  
- **Goal**: Design a 8-bit counter using modular logic.  
- **Tools**: Proteus Design Suite.  
- **Key Features**:  
  - Synchronous clocking with J-K flip-flops  

## 🖥️ Circuit Design  
- **Components**:  
  - 8x J-K flip-flops  
  - 6x AND gates (for reset logic)  
  - Clock source (e.g., Proteus signal generator).  

## 🛠️ How to Use  
1. Open `8bit_counter.pdsprj` in Proteus.  
2. Run the simulation to observe counting.  

## 📂 Files  
- `8bit_counter.pdsprj` - Proteus project.  

## 📜 License  
MIT License. Free for academic use.  
