#! /workspace/S/huanglei/build/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/workspace/S/huanglei/build/lib/ivl/system.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/vhdl_sys.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/vhdl_textio.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/v2005_math.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/va_math.vpi";
S_0xf45110 .scope module, "tb_RAM" "tb_RAM" 2 40;
 .timescale -9 -9;
P_0xf417e0 .param/l "CLK_PERIOD" 0 2 43, +C4<00000000000000000000000000001010>;
v0xf60870_0 .var "clk", 0 0;
v0xf60930_0 .var/i "error", 31 0;
v0xf609f0_0 .var "read_addr", 7 0;
v0xf60af0_0 .net "read_data", 5 0, v0xf60240_0;  1 drivers
v0xf60bc0_0 .var "read_en", 0 0;
v0xf60c60_0 .var "rst_n", 0 0;
v0xf60d30_0 .var "write_addr", 7 0;
v0xf60e00_0 .var "write_data", 5 0;
v0xf60ed0_0 .var "write_en", 0 0;
S_0xf452f0 .scope module, "uut" "RAM" 2 58, 2 1 0, S_0xf45110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "write_addr";
    .port_info 4 /INPUT 6 "write_data";
    .port_info 5 /INPUT 1 "read_en";
    .port_info 6 /INPUT 8 "read_addr";
    .port_info 7 /OUTPUT 6 "read_data";
P_0xf2d8b0 .param/l "DEPTH" 0 2 15, +C4<00000000000000000000000000001000>;
P_0xf2d8f0 .param/l "WIDTH" 0 2 14, +C4<00000000000000000000000000000110>;
v0xf0ac50 .array "RAM", 0 7, 5 0;
v0xf095b0_0 .net "clk", 0 0, v0xf60870_0;  1 drivers
v0xf600a0_0 .var/i "i", 31 0;
v0xf60160_0 .net "read_addr", 7 0, v0xf609f0_0;  1 drivers
v0xf60240_0 .var "read_data", 5 0;
v0xf60370_0 .net "read_en", 0 0, v0xf60bc0_0;  1 drivers
v0xf60430_0 .net "rst_n", 0 0, v0xf60c60_0;  1 drivers
v0xf604f0_0 .net "write_addr", 7 0, v0xf60d30_0;  1 drivers
v0xf605d0_0 .net "write_data", 5 0, v0xf60e00_0;  1 drivers
v0xf606b0_0 .net "write_en", 0 0, v0xf60ed0_0;  1 drivers
E_0xf0a460/0 .event negedge, v0xf60430_0;
E_0xf0a460/1 .event posedge, v0xf095b0_0;
E_0xf0a460 .event/or E_0xf0a460/0, E_0xf0a460/1;
    .scope S_0xf452f0;
T_0 ;
    %wait E_0xf0a460;
    %load/vec4 v0xf60430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf600a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0xf600a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0xf600a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf0ac50, 0, 4;
    %load/vec4 v0xf600a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xf600a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xf606b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf605d0_0;
    %ix/getv 3, v0xf604f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf0ac50, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xf452f0;
T_1 ;
    %wait E_0xf0a460;
    %load/vec4 v0xf60430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xf60240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xf60370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0xf60160_0;
    %load/vec4a v0xf0ac50, 4;
    %assign/vec4 v0xf60240_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf45110;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf60930_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0xf45110;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0xf60870_0;
    %inv;
    %store/vec4 v0xf60870_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xf45110;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf60870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf60c60_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf60ed0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xf60d30_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xf60e00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf60bc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xf609f0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf60c60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf60c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf60ed0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xf60d30_0, 0, 8;
    %vpi_func 2 93 "$random" 32 {0 0 0};
    %pad/s 6;
    %store/vec4 v0xf60e00_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf60ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf60bc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xf609f0_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0xf60af0_0;
    %load/vec4 v0xf60e00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0xf60930_0;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0xf60930_0;
    %addi 1, 0, 32;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0xf60930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf60bc0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xf60af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0xf60930_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0xf60930_0;
    %addi 1, 0, 32;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0xf60930_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %load/vec4 v0xf60930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 110 "$display", "===========Your Design Passed===========" {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 113 "$display", "===========Error===========", v0xf60930_0 {0 0 0};
T_4.7 ;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.v";
