module mux (
  input in_0,
  input in_1,
  input in_2,
  input in_3,
  input in_4,
  input in_5,
  input in_6,
  input in_7,
  input select_0,
  input select_1,
  input select_2,
  output reg out
);
  assign out = (!((!((!((!((!((!in_5) & (select_2))) & (!((!in_1) & (!select_2))))) & (!select_1))) & (!((select_1) & (!((!((!in_3) & (!select_2))) & (!((!in_7) & (select_2))))))))) & (select_0))) & (!((!select_0) & (!((!((!((!((!in_4) & (select_2))) & (!((!in_0) & (!select_2))))) & (!select_1))) & (!((!((!((!select_2) & (!in_2))) & (!((select_2) & (!in_6))))) & (select_1)))))));
endmodule