// Seed: 2457455479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_6 = 1;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wand  id_3,
    inout  tri1  id_4,
    output tri   id_5,
    output tri0  id_6
);
  assign {1, id_6++} = !id_1;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
endmodule
