<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3775" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3775{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3775{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3775{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3775{left:70px;bottom:683px;letter-spacing:-0.09px;}
#t5_3775{left:156px;bottom:683px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3775{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t7_3775{left:70px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3775{left:70px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3775{left:70px;bottom:601px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_3775{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tb_3775{left:70px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_3775{left:70px;bottom:517px;letter-spacing:-0.09px;}
#td_3775{left:156px;bottom:517px;letter-spacing:-0.1px;word-spacing:0.02px;}
#te_3775{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3775{left:70px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3775{left:70px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#th_3775{left:70px;bottom:433px;}
#ti_3775{left:96px;bottom:437px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tj_3775{left:70px;bottom:410px;}
#tk_3775{left:96px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tl_3775{left:96px;bottom:389px;}
#tm_3775{left:122px;bottom:389px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tn_3775{left:96px;bottom:365px;}
#to_3775{left:122px;bottom:365px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tp_3775{left:70px;bottom:339px;}
#tq_3775{left:96px;bottom:342px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_3775{left:232px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_3775{left:328px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tt_3775{left:149px;bottom:1063px;letter-spacing:-0.16px;}
#tu_3775{left:267px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_3775{left:451px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.62px;}
#tw_3775{left:473px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tx_3775{left:722px;bottom:1063px;letter-spacing:-0.16px;}
#ty_3775{left:76px;bottom:1022px;letter-spacing:-0.11px;}
#tz_3775{left:76px;bottom:1005px;letter-spacing:-0.1px;}
#t10_3775{left:258px;bottom:1022px;}
#t11_3775{left:451px;bottom:1022px;}
#t12_3775{left:654px;bottom:1022px;letter-spacing:-0.11px;}
#t13_3775{left:76px;bottom:981px;letter-spacing:-0.13px;}
#t14_3775{left:76px;bottom:964px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_3775{left:258px;bottom:981px;}
#t16_3775{left:451px;bottom:981px;}
#t17_3775{left:654px;bottom:981px;letter-spacing:-0.12px;}
#t18_3775{left:654px;bottom:964px;letter-spacing:-0.11px;}
#t19_3775{left:76px;bottom:940px;letter-spacing:-0.11px;}
#t1a_3775{left:258px;bottom:940px;letter-spacing:-0.17px;}
#t1b_3775{left:451px;bottom:940px;letter-spacing:-0.12px;}
#t1c_3775{left:654px;bottom:940px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1d_3775{left:76px;bottom:915px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1e_3775{left:258px;bottom:915px;letter-spacing:-0.19px;}
#t1f_3775{left:451px;bottom:915px;letter-spacing:-0.15px;}
#t1g_3775{left:654px;bottom:915px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_3775{left:76px;bottom:891px;letter-spacing:-0.13px;}
#t1i_3775{left:258px;bottom:891px;letter-spacing:-0.11px;}
#t1j_3775{left:258px;bottom:874px;letter-spacing:-0.12px;}
#t1k_3775{left:258px;bottom:857px;letter-spacing:-0.11px;}
#t1l_3775{left:258px;bottom:840px;letter-spacing:-0.11px;}
#t1m_3775{left:451px;bottom:891px;letter-spacing:-0.13px;}
#t1n_3775{left:654px;bottom:891px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_3775{left:76px;bottom:816px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_3775{left:258px;bottom:816px;letter-spacing:-0.12px;}
#t1q_3775{left:451px;bottom:816px;letter-spacing:-0.1px;}
#t1r_3775{left:654px;bottom:816px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_3775{left:76px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_3775{left:258px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_3775{left:451px;bottom:791px;letter-spacing:-0.1px;}
#t1v_3775{left:654px;bottom:791px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1w_3775{left:76px;bottom:767px;letter-spacing:-0.13px;}
#t1x_3775{left:258px;bottom:767px;letter-spacing:-0.12px;}
#t1y_3775{left:258px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t1z_3775{left:258px;bottom:733px;letter-spacing:-0.12px;}
#t20_3775{left:451px;bottom:767px;letter-spacing:-0.12px;}
#t21_3775{left:248px;bottom:298px;letter-spacing:0.13px;word-spacing:0.01px;}
#t22_3775{left:343px;bottom:298px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t23_3775{left:293px;bottom:279px;letter-spacing:0.12px;}
#t24_3775{left:76px;bottom:257px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t25_3775{left:236px;bottom:257px;letter-spacing:-0.13px;}
#t26_3775{left:317px;bottom:257px;letter-spacing:-0.12px;}
#t27_3775{left:76px;bottom:232px;letter-spacing:-0.15px;}
#t28_3775{left:236px;bottom:232px;}
#t29_3775{left:317px;bottom:232px;letter-spacing:-0.12px;}
#t2a_3775{left:76px;bottom:208px;letter-spacing:-0.16px;}
#t2b_3775{left:236px;bottom:208px;}
#t2c_3775{left:317px;bottom:208px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t2d_3775{left:317px;bottom:191px;letter-spacing:-0.1px;}
#t2e_3775{left:76px;bottom:166px;letter-spacing:-0.16px;}
#t2f_3775{left:236px;bottom:166px;}
#t2g_3775{left:317px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t2h_3775{left:317px;bottom:150px;letter-spacing:-0.1px;}
#t2i_3775{left:76px;bottom:125px;letter-spacing:-0.12px;}
#t2j_3775{left:236px;bottom:125px;}
#t2k_3775{left:317px;bottom:125px;letter-spacing:-0.12px;}

.s1_3775{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3775{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3775{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3775{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3775{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3775{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3775{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3775{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3775" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3775Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3775" style="-webkit-user-select: none;"><object width="935" height="1210" data="3775/3775.svg" type="image/svg+xml" id="pdf3775" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3775" class="t s1_3775">Vol. 3B </span><span id="t2_3775" class="t s1_3775">20-67 </span>
<span id="t3_3775" class="t s2_3775">PERFORMANCE MONITORING </span>
<span id="t4_3775" class="t s3_3775">20.3.9.1 </span><span id="t5_3775" class="t s3_3775">Processor Event Based Sampling (PEBS) Facility </span>
<span id="t6_3775" class="t s4_3775">The PEBS facility in the 10th generation Intel Core processors provides a number of enhancements relative to PEBS </span>
<span id="t7_3775" class="t s4_3775">in processors based on the Skylake, Kaby Lake, and Coffee Lake microarchitectures. Enhancement of the PEBS </span>
<span id="t8_3775" class="t s4_3775">facility with Extended PEBS and Adaptive PEBS features is described in detail in Section 20.9. </span>
<span id="t9_3775" class="t s4_3775">The 3rd generation Intel Xeon Scalable Family of processors based on the Ice Lake microarchitecture introduce </span>
<span id="ta_3775" class="t s4_3775">EPT-friendly PEBS. This allows EPT violations and other VM Exits to be taken on PEBS accesses to the DS Area. See </span>
<span id="tb_3775" class="t s4_3775">Section 20.9.5 for details. </span>
<span id="tc_3775" class="t s3_3775">20.3.9.2 </span><span id="td_3775" class="t s3_3775">Off-core Response Performance Monitoring </span>
<span id="te_3775" class="t s4_3775">The core PMU facility to collect off-core response events are similar to those described in Section 20.3.4.5. Each </span>
<span id="tf_3775" class="t s4_3775">event code for off-core response monitoring requires programming an associated configuration MSR, MSR_OFF- </span>
<span id="tg_3775" class="t s4_3775">CORE_RSP_x. Software must program MSR_OFFCORE_RSP_x according to: </span>
<span id="th_3775" class="t s5_3775">â€¢ </span><span id="ti_3775" class="t s4_3775">Transaction request type encoding (bits 15:0): see Table 18-[N1]. </span>
<span id="tj_3775" class="t s5_3775">â€¢ </span><span id="tk_3775" class="t s4_3775">Response type encoding (bits 16-37) of </span>
<span id="tl_3775" class="t s4_3775">â€” </span><span id="tm_3775" class="t s4_3775">Supplier information: see Table [18-N2]. </span>
<span id="tn_3775" class="t s4_3775">â€” </span><span id="to_3775" class="t s4_3775">Snoop response information: see Table [18-N3]. </span>
<span id="tp_3775" class="t s5_3775">â€¢ </span><span id="tq_3775" class="t s4_3775">All transactions are tracked at cacheline granularity except some in request type OTHER. </span>
<span id="tr_3775" class="t s6_3775">Table 20-46. </span><span id="ts_3775" class="t s6_3775">Core PMU Summary of the Ice Lake Microarchitecture </span>
<span id="tt_3775" class="t s7_3775">Box </span><span id="tu_3775" class="t s7_3775">Ice Lake Microarchitecture </span><span id="tv_3775" class="t s7_3775">Skylake, Kaby Lake and Coffee </span>
<span id="tw_3775" class="t s7_3775">Lake Microarchitectures </span>
<span id="tx_3775" class="t s7_3775">Comment </span>
<span id="ty_3775" class="t s8_3775">Architectural Perfmon </span>
<span id="tz_3775" class="t s8_3775">version </span>
<span id="t10_3775" class="t s8_3775">5 </span><span id="t11_3775" class="t s8_3775">4 </span><span id="t12_3775" class="t s8_3775">See Section 20.2.5. </span>
<span id="t13_3775" class="t s8_3775">Number of programmable </span>
<span id="t14_3775" class="t s8_3775">counters per thread </span>
<span id="t15_3775" class="t s8_3775">8 </span><span id="t16_3775" class="t s8_3775">4 </span><span id="t17_3775" class="t s8_3775">Use CPUID to determine number </span>
<span id="t18_3775" class="t s8_3775">of counters. See Section 20.2.1. </span>
<span id="t19_3775" class="t s8_3775">PEBS: Basic functionality </span><span id="t1a_3775" class="t s8_3775">Yes </span><span id="t1b_3775" class="t s8_3775">Yes </span><span id="t1c_3775" class="t s8_3775">See Section 20.3.9.1. </span>
<span id="t1d_3775" class="t s8_3775">PEBS record format encoding </span><span id="t1e_3775" class="t s8_3775">0100b </span><span id="t1f_3775" class="t s8_3775">0011b </span><span id="t1g_3775" class="t s8_3775">See Section 20.6.2.4.2. </span>
<span id="t1h_3775" class="t s8_3775">Extended PEBS </span><span id="t1i_3775" class="t s8_3775">PEBS is extended to all Fixed </span>
<span id="t1j_3775" class="t s8_3775">and General Purpose counters </span>
<span id="t1k_3775" class="t s8_3775">and to all performance </span>
<span id="t1l_3775" class="t s8_3775">monitoring events. </span>
<span id="t1m_3775" class="t s8_3775">No </span><span id="t1n_3775" class="t s8_3775">See Section 20.9.1. </span>
<span id="t1o_3775" class="t s8_3775">Adaptive PEBS </span><span id="t1p_3775" class="t s8_3775">Yes </span><span id="t1q_3775" class="t s8_3775">No </span><span id="t1r_3775" class="t s8_3775">See Section 20.9.2. </span>
<span id="t1s_3775" class="t s8_3775">Performance Metrics </span><span id="t1t_3775" class="t s8_3775">Yes (4) </span><span id="t1u_3775" class="t s8_3775">No </span><span id="t1v_3775" class="t s8_3775">See Section 20.3.9.3. </span>
<span id="t1w_3775" class="t s8_3775">PEBS-PDIR </span><span id="t1x_3775" class="t s8_3775">IA32_FIXED0 only </span>
<span id="t1y_3775" class="t s8_3775">(Corresponding counter control </span>
<span id="t1z_3775" class="t s8_3775">MSRs must be enabled.) </span>
<span id="t20_3775" class="t s8_3775">IA32_PMC1 only. </span>
<span id="t21_3775" class="t s6_3775">Table 20-47. </span><span id="t22_3775" class="t s6_3775">MSR_OFFCORE_RSP_x Request_Type Definition </span>
<span id="t23_3775" class="t s6_3775">(Processors Based on Ice Lake Microarchitecture) </span>
<span id="t24_3775" class="t s7_3775">Bit Name </span><span id="t25_3775" class="t s7_3775">Offset </span><span id="t26_3775" class="t s7_3775">Description </span>
<span id="t27_3775" class="t s8_3775">DEMAND_DATA_RD </span><span id="t28_3775" class="t s8_3775">0 </span><span id="t29_3775" class="t s8_3775">Counts demand data and page table entry reads. </span>
<span id="t2a_3775" class="t s8_3775">DEMAND_RFO </span><span id="t2b_3775" class="t s8_3775">1 </span><span id="t2c_3775" class="t s8_3775">Counts demand read (RFO) and software prefetches (PREFETCHW) for exclusive ownership </span>
<span id="t2d_3775" class="t s8_3775">in anticipation of a write. </span>
<span id="t2e_3775" class="t s8_3775">DEMAND_CODE_RD </span><span id="t2f_3775" class="t s8_3775">2 </span><span id="t2g_3775" class="t s8_3775">Counts demand instruction fetches and instruction prefetches targeting the L1 instruction </span>
<span id="t2h_3775" class="t s8_3775">cache. </span>
<span id="t2i_3775" class="t s8_3775">Reserved </span><span id="t2j_3775" class="t s8_3775">3 </span><span id="t2k_3775" class="t s8_3775">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
