-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
-- Date        : Fri Jan 13 17:34:00 2017
-- Host        : KLight-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim D:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/num/num_sim_netlist.vhdl
-- Design      : num
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end num_blk_mem_gen_mux;

architecture STRUCTURE of num_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(8),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(8),
      O => douta(8)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end num_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of num_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"01E000FF8003F80007F0007FFFE00E0007FFF807000003F0001F00070001F800",
      INITP_01 => X"00FFF00FFF007E007FF801FF8007FF001FFFFC07C001FFFF01E00003FF001FF8",
      INITP_02 => X"07FFF00F80007FFE03FFF00FC01FFF00FFF803FFE007FFFF01FC007FFFC07C00",
      INITP_03 => X"0F800003F000001C03F0001F0F80F87E03F80F83E07FFF00FFFE00FFFFC03F80",
      INITP_04 => X"C07C0F00F001F000007E00000700FF000780C03C0780FF03E07C1F83E03E0F80",
      INITP_05 => X"07B03C01E1E00F01E01E003E000007C001FCE01FE000F0000780E01FC0F00F87",
      INITP_06 => X"0FE0003C0001E00F003C7801E078078007C00000F801FFF807FC003C0001E000",
      INITP_07 => X"3FFFC079F001FF800F80007801E00F1E00781F87E000F800001F00FFFF01EF80",
      INITP_08 => X"03E001FFF80F07F80F3E003FF001F8000F007801E7801E03FFF8001F0001FFC0",
      INITP_09 => X"83F01FFF00007C00FFFF03C07E03C7E003FC003F8003C01E0078F007C07FFE00",
      INITP_0A => X"1E00F003C7FFF807FFF0001F007FFFC0F00780F0FC01FF0003F800F007801E3F",
      INITP_0B => X"3E000007F007803C00F1FFFE03F8FE0003E01F81F83C00E01E1F807C00007F00",
      INITP_0C => X"C0001FFFFE0F8000007E01E007803C3FFF00FC0FC0007C07C01E0F00003FFFF0",
      INITP_0D => X"03E03C00F0780003FFFFC1E0000007C03C01E00F07FF001E00F0000F81E00783",
      INITP_0E => X"0001E00780007C0F003C1F00007FFFE078000000F80F003C03C0F00007803E00",
      INITP_0F => X"7801E03C07E0007801E0000F83E00F03C00C03C0001E01C0001E03C00F00F03E",
      INIT_00 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0",
      INIT_01 => X"F0F0F0F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0F0F0000000",
      INIT_02 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F0F0",
      INIT_03 => X"F0F0F0F0F000000000000000000000000000000000F0F0F0F0F0F0F0F0000000",
      INIT_04 => X"0000000000000000000000F0F0F0F0F0F0F0F0F0000000F0F0F0F0F0F0F0F0F0",
      INIT_05 => X"F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000",
      INIT_06 => X"00F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0F0F0",
      INIT_07 => X"F0F0F0F0F0F0F000000000F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000",
      INIT_08 => X"0000000000000000F0F0F0F0F0F0F0F0F0F0F000000000000000000000F0F0F0",
      INIT_09 => X"F0F0F0F0F0F0F000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000",
      INIT_0A => X"0000F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000000000000000",
      INIT_0B => X"F0F0F000000000000000000000000000000000000000F0F0F0F0F0F0F0000000",
      INIT_0C => X"00F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0",
      INIT_0D => X"F0000000000000000000000000F0F0F0F0F0F0F0F0F0F0000000000000000000",
      INIT_0E => X"0000000000000000F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0",
      INIT_0F => X"F0F0F0F0F0F0F0F0000000000000000000000000F0F0F0F0F0F0F0F000000000",
      INIT_10 => X"00000000000000000000F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0",
      INIT_11 => X"F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0F00000000000000000",
      INIT_12 => X"000000F0F0F0F0F0F0F0F0F00000000000000000000000000000000000000000",
      INIT_13 => X"00000000000000000000000000F0F0F0F0F0F0F0F0F000000000000000000000",
      INIT_14 => X"0000F0F0F0F0F0F0F0F0F000000000000000000000000000F0F0F0F0F0F0F0F0",
      INIT_15 => X"F0F0F0F0F0F00000000000000000000000000000F0F0F0F0F0F0000000000000",
      INIT_16 => X"00F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000000000F0",
      INIT_17 => X"F0F0000000000000000000000000000000000000F0F0F0F0F0F0000000000000",
      INIT_18 => X"00000000000000000000F0F0F0F0F0F0000000000000000000F0F0F0F0F0F0F0",
      INIT_19 => X"000000000000000000000000000000F0F0F0F0F0F0F000000000000000000000",
      INIT_1A => X"000000F0F0F0F0F0F0000000000000000000000000000000F0F0F0F0F0F0F0F0",
      INIT_1B => X"F0F0F0F0000000000000000000F0F0F0F0F0F0F0000000000000000000000000",
      INIT_1C => X"000000000000000000F0F0F0F0F0F000000000000000000000000000000000F0",
      INIT_1D => X"F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000",
      INIT_1E => X"00000000F0F0F0F0F0F0F0F0000000000000000000000000000000000000F0F0",
      INIT_1F => X"00000000000000000000000000000000000000F0F0F0F0F0F0F0000000000000",
      INIT_20 => X"000000F0F0F0F0F0F000000000000000000000000000000000F0F0F0F0F0F0F0",
      INIT_21 => X"0000000000000000000000000000F0F0F0F0F000000000000000000000000000",
      INIT_22 => X"000000000000000000F0F0F0F0F0F0000000000000000000F0F0F0F0F0F00000",
      INIT_23 => X"F0F0F0F00000000000000000000000000000F0F0F0F0F0F0F000000000000000",
      INIT_24 => X"0000000000000000F0F0F0F0F0F0F0000000000000000000F0F0F0F0F0F0F0F0",
      INIT_25 => X"F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0F0F00000000000000000",
      INIT_26 => X"00000000F0F0F0F0F0F0F0000000000000000000000000000000000000F0F0F0",
      INIT_27 => X"0000000000000000000000000000F0F0F0F0F000000000000000000000000000",
      INIT_28 => X"0000F0F0F0F0F00000000000F0F0F0F0F00000000000000000F0F0F000000000",
      INIT_29 => X"F0F0F0000000000000F0F0F000000000000000F0F0F0F0F0F000000000000000",
      INIT_2A => X"000000F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F00000000000F0F0F0F0",
      INIT_2B => X"F0F0F0F0F0F0F0000000000000000000000000F0F0F0F0F0F000000000000000",
      INIT_2C => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000000000F0F0F0F0F0F0",
      INIT_2D => X"000000F0F0F0F00000000000000000F0F0F0F0F0F0F0F00000000000000000F0",
      INIT_2E => X"000000F0F0F00000000000F0F0F0F0F0F000000000000000F0F0F0F0F0000000",
      INIT_2F => X"F0F0F0000000000000000000F0F0F0F0F00000000000F0F0F0F0F0F000000000",
      INIT_30 => X"F0F0F00000F0F0F0F0F0F0F0F0000000000000F0F0F0F0F000000000F0F0F0F0",
      INIT_31 => X"F0F0F00000000000000000000000F0F0F0F0F0F0F0F0F0F0000000000000F0F0",
      INIT_32 => X"0000000000F0F0F0F0F0F0F0F0F0F00000000000000000000000000000F0F0F0",
      INIT_33 => X"F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000",
      INIT_34 => X"000000F0F0F0F0000000000000F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0",
      INIT_35 => X"F0F0F0F0F0F0F000000000000000F0F00000000000F0F0F0F0F0F0F000000000",
      INIT_36 => X"F0F0F0000000F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F00000000000",
      INIT_37 => X"F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0",
      INIT_38 => X"0000000000000000F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0",
      INIT_39 => X"F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F00000000000000000",
      INIT_3A => X"000000F0F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0",
      INIT_3B => X"F0F0F0F0F0F0F0000000000000F0F0F0F0F000000000000000F0F0F0F0000000",
      INIT_3C => X"F0F0F0F0F0000000000000F0F0F0F0F0F0F0000000000000F0F00000000000F0",
      INIT_3D => X"F0F000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0",
      INIT_3E => X"00000000F0F0F0F0F0F0F0F0F0000000000000000000000000F0F0F0F0F0F0F0",
      INIT_3F => X"F0F000000000000000000000000000000000F0F0F0F0F0F00000000000000000",
      INIT_40 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0",
      INIT_41 => X"00000000000000000000000000F0F0F0F0F0F0F0F0F0F0F00000000000000000",
      INIT_42 => X"000000F00000000000F0F0F0F0F0F0F0F0F00000000000F0F0F0F0F000000000",
      INIT_43 => X"F0F0000000000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0000000",
      INIT_44 => X"00000000F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0",
      INIT_45 => X"F0F000000000000000000000000000F0F0F0F0F0F0F0F0000000000000000000",
      INIT_46 => X"0000000000F0F0F0F0F0F0000000000000000000000000000000000000F0F0F0",
      INIT_47 => X"F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0000000000000000000",
      INIT_48 => X"0000F0F0F0F00000000000000000000000000000000000F0F0F0F0F0F0F0F0F0",
      INIT_49 => X"F0F0F0F0F0F0F0000000000000F0000000000000F0F0F0F0F0F0F0F000000000",
      INIT_4A => X"00F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F00000000000F0",
      INIT_4B => X"F0F0000000000000000000000000F0F0F0F0F0F0F0F0F0000000000000000000",
      INIT_4C => X"00000000000000F0F0F0F0F0000000000000000000000000000000F0F0F0F0F0",
      INIT_4D => X"00000000000000000000000000000000F0F0F0F0F00000000000000000000000",
      INIT_4E => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0",
      INIT_4F => X"00F0F0F0F0F0000000000000F0F0F0F0F0000000000000000000000000000000",
      INIT_50 => X"F0F0F0F00000000000F0F0F0F0F0F0F0F0F00000000000F00000000000000000",
      INIT_51 => X"F0F00000000000000000000000F0F0F0F0F0F0F0F0F0F00000000000F0F0F0F0",
      INIT_52 => X"000000000000F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0",
      INIT_53 => X"00000000F0F0F0F0000000000000000000F0F0F0F0F0F00000000000F0000000",
      INIT_54 => X"F0F0F0F0F0F0F0F0F00000000000000000000000000000000000F0F0F0F0F000",
      INIT_55 => X"000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000",
      INIT_56 => X"0000F0000000000000000000000000000000000000F0F0F0F0F0F0F000000000",
      INIT_57 => X"F0000000000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F000000000",
      INIT_58 => X"00F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0",
      INIT_59 => X"F0000000000000F0000000000000000000F0F0F0F0F0F0F0F000000000000000",
      INIT_5A => X"0000000000F0F0F0F00000000000F0F0F0F0F0F000000000000000F0F0F0F0F0",
      INIT_5B => X"F0F0F0F000000000000000F0F0F0F0F0F0F0F000000000000000000000000000",
      INIT_5C => X"F0F0F0F0F0F00000000000000000000000000000000000F0F0F0F0F0F0F0F0F0",
      INIT_5D => X"F0F0F0F0F0F0000000000000F0000000000000000000000000000000000000F0",
      INIT_5E => X"00000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0000000000000F0F0",
      INIT_5F => X"F0F0000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000",
      INIT_60 => X"00000000F0F0F0F0F0F0000000000000000000000000000000000000F0F0F0F0",
      INIT_61 => X"000000000000000000000000000000F0F0F0F00000000000F0F0F0F0F0F0F0F0",
      INIT_62 => X"0000F0F0F0F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F000000000",
      INIT_63 => X"0000000000000000F0F0F0F0F0F0F0F000000000000000000000000000000000",
      INIT_64 => X"F0F0F0000000000000F0F0F0F0F0F0F0F00000000000F0F00000000000000000",
      INIT_65 => X"F0F0F0F00000000000000000000000F0F0F0F0F0F0F00000000000F0F0F0F0F0",
      INIT_66 => X"00000000000000F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_67 => X"0000F0F0F0F0F0F0F0F0F0000000F0F0F0F0F000000000000000000000000000",
      INIT_68 => X"00F0F0F0F0F0000000000000F0F0F0F0F0F000000000000000F0F0F0F0000000",
      INIT_69 => X"F0F0F0000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000",
      INIT_6A => X"F0F000000000000000770000000000000000F0F0F0F0F0F0F0000000000000F0",
      INIT_6B => X"000000000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F00000000000",
      INIT_6C => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000000000F0F0F0F0F0F0",
      INIT_6D => X"000000000000000000000000000000000000F0F0F0000000000000F0F0F0F0F0",
      INIT_6E => X"00000000F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000",
      INIT_6F => X"F0F0F0F000000000000000F0F0F0F0F0000000000000F0F0F0F0F0F0F0F00000",
      INIT_70 => X"F0F0F0000000000000F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0",
      INIT_71 => X"F0F0F0F0F00000000000F0F0F00000000000000000000000000000F0F0F0F0F0",
      INIT_72 => X"0000000000F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0000000000000F0F0",
      INIT_73 => X"0000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000",
      INIT_74 => X"F0F0F0F0F0F0000000000000000000000000000000000000000000F0F0F0F000",
      INIT_75 => X"F0F0F0F0F0F0F0F0000000000000F0F0F000000000000000F0F0F0F0F0F0F0F0",
      INIT_76 => X"00F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0000000000000",
      INIT_77 => X"000000F0F0F0F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F00000000000",
      INIT_78 => X"F0F0000000000000F0F0F0F0F0F0F00000000000F0F0F0F00000000000000000",
      INIT_79 => X"F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F00000000000F0F0F0F0F0F0",
      INIT_7A => X"0000000000F0F0F0F0F00000000000F0F0F0F0F0F0F0F0000000F0F0F0F0F0F0",
      INIT_7B => X"0000F0F0F0F0F0F0F0F0F0F00000F0F0F0000000000000000000000000000000",
      INIT_7C => X"00F0F0F0F0000000000000F0F0F0F0F0F0F0F00000000000F0F0F0F000000000",
      INIT_7D => X"F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000",
      INIT_7E => X"F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F00000000000F0F0F0",
      INIT_7F => X"0000000000F0F0F0F0F0F0F0F0000000000000F0F0F0F0F0F00000000000F0F0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \num_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \num_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \num_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \num_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"7C3E03FFF0FFC03E1F00FE000F00780001E07C03C07C0780780003C0F80003C0",
      INITP_01 => X"FFFC0780001FFF81FFFC7FF80FFFC00FF003F03F00007C0F81F01F83F01E0000",
      INITP_02 => X"01E03FFE003FFE00E00001FFC03FFF0FFE00FFF001FF807FFF80000F81FFFC03",
      INITP_03 => X"FE00FFF000007C07FF0007FF003800003FF00FFFC1FF801FF8001FF00FFFE000",
      INITP_04 => X"0000000000070007F0000006003F80003F8000000003F0000000000001F80000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F000",
      INIT_01 => X"0000000000000000000000000000F0F0F0F0F0F0000000000000F0F0F0F0F0F0",
      INIT_02 => X"0000F0F0F0F00000000000000000F0F0F0F0F0F0F000000000F0F0F000000000",
      INIT_03 => X"F0F0F0F000000000000000F0F0F0F000000000000000F0F0F0F0F0F0F0000000",
      INIT_04 => X"F0F0000000000000F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0",
      INIT_05 => X"F0F0F00000000000F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0F0F0",
      INIT_06 => X"00000000F0F0F0F000000000000000000000F0F0F0F0F00000000000000000F0",
      INIT_07 => X"000000000000F0F0F0F00000000000F0F0F0F0F0F0F000000000000000000000",
      INIT_08 => X"00000000F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000",
      INIT_09 => X"00F0F0F0F0F0F00000000000F0F0F0F0F00000000000000000F0F0F0F0F00000",
      INIT_0A => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F000000000000000",
      INIT_0B => X"00000000F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0000000000000",
      INIT_0C => X"F0F000000000000000000000000000000000F0F0F0F0F0F00000000000000000",
      INIT_0D => X"0000000000000000000000000000F0F0F0000000000000000000000000F0F0F0",
      INIT_0E => X"F0F0F0F0F0F0F0F0F000000000000000000000000000000000F0F0F0F0F0F000",
      INIT_0F => X"0000000000000000000000000000F0F0F0F0F0F00000000000F0F0F0F0F0F0F0",
      INIT_10 => X"00F0F0F0000000000000000000000000000000000000F0F0F0F0F0F000000000",
      INIT_11 => X"000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000",
      INIT_12 => X"F0F0F00000000000000000000000000000F0F0F0F0F0F0000000000000000000",
      INIT_13 => X"00000000000000F0F0F0F0F0F0000000000000000000000000000000F0F0F0F0",
      INIT_14 => X"0000F0F0F0F0F0F0F0000000000000000000000000000000F0F0F00000000000",
      INIT_15 => X"000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000000000000000",
      INIT_16 => X"F0F0F0F0F0F00000000000000000000000000000000000F0F0F0F0F0F0F00000",
      INIT_17 => X"F0F0F0F000000000000000F0F0F0F000000000000000000000000000000000F0",
      INIT_18 => X"F0000000000000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_19 => X"0000000000F0F0F0F0F0F0F0F0F0F000000000000000000000000000F0F0F0F0",
      INIT_1A => X"0000F0F000000000000000000000000000F0F0F0F0F0F0000000000000000000",
      INIT_1B => X"000000000000000000000000F0F0F0F0F0F00000000000000000000000000000",
      INIT_1C => X"F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000",
      INIT_1D => X"000000000000000000F0F0F0F0F0F0F0F0000000000000000000000000000000",
      INIT_1E => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0000000000000",
      INIT_1F => X"00000000000000F0F0F0F0F000000000000000000000000000000000F0F0F0F0",
      INIT_20 => X"F0F0F0000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0000000000000",
      INIT_21 => X"0000000000000000000000F0F0F0F00000000000000000000000F0F0F0F0F0F0",
      INIT_22 => X"F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0000000",
      INIT_23 => X"000000000000000000F0F0F0F0F0F0F0F0F0F0000000F0F0F0F0F0F0F0F0F0F0",
      INIT_24 => X"F0F0F0F0F000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0000000",
      INIT_25 => X"000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000F0",
      INIT_26 => X"F0F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0000000000000000000",
      INIT_27 => X"00000000F0F0F0F0F0F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0F0",
      INIT_28 => X"F0F0F0F0F0F0F00000000000000000000000000000F0F0F0F0F0000000000000",
      INIT_29 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000000000F0",
      INIT_2A => X"F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0F0F0000000",
      INIT_2B => X"F0F0F0F00000000000F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0",
      INIT_2C => X"F0F0F0000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2D => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0",
      INIT_2E => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000",
      INIT_2F => X"F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_30 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_31 => X"00000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0",
      INIT_32 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000F0F0F0F0F0F0F0F0F0F0F0000000",
      INIT_33 => X"000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0",
      INIT_34 => X"0000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_7_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_7_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \num_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \num_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \num_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \num_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2222222222277777222222222222277722222222222222277777722222222222",
      INIT_01 => X"2222277777777777777772222222277722222222222222222222227777772222",
      INIT_02 => X"2222277777772222222222222777777777777777777222222222777222222222",
      INIT_03 => X"2222222777722222222222227777777772222222222222777777722222222222",
      INIT_04 => X"2222222777722222222222222222227777777777222222222227777777777222",
      INIT_05 => X"2227777777777777777777222222277777222222222222277777777777777777",
      INIT_06 => X"2777777777777222222222277777777772222222222227777777777722222222",
      INIT_07 => X"2222222277777777777722222222777777777777222222220777777222222222",
      INIT_08 => X"2222222777777722222222220777777777777777772222220777772222222222",
      INIT_09 => X"7777777777777222222222777777777777722222222207777777777777777777",
      INIT_0A => X"2222227777777777777722222200777777222222222777777777777722222222",
      INIT_0B => X"2200077777777777777722222200777772222222222222222777777777777772",
      INIT_0C => X"7777777777777772222222007777777777777777772222220077777772222222",
      INIT_0D => X"2222007777777222222277777000007777722222277777777777777722222222",
      INIT_0E => X"2222007777772222222222222227777700007777722222207777700007777772",
      INIT_0F => X"0000777770000000000222222200007777772222222200000000000000077722",
      INIT_10 => X"7770000007777722222777777000007777722222207777700000777772222222",
      INIT_11 => X"2222077770000000772222222077770000000777722222207777777722222277",
      INIT_12 => X"2222200007777772222222220000000000000777222222207777777722222222",
      INIT_13 => X"7700000007777722222077770000000077772222222000077777000000000222",
      INIT_14 => X"2220077772220000777222222007777777222220777722222000777772220777",
      INIT_15 => X"2222222777777700777222222007777777722222222222007777222000002222",
      INIT_16 => X"7772222000077772222222200077777222222222222222222000077777222222",
      INIT_17 => X"2220077770772222207777222222000777722207777222222000777722222007",
      INIT_18 => X"2220077777777722222222220077772222200222222220077772222200002222",
      INIT_19 => X"2200077777222222222222222222000077777222222222277777777777777222",
      INIT_1A => X"2222222000777722077772222222000777722220077772222220077772222222",
      INIT_1B => X"2220777777722222222222220077772222200022222222077770022222207777",
      INIT_1C => X"2222222200077777222222227777777777777777222222077770777772222222",
      INIT_1D => X"2222222007777222220777777222277777722222222220007777722222222222",
      INIT_1E => X"2200777772222222222222220777700222222007777222222200777722077772",
      INIT_1F => X"2277777777777777772222220777700777772222222220077777777772222222",
      INIT_20 => X"7777777777777222222222220007777722222222222222277777777777222222",
      INIT_21 => X"2200777722222220077772222222200777720777722222222207777222220077",
      INIT_22 => X"2200777700777772222222200077777777772222222220077777722222222222",
      INIT_23 => X"2220007777722222222222277777777777777222222077770000077777777222",
      INIT_24 => X"2222222007777200777722222222077777222200077777777777777222222222",
      INIT_25 => X"2200007777777722222222200077777772222222222200777722222222077772",
      INIT_26 => X"7777777777777777222220777700000007777772222200777700077777722222",
      INIT_27 => X"7222227777772222200777777777777722222222222222000777772222222222",
      INIT_28 => X"2200007777777222222222207777222222220777722222222207777200777777",
      INIT_29 => X"7777222200000777722222207777200077777722222220077777777722222222",
      INIT_2A => X"7777777777772222222222222007777722222222277777777777777777222220",
      INIT_2B => X"2007777222222200777722222222007777200777777777777777722222220777",
      INIT_2C => X"2007777200077777722222222777770002222222222220000777777722222222",
      INIT_2D => X"2222007777722222222777777000000777777222207777222222000077722222",
      INIT_2E => X"2222220077772007777777777777777222222277777770007777777222222222",
      INIT_2F => X"2277777000022222222222222000077777772222222007777222222200777722",
      INIT_30 => X"7700000000077772222077772222222200002222227777777777777777772222",
      INIT_31 => X"7777777722222222777777000000777777222222222222000777772222220777",
      INIT_32 => X"2222000007777772222222077772222222200777722222222077772200777777",
      INIT_33 => X"7722222222200022222777777777777777777772222277777222222222222222",
      INIT_34 => X"2220000077772222222222222000777772222207777022222200077772222077",
      INIT_35 => X"0077772222222007777222222220777722000777737777770022222220077772",
      INIT_36 => X"7777777777777777772220077772222222222222222222220000077777222222",
      INIT_37 => X"2222007777722222007777222222220077772220077772222222222222222077",
      INIT_38 => X"2222207777222000777700000002222222200777722222200077777222222222",
      INIT_39 => X"0777722222222222222222222222000077777222220077772222222200777722",
      INIT_3A => X"2222222200777722200777772222222222222200077777777777777777722220",
      INIT_3B => X"0002222222222207777222222220077772222222222222200777772222007777",
      INIT_3C => X"2222222200077772222220777722222222007777222222207777222200777770",
      INIT_3D => X"7722222222227722200000777700000000000222220777722222222777222222",
      INIT_3E => X"2222200777722222222222222000777772222077777222222220777722220077",
      INIT_3F => X"0777722222222007777222222077772222200777777222222222222207777222",
      INIT_40 => X"0777700000000022222200777722222277777222222222222220007777222220",
      INIT_41 => X"2222000777722220077777222222207777222200077777222222277772220000",
      INIT_42 => X"2227777722222000777777722222222222007777222222220777722222222222",
      INIT_43 => X"0777772222777772222222777777777777772222777777777722222000777772",
      INIT_44 => X"7222222777772222200777777222227777772222200777722222222222222200",
      INIT_45 => X"7777222222220077777722222277777722222222222222200777772220007777",
      INIT_46 => X"7777777777777722277777777777722222007777777777777722222200007777",
      INIT_47 => X"7777777777777722222207777222222222222222200777777777777772222227",
      INIT_48 => X"7777777772222222222222222200777772220007777777777777772222220077",
      INIT_49 => X"7777777222222000777777777777222222200007777777777222222007777777",
      INIT_4A => X"7772222222222222222200077777777777222222207777777777777722207777",
      INIT_4B => X"2222000777722220007777777777777222222200007777777777777222222200",
      INIT_4C => X"7777722222222220000777777777222220007777777777777772222222222222",
      INIT_4D => X"0077777777772222220077777777777777220007777777777222222000077777",
      INIT_4E => X"7777777702222222200007777777777722222222007772222222222222222200",
      INIT_4F => X"7777777222220000777777777777222222222222222222200777772222000777",
      INIT_50 => X"0000000000022220000000000022222222200007777770022222222222000000",
      INIT_51 => X"0077777772222222222000222222222222222222220000777777022222222000",
      INIT_52 => X"7777002222222222222222222200077222222000007777777022222222222000",
      INIT_53 => X"0000222222222200000000002222222222222200000007772222222000000777",
      INIT_54 => X"2222222222222222222220000000000222222220000000000000022222000000",
      INIT_55 => X"2222000002222222000000000002222222222222000000000002222222222000",
      INIT_56 => X"2222222222222222222000000022222222200000000000022222222222222222",
      INIT_57 => X"2000000222222222222222222222222222222222222222222222222222000000",
      INIT_58 => X"0000222222222222222220000000222222222222222222222222222222222222",
      INIT_59 => X"0002222222222222000000022222222222222222222222220022222222222000",
      INIT_5A => X"0000000000000000000000000000000000000000000000222222222222222222",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 3) => B"00000000000000000000000000000",
      DIADI(2 downto 0) => dina(2 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49\,
      DOADO(2 downto 0) => douta(2 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end num_blk_mem_gen_prim_width;

architecture STRUCTURE of num_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.num_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \num_blk_mem_gen_prim_width__parameterized0\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \num_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \num_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \num_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\num_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \num_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \num_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \num_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \num_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\num_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(2 downto 0) => dina(2 downto 0),
      douta(2 downto 0) => douta(2 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end num_blk_mem_gen_generic_cstr;

architecture STRUCTURE of num_blk_mem_gen_generic_cstr is
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\has_mux_a.A\: entity work.num_blk_mem_gen_mux
     port map (
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.num_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\num_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\num_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(2 downto 0) => dina(11 downto 9),
      douta(2 downto 0) => douta(11 downto 9),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_top : entity is "blk_mem_gen_top";
end num_blk_mem_gen_top;

architecture STRUCTURE of num_blk_mem_gen_top is
begin
\valid.cstr\: entity work.num_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end num_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of num_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.num_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of num_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of num_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of num_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of num_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of num_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of num_blk_mem_gen_v8_3_5 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of num_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of num_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of num_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of num_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     4.652585 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of num_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of num_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of num_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of num_blk_mem_gen_v8_3_5 : entity is "num.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of num_blk_mem_gen_v8_3_5 : entity is "num.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of num_blk_mem_gen_v8_3_5 : entity is 5778;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of num_blk_mem_gen_v8_3_5 : entity is 5778;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of num_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of num_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of num_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of num_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of num_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of num_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of num_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of num_blk_mem_gen_v8_3_5 : entity is 5778;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of num_blk_mem_gen_v8_3_5 : entity is 5778;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of num_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of num_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of num_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of num_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of num_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of num_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of num_blk_mem_gen_v8_3_5 : entity is "yes";
end num_blk_mem_gen_v8_3_5;

architecture STRUCTURE of num_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.num_blk_mem_gen_v8_3_5_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity num is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of num : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of num : entity is "num,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of num : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of num : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end num;

architecture STRUCTURE of num is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652585 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "num.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "num.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 5778;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 5778;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 5778;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 5778;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.num_blk_mem_gen_v8_3_5
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
