Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 15 17:44:03 2024
| Host         : DESKTOP-HONQQA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency           1           
TIMING-16  Warning   Large setup violation                      1000        
TIMING-18  Warning   Missing input or output delay              62          
TIMING-20  Warning   Non-clocked latch                          78          
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (23)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: waveform_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: waveform_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.858   -28627.930                  23660                34112        0.049        0.000                      0                34112        4.500        0.000                       0                 16987  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.858   -28627.930                  23660                34112        0.049        0.000                      0                34112        4.500        0.000                       0                 16987  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        23660  Failing Endpoints,  Worst Slack      -19.858ns,  Total Violation   -28627.930ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.858ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.820ns  (logic 14.201ns (47.623%)  route 15.619ns (52.377%))
  Logic Levels:           47  (CARRY4=31 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    33.778 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.778    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.091 r  signal_generator/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.309    34.400    signal_generator/plusOp_inferred__0/i__carry__0_n_5
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.306    34.706 r  signal_generator/combined_signal_unsigned[7]_i_2/O
                         net (fo=1, routed)           0.162    34.868    signal_generator/combined_signal_unsigned__0[7]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.124    34.992 r  signal_generator/combined_signal_unsigned[7]_i_1/O
                         net (fo=1, routed)           0.000    34.992    signal_generator/combined_signal_unsigned[7]_i_1_n_1
    SLICE_X4Y30          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.509    14.881    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    15.133    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -34.992    
  -------------------------------------------------------------------
                         slack                                -19.858    

Slack (VIOLATED) :        -19.576ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.543ns  (logic 14.095ns (47.710%)  route 15.448ns (52.290%))
  Logic Levels:           46  (CARRY4=31 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    33.778 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.778    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.112 r  signal_generator/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.299    34.412    signal_generator/plusOp_inferred__0/i__carry__0_n_7
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.303    34.715 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    34.715    signal_generator/combined_signal_unsigned[5]_i_1_n_1
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.512    14.884    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.031    15.138    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -34.715    
  -------------------------------------------------------------------
                         slack                                -19.576    

Slack (VIOLATED) :        -19.476ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.443ns  (logic 13.999ns (47.546%)  route 15.444ns (52.454%))
  Logic Levels:           46  (CARRY4=31 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    33.778 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.778    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.017 r  signal_generator/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.296    34.313    signal_generator/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.302    34.615 r  signal_generator/combined_signal_unsigned[6]_i_3/O
                         net (fo=1, routed)           0.000    34.615    signal_generator/combined_signal_unsigned[6]_i_3_n_1
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.512    14.884    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.031    15.138    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -34.615    
  -------------------------------------------------------------------
                         slack                                -19.476    

Slack (VIOLATED) :        -19.457ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.425ns  (logic 13.979ns (47.507%)  route 15.446ns (52.493%))
  Logic Levels:           46  (CARRY4=31 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    33.778 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.778    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.000 r  signal_generator/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.298    34.298    signal_generator/plusOp_inferred__0/i__carry__0_n_8
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.299    34.597 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    34.597    signal_generator/combined_signal_unsigned[4]_i_1_n_1
    SLICE_X5Y33          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.513    14.885    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.032    15.140    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -34.597    
  -------------------------------------------------------------------
                         slack                                -19.457    

Slack (VIOLATED) :        -19.394ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.361ns  (logic 13.775ns (46.916%)  route 15.586ns (53.084%))
  Logic Levels:           45  (CARRY4=30 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.860    33.793 r  signal_generator/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.438    34.231    signal_generator/plusOp_inferred__0/i__carry_n_6
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.302    34.533 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    34.533    signal_generator/combined_signal_unsigned[2]_i_1_n_1
    SLICE_X5Y33          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.513    14.885    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031    15.139    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -34.533    
  -------------------------------------------------------------------
                         slack                                -19.394    

Slack (VIOLATED) :        -19.321ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.289ns  (logic 13.838ns (47.247%)  route 15.451ns (52.753%))
  Logic Levels:           45  (CARRY4=30 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.919    33.852 r  signal_generator/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.302    34.155    signal_generator/plusOp_inferred__0/i__carry_n_5
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.306    34.461 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    34.461    signal_generator/combined_signal_unsigned[3]_i_1_n_1
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.512    14.884    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.032    15.139    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -34.461    
  -------------------------------------------------------------------
                         slack                                -19.321    

Slack (VIOLATED) :        -19.090ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.105ns  (logic 13.653ns (46.909%)  route 15.452ns (53.091%))
  Logic Levels:           45  (CARRY4=30 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.737    33.670 r  signal_generator/plusOp_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.303    33.974    signal_generator/plusOp_inferred__0/i__carry_n_7
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.303    34.277 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    34.277    signal_generator/combined_signal_unsigned[1]_i_1_n_1
    SLICE_X6Y31          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.510    14.882    signal_generator/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.081    15.186    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -34.277    
  -------------------------------------------------------------------
                         slack                                -19.090    

Slack (VIOLATED) :        -18.955ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.919ns  (logic 13.472ns (46.585%)  route 15.447ns (53.415%))
  Logic Levels:           45  (CARRY4=30 LUT1=1 LUT2=1 LUT3=4 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.620     5.172    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.190     5.818    signal_generator/combined_signal[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     5.942 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.360     6.302    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.014    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.131    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.454 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=8, routed)           0.880     8.334    signal_generator/L3[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.306     8.640 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=6, routed)           0.319     8.960    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.084 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.642     9.726    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.111 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.111    signal_generator/L0__5_carry_n_1
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.339 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.694    11.033    signal_generator/L0__5_carry__0_n_2
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.313    11.346 r  signal_generator/i__carry__0_i_84/O
                         net (fo=1, routed)           0.000    11.346    signal_generator/i__carry__0_i_84_n_1
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.896 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.887    12.783    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.378 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.378    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.495 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.428    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.552    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.102 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.102    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           1.068    16.283    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.407 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.407    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.957 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.957    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.945    18.016    signal_generator/i__carry__0_i_34_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    18.140 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    18.140    signal_generator/i__carry__0_i_43_n_1
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.673 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.673    signal_generator/i__carry__0_i_11_n_1
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.943    19.733    signal_generator/i__carry__0_i_10_n_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.857 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.857    signal_generator/i__carry__0_i_33_n_1
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.407 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.407    signal_generator/i__carry__0_i_9_n_1
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.521 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.941    21.462    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124    21.586 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.586    signal_generator/i__carry__0_i_47_n_1
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.136 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.136    signal_generator/i__carry__0_i_16_n_1
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.960    23.210    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.334    signal_generator/i__carry__0_i_51_n_1
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.884 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.884    signal_generator/i__carry__0_i_21_n_1
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.105    25.103    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    25.227 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    25.227    signal_generator/i__carry_i_14_n_1
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.777 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.777    signal_generator/i__carry_i_6__0_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.891 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.937    26.828    signal_generator/i__carry__0_i_8_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.408 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.408    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.522 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.975    28.497    signal_generator/i__carry_i_5__0_n_1
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124    28.621 r  signal_generator/L0__343_carry_i_20/O
                         net (fo=1, routed)           0.000    28.621    signal_generator/L0__343_carry_i_20_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.154 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.906    30.060    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.124    30.184 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.184    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.717 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.968    31.685    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.124    31.809 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.809    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.210 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.210    signal_generator/L0__343_carry_n_1
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.438 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.495    32.933    signal_generator/L0__343_carry__0_n_2
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.560    33.493 r  signal_generator/plusOp_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.299    33.792    signal_generator/plusOp_inferred__0/i__carry_n_8
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299    34.091 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    34.091    signal_generator/combined_signal_unsigned[0]_i_1_n_1
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.512    14.884    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.029    15.136    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -34.091    
  -------------------------------------------------------------------
                         slack                                -18.955    

Slack (VIOLATED) :        -5.726ns  (required time - arrival time)
  Source:                 recorder/b_in_data_in_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[241][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.609ns  (logic 0.940ns (6.022%)  route 14.669ns (93.978%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.551     5.102    recorder/CLK_IBUF_BUFG
    SLICE_X39Y94         FDRE                                         r  recorder/b_in_data_in_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  recorder/b_in_data_in_reg[2]_rep/Q
                         net (fo=178, routed)         8.821    14.379    recorder/signal_buffer_in/buffer_array_reg[344][2]_0
    SLICE_X17Y135        LUT4 (Prop_lut4_I2_O)        0.152    14.531 r  recorder/signal_buffer_in/buffer_array[9][2]_i_2__0/O
                         net (fo=55, routed)          5.848    20.380    recorder/signal_buffer_in/buffer_array[9][2]_i_2__0_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I3_O)        0.332    20.712 r  recorder/signal_buffer_in/buffer_array[241][2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.712    recorder/signal_buffer_in/buffer_array[241][2]_i_1__0_n_1
    SLICE_X33Y97         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[241][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.433    14.804    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[241][2]/C
                         clock pessimism              0.188    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.029    14.986    recorder/signal_buffer_in/buffer_array_reg[241][2]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -20.712    
  -------------------------------------------------------------------
                         slack                                 -5.726    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 recorder/b_in_data_in_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[233][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.661ns  (logic 0.940ns (6.002%)  route 14.721ns (93.998%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.551     5.102    recorder/CLK_IBUF_BUFG
    SLICE_X39Y94         FDRE                                         r  recorder/b_in_data_in_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  recorder/b_in_data_in_reg[2]_rep/Q
                         net (fo=178, routed)         8.821    14.379    recorder/signal_buffer_in/buffer_array_reg[344][2]_0
    SLICE_X17Y135        LUT4 (Prop_lut4_I2_O)        0.152    14.531 r  recorder/signal_buffer_in/buffer_array[9][2]_i_2__0/O
                         net (fo=55, routed)          5.900    20.432    recorder/signal_buffer_in/buffer_array[9][2]_i_2__0_n_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I3_O)        0.332    20.764 r  recorder/signal_buffer_in/buffer_array[233][2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.764    recorder/signal_buffer_in/buffer_array[233][2]_i_1__0_n_1
    SLICE_X32Y104        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[233][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.606    14.977    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[233][2]/C
                         clock pessimism              0.188    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)        0.029    15.159    recorder/signal_buffer_in/buffer_array_reg[233][2]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 -5.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[277][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[276][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.524%)  route 0.197ns (48.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.569     1.482    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[277][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  recorder/signal_buffer_out/buffer_array_reg[277][5]/Q
                         net (fo=1, routed)           0.197     1.843    recorder/signal_buffer_out/buffer_array_reg_n_1_[277][5]
    SLICE_X55Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  recorder/signal_buffer_out/buffer_array[276][5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    recorder/signal_buffer_out/buffer_array[276]1_out[5]
    SLICE_X55Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[276][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.833     1.992    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[276][5]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.092     1.839    recorder/signal_buffer_out/buffer_array_reg[276][5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[485][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[484][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.434%)  route 0.215ns (53.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.561     1.474    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[485][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  recorder/signal_buffer_out/buffer_array_reg[485][7]/Q
                         net (fo=1, routed)           0.215     1.830    recorder/signal_buffer_out/buffer_array_reg_n_1_[485][7]
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.875 r  recorder/signal_buffer_out/buffer_array[484][7]_i_2/O
                         net (fo=1, routed)           0.000     1.875    recorder/signal_buffer_out/buffer_array[484]1_out[7]
    SLICE_X35Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[484][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.825     1.983    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[484][7]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.092     1.825    recorder/signal_buffer_out/buffer_array_reg[484][7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[673][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[672][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.241%)  route 0.225ns (54.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.561     1.474    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[673][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  recorder/signal_buffer_out/buffer_array_reg[673][6]/Q
                         net (fo=1, routed)           0.225     1.841    recorder/signal_buffer_out/buffer_array_reg_n_1_[673][6]
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.886 r  recorder/signal_buffer_out/buffer_array[672][6]_i_1/O
                         net (fo=1, routed)           0.000     1.886    recorder/signal_buffer_out/buffer_array[672][6]_i_1_n_1
    SLICE_X37Y38         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.832     1.990    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][6]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     1.832    recorder/signal_buffer_out/buffer_array_reg[672][6]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[289][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[288][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.453%)  route 0.223ns (54.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.566     1.479    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[289][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  recorder/signal_buffer_out/buffer_array_reg[289][7]/Q
                         net (fo=1, routed)           0.223     1.844    recorder/signal_buffer_out/buffer_array_reg_n_1_[289][7]
    SLICE_X37Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.889 r  recorder/signal_buffer_out/buffer_array[288][7]_i_2/O
                         net (fo=1, routed)           0.000     1.889    recorder/signal_buffer_out/buffer_array[288]1_out[7]
    SLICE_X37Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[288][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.828     1.987    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[288][7]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.834    recorder/signal_buffer_out/buffer_array_reg[288][7]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[273][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[272][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.571     1.484    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[273][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  recorder/signal_buffer_out/buffer_array_reg[273][7]/Q
                         net (fo=1, routed)           0.253     1.878    recorder/signal_buffer_out/buffer_array_reg_n_1_[273][7]
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.923 r  recorder/signal_buffer_out/buffer_array[272][7]_i_2/O
                         net (fo=1, routed)           0.000     1.923    recorder/signal_buffer_out/buffer_array[272][7]_i_2_n_1
    SLICE_X56Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[272][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.833     1.992    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[272][7]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.121     1.868    recorder/signal_buffer_out/buffer_array_reg[272][7]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[281][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[280][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.569     1.482    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[281][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  recorder/signal_buffer_out/buffer_array_reg[281][1]/Q
                         net (fo=1, routed)           0.231     1.877    recorder/signal_buffer_out/buffer_array_reg_n_1_[281][1]
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.922 r  recorder/signal_buffer_out/buffer_array[280][1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    recorder/signal_buffer_out/buffer_array[280]1_out[1]
    SLICE_X50Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[280][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.833     1.992    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[280][1]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.120     1.867    recorder/signal_buffer_out/buffer_array_reg[280][1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[219][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[218][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.279%)  route 0.225ns (54.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.554     1.467    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[219][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  recorder/signal_buffer_out/buffer_array_reg[219][5]/Q
                         net (fo=1, routed)           0.225     1.833    recorder/signal_buffer_out/buffer_array_reg[219]_3[5]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  recorder/signal_buffer_out/buffer_array[218][5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    recorder/signal_buffer_out/buffer_array[218][5]_i_1_n_1
    SLICE_X37Y69         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[218][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.817     1.976    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[218][5]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     1.818    recorder/signal_buffer_out/buffer_array_reg[218][5]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[800][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[799][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.143%)  route 0.235ns (55.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.557     1.470    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[800][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  recorder/signal_buffer_out/buffer_array_reg[800][1]/Q
                         net (fo=1, routed)           0.235     1.847    recorder/signal_buffer_out/buffer_array_reg_n_1_[800][1]
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.892 r  recorder/signal_buffer_out/buffer_array[799][1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    recorder/signal_buffer_out/buffer_array[799]1_out[1]
    SLICE_X32Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[799][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.823     1.982    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[799][1]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.091     1.823    recorder/signal_buffer_out/buffer_array_reg[799][1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[328][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[327][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.999%)  route 0.237ns (56.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.633     1.547    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X36Y131        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[328][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  recorder/signal_buffer_in/buffer_array_reg[328][7]/Q
                         net (fo=1, routed)           0.237     1.925    recorder/signal_buffer_in/buffer_array_reg_n_1_[328][7]
    SLICE_X35Y130        LUT5 (Prop_lut5_I4_O)        0.045     1.970 r  recorder/signal_buffer_in/buffer_array[327][7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.970    recorder/signal_buffer_in/buffer_array[327][7]_i_2__0_n_1
    SLICE_X35Y130        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[327][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.904     2.062    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X35Y130        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[327][7]/C
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y130        FDRE (Hold_fdre_C_D)         0.092     1.901    recorder/signal_buffer_in/buffer_array_reg[327][7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[943][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[942][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.009%)  route 0.158ns (45.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.674     1.588    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[943][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  recorder/signal_buffer_in/buffer_array_reg[943][5]/Q
                         net (fo=1, routed)           0.158     1.887    recorder/signal_buffer_in/buffer_array_reg_n_1_[943][5]
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.932 r  recorder/signal_buffer_in/buffer_array[942][5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.932    recorder/signal_buffer_in/buffer_array[942][5]_i_1__0_n_1
    SLICE_X0Y98          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[942][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.863     2.021    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[942][5]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092     1.863    recorder/signal_buffer_in/buffer_array_reg[942][5]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     playback_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     recording_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     waveform_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     waveform_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y56     PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y55     PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y55     PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y55     PWM/pwm_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     playback_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     playback_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     recording_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     recording_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     playback_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     playback_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     recording_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     recording_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     waveform_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.363ns  (logic 17.944ns (39.557%)  route 27.419ns (60.443%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.690    41.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.360    41.542 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12/O
                         net (fo=2, routed)           1.175    42.717    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12_n_1
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.326    43.043 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_3/O
                         net (fo=1, routed)           1.266    44.309    signal_generator/single_signal_generator/saw/signal_val0[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.124    44.433 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           0.930    45.363    signal_generator/single_signal_generator/saw_n_3
    SLICE_X5Y21          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.164ns  (logic 17.944ns (40.630%)  route 26.220ns (59.370%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.690    41.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.360    41.542 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12/O
                         net (fo=2, routed)           0.676    42.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12_n_1
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.326    42.544 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3/O
                         net (fo=1, routed)           0.813    43.357    signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3_n_1
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124    43.481 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.683    44.164    signal_generator/single_signal_generator/triangle_n_6
    SLICE_X3Y21          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.989ns  (logic 17.714ns (40.269%)  route 26.275ns (59.731%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.084    40.576    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.332    40.908 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           1.037    41.945    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124    42.069 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_3/O
                         net (fo=1, routed)           1.292    43.362    signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_3_n_1
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124    43.486 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.504    43.989    signal_generator/single_signal_generator/triangle_n_7
    SLICE_X7Y25          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.523ns  (logic 17.820ns (40.944%)  route 25.703ns (59.056%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.650    41.142    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.358    41.500 r  signal_generator/single_signal_generator/triangle/signal_val_reg[2]_i_3/O
                         net (fo=1, routed)           0.893    42.394    signal_generator/single_signal_generator/saw/signal_val0[1]
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.328    42.722 r  signal_generator/single_signal_generator/saw/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.801    43.523    signal_generator/single_signal_generator/saw_n_6
    SLICE_X6Y23          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.507ns  (logic 17.714ns (40.715%)  route 25.793ns (59.285%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.347    40.839    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.332    41.171 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_6/O
                         net (fo=1, routed)           0.680    41.851    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_6_n_1
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124    41.975 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_2/O
                         net (fo=1, routed)           0.801    42.777    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_2_n_1
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124    42.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.606    43.507    signal_generator/single_signal_generator/triangle_n_8
    SLICE_X0Y21          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.270ns  (logic 17.590ns (40.652%)  route 25.680ns (59.348%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.640    41.132    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.332    41.464 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_3/O
                         net (fo=1, routed)           1.086    42.550    signal_generator/single_signal_generator/saw/signal_val0[2]
    SLICE_X6Y23          LUT6 (Prop_lut6_I1_O)        0.124    42.674 r  signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.596    43.270    signal_generator/single_signal_generator/saw_n_5
    SLICE_X6Y23          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.254ns  (logic 17.714ns (40.953%)  route 25.540ns (59.047%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.084    40.576    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.332    40.908 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           0.503    41.411    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    41.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_3/O
                         net (fo=1, routed)           1.094    42.629    signal_generator/single_signal_generator/saw/signal_val0[3]
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124    42.753 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.501    43.254    signal_generator/single_signal_generator/saw_n_4
    SLICE_X5Y25          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.071ns  (logic 17.590ns (40.839%)  route 25.481ns (59.161%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.360    39.492 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.650    41.142    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X8Y17          LUT4 (Prop_lut4_I2_O)        0.332    41.474 r  signal_generator/single_signal_generator/triangle/signal_val_reg[1]_i_3/O
                         net (fo=1, routed)           0.929    42.404    signal_generator/single_signal_generator/saw/signal_val0[0]
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    42.528 r  signal_generator/single_signal_generator/saw/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.544    43.071    signal_generator/single_signal_generator/saw_n_7
    SLICE_X6Y23          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.498ns  (logic 17.230ns (41.520%)  route 24.268ns (58.480%))
  Logic Levels:           41  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y6          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          0.738     1.565    signal_generator/single_signal_generator/triangle/Q[12]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     5.406 r  signal_generator/single_signal_generator/triangle/multOp__0/P[15]
                         net (fo=20, routed)          2.034     7.440    signal_generator/single_signal_generator/triangle/multOp__0_n_91
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475/O
                         net (fo=18, routed)          0.887     8.479    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_475_n_1
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.805 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637/O
                         net (fo=1, routed)           0.000     8.805    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_637_n_1
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.448 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566/O[3]
                         net (fo=2, routed)           0.844    10.292    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_566_n_5
    SLICE_X33Y6          LUT3 (Prop_lut3_I2_O)        0.307    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454/O
                         net (fo=2, routed)           0.816    11.415    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_454_n_1
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.124    11.539 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458/O
                         net (fo=1, routed)           0.000    11.539    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_458_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.940 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359/CO[3]
                         net (fo=1, routed)           0.000    11.940    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_359_n_1
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293/CO[3]
                         net (fo=1, routed)           0.000    12.054    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_293_n_1
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246/O[1]
                         net (fo=3, routed)           0.830    13.218    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_246_n_7
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.303    13.521 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291/O
                         net (fo=1, routed)           0.000    13.521    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_291_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.071 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245/CO[3]
                         net (fo=4, routed)           1.369    15.440    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_245_n_1
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.564 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242/O
                         net (fo=2, routed)           0.891    16.455    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_242_n_1
    SLICE_X15Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.607 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222/O
                         net (fo=3, routed)           0.807    17.414    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_222_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.354    17.768 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221/O
                         net (fo=1, routed)           0.947    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_221_n_1
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.354    19.069 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.444    20.514    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.376    20.890 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.555    21.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.332    21.777 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    21.777    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.357 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.682    23.039    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.302    23.341 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.839    24.180    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.304 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.304    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.680 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.680    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.003 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[1]
                         net (fo=7, routed)           1.261    26.263    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_7
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.306    26.569 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35/O
                         net (fo=1, routed)           0.000    26.569    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_35_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.209 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.837    28.047    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.306    28.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.333    28.685    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.211 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.211    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.325    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.439 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.439    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_1
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.773 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13/O[1]
                         net (fo=12, routed)          1.043    30.816    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_13_n_7
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.303    31.119 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387/O
                         net (fo=1, routed)           0.000    31.119    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_387_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.663 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/O[2]
                         net (fo=3, routed)           0.818    32.481    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_6
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.301    32.782 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255/O
                         net (fo=2, routed)           0.827    33.609    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_255_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.152    33.761 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118/O
                         net (fo=2, routed)           0.809    34.570    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_118_n_1
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.326    34.896 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122/O
                         net (fo=1, routed)           0.000    34.896    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_122_n_1
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.143 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/O[0]
                         net (fo=3, routed)           1.281    36.424    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_8
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.327    36.751 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108/O
                         net (fo=1, routed)           0.646    37.397    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_108_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    38.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.155    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_32_n_1
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.312 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.821    39.132    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X29Y13         LUT5 (Prop_lut5_I0_O)        0.332    39.464 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_3/O
                         net (fo=1, routed)           1.182    40.646    signal_generator/single_signal_generator/saw/signal_val_reg[0]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.124    40.770 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.728    41.498    signal_generator/single_signal_generator/saw_n_8
    SLICE_X7Y25          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.512ns  (logic 5.422ns (30.960%)  route 12.090ns (69.040%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         4.921     6.427    CPU_RESETN_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.152     6.579 r  SD_RESET_OBUF_inst_i_1/O
                         net (fo=77, routed)          7.169    13.748    SD_RESET_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.764    17.512 r  SD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000    17.512    SD_RESET
    E2                                                                r  SD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[5]/G
    SLICE_X7Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[5]/Q
                         net (fo=1, routed)           0.110     0.268    signal_generator/single_signal_generator/signal_val[5]
    SLICE_X7Y25          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[3]/G
    SLICE_X6Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/signal_val_reg[3]/Q
                         net (fo=1, routed)           0.100     0.278    signal_generator/single_signal_generator/signal_val[3]
    SLICE_X4Y23          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.178ns (62.706%)  route 0.106ns (37.294%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[2]/G
    SLICE_X6Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/signal_val_reg[2]/Q
                         net (fo=1, routed)           0.106     0.284    signal_generator/single_signal_generator/signal_val[2]
    SLICE_X4Y23          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[1]/G
    SLICE_X6Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/signal_val_reg[1]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/single_signal_generator/signal_val[1]
    SLICE_X6Y23          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.158ns (49.424%)  route 0.162ns (50.576%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[4]/G
    SLICE_X0Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[4]/Q
                         net (fo=1, routed)           0.162     0.320    signal_generator/single_signal_generator/signal_val[4]
    SLICE_X0Y21          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[0]/G
    SLICE_X7Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[0]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/single_signal_generator/signal_val[0]
    SLICE_X7Y25          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.158ns (35.212%)  route 0.291ns (64.788%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[6]/G
    SLICE_X5Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[6]/Q
                         net (fo=1, routed)           0.291     0.449    signal_generator/single_signal_generator/signal_val[6]
    SLICE_X5Y25          LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.158ns (33.206%)  route 0.318ns (66.794%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[0]/G
    SLICE_X33Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[0]/Q
                         net (fo=3, routed)           0.318     0.476    signal_generator/single_signal_generator/sine_addr[0]
    SLICE_X12Y1          LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/saw_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.158ns (31.981%)  route 0.336ns (68.019%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[5]/G
    SLICE_X29Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[5]/Q
                         net (fo=3, routed)           0.336     0.494    signal_generator/single_signal_generator/sine_addr[5]
    SLICE_X12Y7          LDCE                                         r  signal_generator/single_signal_generator/saw_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.158ns (31.981%)  route 0.336ns (68.019%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[5]/G
    SLICE_X29Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[5]/Q
                         net (fo=3, routed)           0.336     0.494    signal_generator/single_signal_generator/sine_addr[5]
    SLICE_X13Y7          LDCE                                         r  signal_generator/single_signal_generator/sine_in_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.449ns  (logic 8.800ns (32.061%)  route 18.649ns (67.939%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.750    23.603    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I1_O)        0.124    23.727 r  seven_seg_display/anode_select/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.282    29.009    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    32.548 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.548    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.326ns  (logic 9.025ns (33.025%)  route 18.302ns (66.975%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.750    23.603    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I1_O)        0.150    23.753 r  seven_seg_display/anode_select/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.935    28.688    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.738    32.426 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.426    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.684ns  (logic 8.797ns (32.969%)  route 17.886ns (67.031%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.662    23.515    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I1_O)        0.124    23.639 r  seven_seg_display/anode_select/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.608    28.247    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    31.783 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.783    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.171ns  (logic 8.779ns (33.545%)  route 17.392ns (66.455%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667    23.520    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.124    23.644 r  seven_seg_display/anode_select/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.108    27.752    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    31.270 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.270    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.491ns  (logic 9.031ns (35.430%)  route 16.460ns (64.570%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667    23.520    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.153    23.673 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.176    26.849    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.741    30.591 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.591    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.184ns  (logic 8.767ns (34.810%)  route 16.417ns (65.190%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.748    23.601    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.124    23.725 r  seven_seg_display/anode_select/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.053    26.778    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    30.283 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.283    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.061ns  (logic 9.031ns (36.035%)  route 16.030ns (63.965%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.548     5.099    recorder/CLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  recorder/recording_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  recorder/recording_length_reg[17]/Q
                         net (fo=53, routed)          2.649     8.267    recorder/recording_length_out[13]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  recorder/CA_OBUF[6]_inst_i_230/O
                         net (fo=1, routed)           0.669     9.060    recorder/CA_OBUF[6]_inst_i_230_n_1
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.154     9.214 r  recorder/CA_OBUF[6]_inst_i_127/O
                         net (fo=2, routed)           0.719     9.933    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_449_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I0_O)        0.327    10.260 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.000    10.260    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_131_n_1
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.658 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.658    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.992 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[1]
                         net (fo=14, routed)          1.211    12.203    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82_n_7
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.303    12.506 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448/O
                         net (fo=1, routed)           0.000    12.506    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_448_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.056 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    13.056    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.390 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           1.113    14.502    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.303    14.805 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.805    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.206 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    15.206    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           1.113    16.548    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.339    16.887 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           1.146    18.032    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.328    18.360 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           0.770    19.130    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           1.249    20.503    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.628 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.949    21.576    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.029    22.730    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.854 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.748    23.601    seven_seg_display/anode_select/digit[2]
    SLICE_X13Y84         LUT4 (Prop_lut4_I1_O)        0.150    23.751 r  seven_seg_display/anode_select/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.665    26.416    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.744    30.160 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.160    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 playback_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.490ns  (logic 4.126ns (33.033%)  route 8.364ns (66.967%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.632     5.184    CLK_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  playback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 f  playback_reg/Q
                         net (fo=34, routed)          3.474     9.114    seven_seg_display/anode_select/led_OBUF[1]
    SLICE_X14Y82         LUT3 (Prop_lut3_I2_O)        0.124     9.238 r  seven_seg_display/anode_select/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.890    14.128    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    17.674 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.674    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 playback_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.145ns  (logic 4.345ns (35.771%)  route 7.801ns (64.229%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.632     5.184    CLK_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  playback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 f  playback_reg/Q
                         net (fo=34, routed)          2.915     8.554    seven_seg_display/anode_select/led_OBUF[1]
    SLICE_X14Y84         LUT3 (Prop_lut3_I1_O)        0.150     8.704 r  seven_seg_display/anode_select/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.886    13.591    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.739    17.329 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.329    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.516ns  (logic 4.474ns (38.853%)  route 7.042ns (61.147%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.549     5.100    recorder/CLK_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  recorder/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  recorder/FSM_sequential_state_reg[3]/Q
                         net (fo=68, routed)          3.376     8.895    recorder/state__0[3]
    SLICE_X14Y83         LUT4 (Prop_lut4_I3_O)        0.325     9.220 r  recorder/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.666    12.886    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.730    16.616 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.616    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.050%)  route 0.230ns (61.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.558     1.471    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=11, routed)          0.230     1.842    signal_generator/single_signal_generator/sine_addr2_4
    SLICE_X11Y21         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.164ns (40.225%)  route 0.244ns (59.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.558     1.471    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=6, routed)           0.244     1.879    signal_generator/single_signal_generator/sine_addr2_2
    SLICE_X13Y21         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.359%)  route 0.295ns (67.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.556     1.469    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=10, routed)          0.295     1.905    signal_generator/single_signal_generator/sine_addr2_1
    SLICE_X12Y16         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.164ns (26.290%)  route 0.460ns (73.710%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.556     1.469    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=10, routed)          0.460     2.093    signal_generator/single_signal_generator/sine_addr2_0
    SLICE_X12Y16         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.128ns (19.694%)  route 0.522ns (80.306%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.583     1.496    signal_generator/CLK_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.624 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=8, routed)           0.522     2.146    signal_generator/single_signal_generator/sine_addr2_3
    SLICE_X10Y21         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.141ns (20.719%)  route 0.540ns (79.281%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.583     1.496    signal_generator/CLK_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=12, routed)          0.540     2.177    signal_generator/single_signal_generator/sine_addr2_5
    SLICE_X11Y21         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.186ns (25.858%)  route 0.533ns (74.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.585     1.498    CLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.335     1.974    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.045     2.019 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.199     2.218    signal_generator/single_signal_generator/saw_n_4
    SLICE_X5Y25          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.186ns (24.919%)  route 0.560ns (75.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.585     1.498    CLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.364     2.003    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.045     2.048 r  signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.197     2.245    signal_generator/single_signal_generator/saw_n_5
    SLICE_X6Y23          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.782ns  (logic 0.186ns (23.774%)  route 0.596ns (76.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.585     1.498    CLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.408     2.047    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.045     2.092 r  signal_generator/single_signal_generator/saw/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.189     2.281    signal_generator/single_signal_generator/saw_n_7
    SLICE_X6Y23          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.231ns (28.305%)  route 0.585ns (71.695%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.585     1.498    CLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.333     1.973    signal_generator/single_signal_generator/multOp_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.045     2.018 r  signal_generator/single_signal_generator/signal_val_reg[5]_i_7/O
                         net (fo=1, routed)           0.052     2.070    signal_generator/single_signal_generator/triangle/signal_val_reg[5]_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.045     2.115 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.200     2.314    signal_generator/single_signal_generator/triangle_n_7
    SLICE_X7Y25          LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         17206 Endpoints
Min Delay         17206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[443][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.979ns  (logic 1.878ns (11.060%)  route 15.101ns (88.940%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.481    15.978    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.124    16.102 r  recorder/signal_buffer_out/buffer_array[443][7]_i_1/O
                         net (fo=8, routed)           0.878    16.979    recorder/signal_buffer_out/buffer_array[443][7]_i_1_n_1
    SLICE_X52Y16         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[443][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.448     4.820    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[443][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.878ns (11.078%)  route 15.073ns (88.922%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.541    16.951    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X54Y20         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[435][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.878ns (11.089%)  route 15.056ns (88.911%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.789    16.286    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.410 r  recorder/signal_buffer_out/buffer_array[435][7]_i_1/O
                         net (fo=8, routed)           0.524    16.934    recorder/signal_buffer_out/buffer_array[435][7]_i_1_n_1
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.444     4.816    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[435][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[443][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.856ns  (logic 1.878ns (11.140%)  route 14.978ns (88.860%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.123     6.629    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X37Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          4.620    11.373    recorder/signal_buffer_out/b_out_rst1
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.497 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         4.481    15.978    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.124    16.102 r  recorder/signal_buffer_out/buffer_array[443][7]_i_1/O
                         net (fo=8, routed)           0.755    16.856    recorder/signal_buffer_out/buffer_array[443][7]_i_1_n_1
    SLICE_X50Y16         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[443][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       1.448     4.820    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[443][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.286ns (63.065%)  route 0.167ns (36.935%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[7]/G
    SLICE_X2Y25          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/sine_signal_reg[7]/Q
                         net (fo=1, routed)           0.052     0.230    signal_generator/single_signal_generator/sine_signal[7]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.275 r  signal_generator/single_signal_generator/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    signal_generator/single_signal_generator_n_10
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.338 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.115     0.453    signal_generator/in3[7]
    SLICE_X3Y26          FDRE                                         r  signal_generator/combined_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.853     2.011    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  signal_generator/combined_signal_reg[7]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.269ns (48.854%)  route 0.282ns (51.146%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[6]/G
    SLICE_X5Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[6]/Q
                         net (fo=1, routed)           0.282     0.440    signal_generator/single_signal_generator/sine_signal[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.485 r  signal_generator/single_signal_generator/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     0.485    signal_generator/single_signal_generator_n_11
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.551 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     0.551    signal_generator/in3[6]
    SLICE_X3Y25          FDRE                                         r  signal_generator/combined_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.852     2.010    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  signal_generator/combined_signal_reg[6]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.336ns (58.011%)  route 0.243ns (41.989%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[8]/G
    SLICE_X5Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.135     0.293    signal_generator/sine_signal[8]
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.471 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.109     0.579    signal_generator/in3[11]
    SLICE_X0Y27          FDRE                                         r  signal_generator/combined_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.855     2.013    signal_generator/CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  signal_generator/combined_signal_reg[11]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.392ns (67.064%)  route 0.193ns (32.936%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[7]/G
    SLICE_X2Y25          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/sine_signal_reg[7]/Q
                         net (fo=1, routed)           0.052     0.230    signal_generator/single_signal_generator/sine_signal[7]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.275 r  signal_generator/single_signal_generator/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    signal_generator/single_signal_generator_n_10
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.390 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.390    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.444 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.140     0.585    signal_generator/in3[8]
    SLICE_X3Y26          FDRE                                         r  signal_generator/combined_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.853     2.011    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  signal_generator/combined_signal_reg[8]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            button_sync/BTNR_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.232ns (39.253%)  route 0.360ns (60.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.592    button_sync/BTNR_IBUF
    SLICE_X0Y31          FDCE                                         r  button_sync/BTNR_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.859     2.017    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  button_sync/BTNR_ff1_reg/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.273ns (44.963%)  route 0.334ns (55.037%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X7Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.195     0.353    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.398 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.398    signal_generator/single_signal_generator_n_9
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.468 r  signal_generator/combined_signal0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.139     0.607    signal_generator/in3[0]
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.852     2.010    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  signal_generator/combined_signal_reg[0]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.315ns (51.709%)  route 0.294ns (48.291%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[8]/G
    SLICE_X5Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.135     0.293    signal_generator/sine_signal[8]
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.450 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.159     0.609    signal_generator/in3[10]
    SLICE_X0Y27          FDRE                                         r  signal_generator/combined_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.855     2.013    signal_generator/CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  signal_generator/combined_signal_reg[10]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_sync/BTNL_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.246ns (39.498%)  route 0.377ns (60.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.623    button_sync/BTNL_IBUF
    SLICE_X1Y27          FDCE                                         r  button_sync/BTNL_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.855     2.013    button_sync/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  button_sync/BTNL_ff1_reg/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.282ns (44.367%)  route 0.354ns (55.633%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[8]/G
    SLICE_X5Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.135     0.293    signal_generator/sine_signal[8]
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.417 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.219     0.636    signal_generator/in3[9]
    SLICE_X3Y27          FDRE                                         r  signal_generator/combined_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.855     2.013    signal_generator/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  signal_generator/combined_signal_reg[9]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.288ns (45.135%)  route 0.350ns (54.865%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[1]/G
    SLICE_X6Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/sine_signal_reg[1]/Q
                         net (fo=1, routed)           0.155     0.333    signal_generator/single_signal_generator/sine_signal[1]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.378 r  signal_generator/single_signal_generator/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.378    signal_generator/single_signal_generator_n_8
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.443 r  signal_generator/combined_signal0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.195     0.638    signal_generator/in3[1]
    SLICE_X1Y25          FDRE                                         r  signal_generator/combined_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16987, routed)       0.852     2.010    signal_generator/CLK_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  signal_generator/combined_signal_reg[1]/C





