# Exercice 1
EXCAL 1 et voir feuille

# Exercice 2
#### 1.
```VHDL
architecture reg_lvl of condit is
signal qe : bit;
begin

```


#### 2.
EXCAL 2

Sortie synchrone : 
Sortie Asynchone : 














```VHDL

```