--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 538 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.386ns.
--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_5 (SLICE_X11Y52.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_1 (FF)
  Destination:          renderer/CounterX_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.319 - 0.347)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_1 to renderer/CounterX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.476   renderer/CounterX<1>
                                                       renderer/CounterX_1
    SLICE_X10Y51.B2      net (fanout=4)        1.086   renderer/CounterX<1>
    SLICE_X10Y51.COUT    Topcyb                0.448   renderer/Mcount_CounterX_cy<3>
                                                       renderer/CounterX<1>_rt
                                                       renderer/Mcount_CounterX_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   renderer/Mcount_CounterX_cy<3>
    SLICE_X10Y52.BMUX    Tcinb                 0.277   renderer/Mcount_CounterX_cy<7>
                                                       renderer/Mcount_CounterX_cy<7>
    SLICE_X11Y52.B1      net (fanout=1)        1.660   renderer/Result<5>
    SLICE_X11Y52.CLK     Tas                   0.373   renderer/CounterX<7>
                                                       renderer/CounterX_5_rstpot
                                                       renderer/CounterX_5
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.574ns logic, 2.749ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_0 (FF)
  Destination:          renderer/CounterX_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.319 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_0 to renderer/CounterX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.AQ       Tcko                  0.525   renderer/CounterX<3>
                                                       renderer/CounterX_0
    SLICE_X10Y51.A4      net (fanout=3)        0.692   renderer/CounterX<0>
    SLICE_X10Y51.COUT    Topcya                0.472   renderer/Mcount_CounterX_cy<3>
                                                       renderer/Mcount_CounterX_lut<0>_INV_0
                                                       renderer/Mcount_CounterX_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   renderer/Mcount_CounterX_cy<3>
    SLICE_X10Y52.BMUX    Tcinb                 0.277   renderer/Mcount_CounterX_cy<7>
                                                       renderer/Mcount_CounterX_cy<7>
    SLICE_X11Y52.B1      net (fanout=1)        1.660   renderer/Result<5>
    SLICE_X11Y52.CLK     Tas                   0.373   renderer/CounterX<7>
                                                       renderer/CounterX_5_rstpot
                                                       renderer/CounterX_5
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (1.647ns logic, 2.355ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/CounterX_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.319 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/CounterX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.525   renderer/CounterX<3>
                                                       renderer/CounterX_3
    SLICE_X10Y51.D5      net (fanout=7)        0.670   renderer/CounterX<3>
    SLICE_X10Y51.COUT    Topcyd                0.290   renderer/Mcount_CounterX_cy<3>
                                                       renderer/CounterX<3>_rt
                                                       renderer/Mcount_CounterX_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   renderer/Mcount_CounterX_cy<3>
    SLICE_X10Y52.BMUX    Tcinb                 0.277   renderer/Mcount_CounterX_cy<7>
                                                       renderer/Mcount_CounterX_cy<7>
    SLICE_X11Y52.B1      net (fanout=1)        1.660   renderer/Result<5>
    SLICE_X11Y52.CLK     Tas                   0.373   renderer/CounterX<7>
                                                       renderer/CounterX_5_rstpot
                                                       renderer/CounterX_5
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.465ns logic, 2.333ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_1 (SLICE_X6Y51.D5), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_10 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.330 - 0.331)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_10 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.CQ      Tcko                  0.476   renderer/CounterX<10>
                                                       renderer/CounterX_10
    SLICE_X9Y52.D1       net (fanout=5)        0.969   renderer/CounterX<10>
    SLICE_X9Y52.D        Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X10Y54.D5      net (fanout=14)       0.704   N6
    SLICE_X10Y54.D       Tilo                  0.235   renderer/CounterX<10>
                                                       renderer/rst_CounterXmaxed_OR_32_o1
    SLICE_X6Y51.D5       net (fanout=10)       0.918   renderer/rst_CounterXmaxed_OR_32_o
    SLICE_X6Y51.CLK      Tas                   0.328   renderer/CounterX<1>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.298ns logic, 2.591ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_6 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_6 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.CQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_6
    SLICE_X9Y52.D2       net (fanout=4)        0.751   renderer/CounterX<6>
    SLICE_X9Y52.D        Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X10Y54.D5      net (fanout=14)       0.704   N6
    SLICE_X10Y54.D       Tilo                  0.235   renderer/CounterX<10>
                                                       renderer/rst_CounterXmaxed_OR_32_o1
    SLICE_X6Y51.D5       net (fanout=10)       0.918   renderer/rst_CounterXmaxed_OR_32_o
    SLICE_X6Y51.CLK      Tas                   0.328   renderer/CounterX<1>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.252ns logic, 2.373ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_1 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_1 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.476   renderer/CounterX<1>
                                                       renderer/CounterX_1
    SLICE_X9Y52.D6       net (fanout=4)        0.670   renderer/CounterX<1>
    SLICE_X9Y52.D        Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X10Y54.D5      net (fanout=14)       0.704   N6
    SLICE_X10Y54.D       Tilo                  0.235   renderer/CounterX<10>
                                                       renderer/rst_CounterXmaxed_OR_32_o1
    SLICE_X6Y51.D5       net (fanout=10)       0.918   renderer/rst_CounterXmaxed_OR_32_o
    SLICE_X6Y51.CLK      Tas                   0.328   renderer/CounterX<1>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.298ns logic, 2.292ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_6 (SLICE_X11Y52.C1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_10 (FF)
  Destination:          renderer/CounterX_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.190 - 0.196)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_10 to renderer/CounterX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.CQ      Tcko                  0.476   renderer/CounterX<10>
                                                       renderer/CounterX_10
    SLICE_X9Y52.D1       net (fanout=5)        0.969   renderer/CounterX<10>
    SLICE_X9Y52.D        Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X10Y54.D5      net (fanout=14)       0.704   N6
    SLICE_X10Y54.D       Tilo                  0.235   renderer/CounterX<10>
                                                       renderer/rst_CounterXmaxed_OR_32_o1
    SLICE_X11Y52.C1      net (fanout=10)       0.780   renderer/rst_CounterXmaxed_OR_32_o
    SLICE_X11Y52.CLK     Tas                   0.373   renderer/CounterX<7>
                                                       renderer/CounterX_6_rstpot
                                                       renderer/CounterX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.343ns logic, 2.453ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_6 (FF)
  Destination:          renderer/CounterX_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_6 to renderer/CounterX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.CQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_6
    SLICE_X9Y52.D2       net (fanout=4)        0.751   renderer/CounterX<6>
    SLICE_X9Y52.D        Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X10Y54.D5      net (fanout=14)       0.704   N6
    SLICE_X10Y54.D       Tilo                  0.235   renderer/CounterX<10>
                                                       renderer/rst_CounterXmaxed_OR_32_o1
    SLICE_X11Y52.C1      net (fanout=10)       0.780   renderer/rst_CounterXmaxed_OR_32_o
    SLICE_X11Y52.CLK     Tas                   0.373   renderer/CounterX<7>
                                                       renderer/CounterX_6_rstpot
                                                       renderer/CounterX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.297ns logic, 2.235ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_1 (FF)
  Destination:          renderer/CounterX_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.319 - 0.347)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_1 to renderer/CounterX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.476   renderer/CounterX<1>
                                                       renderer/CounterX_1
    SLICE_X9Y52.D6       net (fanout=4)        0.670   renderer/CounterX<1>
    SLICE_X9Y52.D        Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X10Y54.D5      net (fanout=14)       0.704   N6
    SLICE_X10Y54.D       Tilo                  0.235   renderer/CounterX<10>
                                                       renderer/rst_CounterXmaxed_OR_32_o1
    SLICE_X11Y52.C1      net (fanout=10)       0.780   renderer/rst_CounterXmaxed_OR_32_o
    SLICE_X11Y52.CLK     Tas                   0.373   renderer/CounterX<7>
                                                       renderer/CounterX_6_rstpot
                                                       renderer/CounterX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.343ns logic, 2.154ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_8 (SLICE_X6Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterY_8 (FF)
  Destination:          renderer/CounterY_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterY_8 to renderer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.200   renderer/CounterY<9>
                                                       renderer/CounterY_8
    SLICE_X6Y53.A6       net (fanout=6)        0.040   renderer/CounterY<8>
    SLICE_X6Y53.CLK      Tah         (-Th)    -0.190   renderer/CounterY<9>
                                                       renderer/CounterY_8_rstpot
                                                       renderer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X9Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Vsync (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Vsync to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.AQ       Tcko                  0.198   renderer/Vsync
                                                       renderer/Vsync
    SLICE_X9Y52.A6       net (fanout=2)        0.027   renderer/Vsync
    SLICE_X9Y52.CLK      Tah         (-Th)    -0.215   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_2 (SLICE_X7Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterY_2 (FF)
  Destination:          renderer/CounterY_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterY_2 to renderer/CounterY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.AQ       Tcko                  0.198   renderer/CounterY<3>
                                                       renderer/CounterY_2
    SLICE_X7Y49.A6       net (fanout=5)        0.040   renderer/CounterY<2>
    SLICE_X7Y49.CLK      Tah         (-Th)    -0.215   renderer/CounterY<3>
                                                       renderer/CounterY_2_rstpot
                                                       renderer/CounterY_2
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/CounterY<5>/CLK
  Logical resource: renderer/CounterY_4/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/CounterY<5>/CLK
  Logical resource: renderer/CounterY_5/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.386|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 538 paths, 0 nets, and 247 connections

Design statistics:
   Minimum period:   4.386ns{1}   (Maximum frequency: 227.998MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 02 23:23:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



