

================================================================
== Vitis HLS Report for 'make_win97_Pipeline_win9x9_read_pix'
================================================================
* Date:           Tue Oct 28 17:29:00 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      147|    71292|  1.470 us|  0.713 ms|  147|  71292|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- win9x9_read_pix  |      145|    71290|         2|          1|          1|  144 ~ 71289|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg46 = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg45 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg40 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg39 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg34 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg33 = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_addr_reg28 = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_addr_reg28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_reg27 = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_reg27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_addr_reg22 = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_addr_reg22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reuse_reg21 = alloca i32 1"   --->   Operation 14 'alloca' 'reuse_reg21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reuse_addr_reg16 = alloca i32 1"   --->   Operation 15 'alloca' 'reuse_addr_reg16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_reg15 = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_reg15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_addr_reg10 = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_addr_reg10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reuse_reg9 = alloca i32 1"   --->   Operation 18 'alloca' 'reuse_reg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 19 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 21 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 22 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 23 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_01673_i = alloca i32 1"   --->   Operation 24 'alloca' 'p_0_0_01673_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_016_181_i = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_0_016_181_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_016_289_i = alloca i32 1"   --->   Operation 26 'alloca' 'p_0_0_016_289_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_0_016_397_i = alloca i32 1"   --->   Operation 27 'alloca' 'p_0_0_016_397_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0_0_016_4105_i = alloca i32 1"   --->   Operation 28 'alloca' 'p_0_0_016_4105_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_016_5113_i = alloca i32 1"   --->   Operation 29 'alloca' 'p_0_0_016_5113_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_0_0_016_6121_i = alloca i32 1"   --->   Operation 30 'alloca' 'p_0_0_016_6121_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_0_016_7129_i = alloca i32 1"   --->   Operation 31 'alloca' 'p_0_0_016_7129_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_0_0_016_8137_i = alloca i32 1"   --->   Operation 32 'alloca' 'p_0_0_016_8137_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_0_0_016_11374_i = alloca i32 1"   --->   Operation 33 'alloca' 'p_0_0_016_11374_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_0_0_016_21775_i = alloca i32 1"   --->   Operation 34 'alloca' 'p_0_0_016_21775_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_0_0_016_32176_i = alloca i32 1"   --->   Operation 35 'alloca' 'p_0_0_016_32176_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_0_0_016_42577_i = alloca i32 1"   --->   Operation 36 'alloca' 'p_0_0_016_42577_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_0_0_016_52978_i = alloca i32 1"   --->   Operation 37 'alloca' 'p_0_0_016_52978_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_016_63379_i = alloca i32 1"   --->   Operation 38 'alloca' 'p_0_0_016_63379_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_0_0_016_73780_i = alloca i32 1"   --->   Operation 39 'alloca' 'p_0_0_016_73780_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_016_1_182_i = alloca i32 1"   --->   Operation 40 'alloca' 'p_0_0_016_1_182_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_016_1_283_i = alloca i32 1"   --->   Operation 41 'alloca' 'p_0_0_016_1_283_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_016_1_384_i = alloca i32 1"   --->   Operation 42 'alloca' 'p_0_0_016_1_384_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_016_1_485_i = alloca i32 1"   --->   Operation 43 'alloca' 'p_0_0_016_1_485_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_0_016_1_586_i = alloca i32 1"   --->   Operation 44 'alloca' 'p_0_0_016_1_586_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_016_1_687_i = alloca i32 1"   --->   Operation 45 'alloca' 'p_0_0_016_1_687_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_016_1_788_i = alloca i32 1"   --->   Operation 46 'alloca' 'p_0_0_016_1_788_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_0_016_2_190_i = alloca i32 1"   --->   Operation 47 'alloca' 'p_0_0_016_2_190_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_016_2_291_i = alloca i32 1"   --->   Operation 48 'alloca' 'p_0_0_016_2_291_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_0_016_2_392_i = alloca i32 1"   --->   Operation 49 'alloca' 'p_0_0_016_2_392_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_016_2_493_i = alloca i32 1"   --->   Operation 50 'alloca' 'p_0_0_016_2_493_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_016_2_594_i = alloca i32 1"   --->   Operation 51 'alloca' 'p_0_0_016_2_594_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_016_2_695_i = alloca i32 1"   --->   Operation 52 'alloca' 'p_0_0_016_2_695_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_016_2_796_i = alloca i32 1"   --->   Operation 53 'alloca' 'p_0_0_016_2_796_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_016_3_198_i = alloca i32 1"   --->   Operation 54 'alloca' 'p_0_0_016_3_198_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_016_3_299_i = alloca i32 1"   --->   Operation 55 'alloca' 'p_0_0_016_3_299_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_0_016_3_3100_i = alloca i32 1"   --->   Operation 56 'alloca' 'p_0_0_016_3_3100_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_016_3_4101_i = alloca i32 1"   --->   Operation 57 'alloca' 'p_0_0_016_3_4101_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_016_3_5102_i = alloca i32 1"   --->   Operation 58 'alloca' 'p_0_0_016_3_5102_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_0_016_3_6103_i = alloca i32 1"   --->   Operation 59 'alloca' 'p_0_0_016_3_6103_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_016_3_7104_i = alloca i32 1"   --->   Operation 60 'alloca' 'p_0_0_016_3_7104_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_016_4_1106_i = alloca i32 1"   --->   Operation 61 'alloca' 'p_0_0_016_4_1106_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_016_4_2107_i = alloca i32 1"   --->   Operation 62 'alloca' 'p_0_0_016_4_2107_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_0_016_4_3108_i = alloca i32 1"   --->   Operation 63 'alloca' 'p_0_0_016_4_3108_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_0_016_4_4109_i = alloca i32 1"   --->   Operation 64 'alloca' 'p_0_0_016_4_4109_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_0_0_016_4_5110_i = alloca i32 1"   --->   Operation 65 'alloca' 'p_0_0_016_4_5110_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_016_4_6111_i = alloca i32 1"   --->   Operation 66 'alloca' 'p_0_0_016_4_6111_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_0_0_016_4_7112_i = alloca i32 1"   --->   Operation 67 'alloca' 'p_0_0_016_4_7112_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_0_016_5_1114_i = alloca i32 1"   --->   Operation 68 'alloca' 'p_0_0_016_5_1114_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_0_0_016_5_2115_i = alloca i32 1"   --->   Operation 69 'alloca' 'p_0_0_016_5_2115_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_0_0_016_5_3116_i = alloca i32 1"   --->   Operation 70 'alloca' 'p_0_0_016_5_3116_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_0_0_016_5_4117_i = alloca i32 1"   --->   Operation 71 'alloca' 'p_0_0_016_5_4117_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_0_0_016_5_5118_i = alloca i32 1"   --->   Operation 72 'alloca' 'p_0_0_016_5_5118_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_0_0_016_5_6119_i = alloca i32 1"   --->   Operation 73 'alloca' 'p_0_0_016_5_6119_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_0_0_016_5_7120_i = alloca i32 1"   --->   Operation 74 'alloca' 'p_0_0_016_5_7120_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_0_0_016_6_1122_i = alloca i32 1"   --->   Operation 75 'alloca' 'p_0_0_016_6_1122_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_0_016_6_2123_i = alloca i32 1"   --->   Operation 76 'alloca' 'p_0_0_016_6_2123_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_0_0_016_6_3124_i = alloca i32 1"   --->   Operation 77 'alloca' 'p_0_0_016_6_3124_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_0_0_016_6_4125_i = alloca i32 1"   --->   Operation 78 'alloca' 'p_0_0_016_6_4125_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_0_0_016_6_5126_i = alloca i32 1"   --->   Operation 79 'alloca' 'p_0_0_016_6_5126_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_0_0_016_6_6127_i = alloca i32 1"   --->   Operation 80 'alloca' 'p_0_0_016_6_6127_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_0_0_016_6_7128_i = alloca i32 1"   --->   Operation 81 'alloca' 'p_0_0_016_6_7128_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_0_0_016_7_1130_i = alloca i32 1"   --->   Operation 82 'alloca' 'p_0_0_016_7_1130_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_0_0_016_7_2131_i = alloca i32 1"   --->   Operation 83 'alloca' 'p_0_0_016_7_2131_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_0_0_016_7_3132_i = alloca i32 1"   --->   Operation 84 'alloca' 'p_0_0_016_7_3132_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_0_0_016_7_4133_i = alloca i32 1"   --->   Operation 85 'alloca' 'p_0_0_016_7_4133_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_0_0_016_7_5134_i = alloca i32 1"   --->   Operation 86 'alloca' 'p_0_0_016_7_5134_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_0_016_7_6135_i = alloca i32 1"   --->   Operation 87 'alloca' 'p_0_0_016_7_6135_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_0_016_7_7136_i = alloca i32 1"   --->   Operation 88 'alloca' 'p_0_0_016_7_7136_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_0_0_016_8_1138_i = alloca i32 1"   --->   Operation 89 'alloca' 'p_0_0_016_8_1138_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_0_0_016_8_2139_i = alloca i32 1"   --->   Operation 90 'alloca' 'p_0_0_016_8_2139_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_016_8_3140_i = alloca i32 1"   --->   Operation 91 'alloca' 'p_0_0_016_8_3140_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_016_8_4141_i = alloca i32 1"   --->   Operation 92 'alloca' 'p_0_0_016_8_4141_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_016_8_5142_i = alloca i32 1"   --->   Operation 93 'alloca' 'p_0_0_016_8_5142_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_016_8_6143_i = alloca i32 1"   --->   Operation 94 'alloca' 'p_0_0_016_8_6143_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_0_016_8_7144_i = alloca i32 1"   --->   Operation 95 'alloca' 'p_0_0_016_8_7144_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln97_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln97"   --->   Operation 96 'read' 'zext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln98"   --->   Operation 97 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty"   --->   Operation 98 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln97_cast = zext i9 %zext_ln97_read"   --->   Operation 99 'zext' 'zext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i9 %zext_ln98_read"   --->   Operation 100 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %lb1_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_pix_i, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1297 %s_win_i, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %t"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %y"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %x"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg9"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg10"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg15"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg16"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg21"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg22"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg27"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg28"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg33"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg34"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg39"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg40"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg45"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg46"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc74.i"   --->   Operation 130 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%x_3 = load i32 %x" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 131 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%y_2 = load i32 %y" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 132 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%t_load = load i17 %t" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 133 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.86ns)   --->   "%icmp_ln117 = icmp_eq  i17 %t_load, i17 %tmp" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 134 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.86ns)   --->   "%add_ln117 = add i17 %t_load, i17 1" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 135 'add' 'add_ln117' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc74.split.i, void %make_win97.exit.exitStub" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 136 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%idxprom50_i = zext i32 %x_3" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 137 'zext' 'idxprom50_i' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%lb1_7_addr = getelementptr i16 %lb1_7, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 138 'getelementptr' 'lb1_7_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%reuse_addr_reg46_load = load i64 %reuse_addr_reg46"   --->   Operation 139 'load' 'reuse_addr_reg46_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%lb1_7_load = load i5 %lb1_7_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 140 'load' 'lb1_7_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 141 [1/1] (1.08ns)   --->   "%addr_cmp49 = icmp_eq  i64 %reuse_addr_reg46_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 141 'icmp' 'addr_cmp49' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%lb1_6_addr = getelementptr i16 %lb1_6, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 142 'getelementptr' 'lb1_6_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%reuse_addr_reg40_load = load i64 %reuse_addr_reg40"   --->   Operation 143 'load' 'reuse_addr_reg40_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (1.23ns)   --->   "%lb1_6_load = load i5 %lb1_6_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 144 'load' 'lb1_6_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 145 [1/1] (1.08ns)   --->   "%addr_cmp43 = icmp_eq  i64 %reuse_addr_reg40_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 145 'icmp' 'addr_cmp43' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%lb1_5_addr = getelementptr i16 %lb1_5, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 146 'getelementptr' 'lb1_5_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%reuse_addr_reg34_load = load i64 %reuse_addr_reg34"   --->   Operation 147 'load' 'reuse_addr_reg34_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (1.23ns)   --->   "%lb1_5_load = load i5 %lb1_5_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 148 'load' 'lb1_5_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 149 [1/1] (1.08ns)   --->   "%addr_cmp37 = icmp_eq  i64 %reuse_addr_reg34_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 149 'icmp' 'addr_cmp37' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%lb1_4_addr = getelementptr i16 %lb1_4, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 150 'getelementptr' 'lb1_4_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%reuse_addr_reg28_load = load i64 %reuse_addr_reg28"   --->   Operation 151 'load' 'reuse_addr_reg28_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (1.23ns)   --->   "%lb1_4_load = load i5 %lb1_4_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 152 'load' 'lb1_4_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 153 [1/1] (1.08ns)   --->   "%addr_cmp31 = icmp_eq  i64 %reuse_addr_reg28_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 153 'icmp' 'addr_cmp31' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%lb1_3_addr = getelementptr i16 %lb1_3, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 154 'getelementptr' 'lb1_3_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%reuse_addr_reg22_load = load i64 %reuse_addr_reg22"   --->   Operation 155 'load' 'reuse_addr_reg22_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (1.23ns)   --->   "%lb1_3_load = load i5 %lb1_3_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 156 'load' 'lb1_3_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 157 [1/1] (1.08ns)   --->   "%addr_cmp25 = icmp_eq  i64 %reuse_addr_reg22_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 157 'icmp' 'addr_cmp25' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%lb1_2_addr = getelementptr i16 %lb1_2, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 158 'getelementptr' 'lb1_2_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%reuse_addr_reg16_load = load i64 %reuse_addr_reg16"   --->   Operation 159 'load' 'reuse_addr_reg16_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (1.23ns)   --->   "%lb1_2_load = load i5 %lb1_2_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 160 'load' 'lb1_2_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 161 [1/1] (1.08ns)   --->   "%addr_cmp19 = icmp_eq  i64 %reuse_addr_reg16_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 161 'icmp' 'addr_cmp19' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%lb1_1_addr = getelementptr i16 %lb1_1, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 162 'getelementptr' 'lb1_1_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%reuse_addr_reg10_load = load i64 %reuse_addr_reg10"   --->   Operation 163 'load' 'reuse_addr_reg10_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (1.23ns)   --->   "%lb1_1_load = load i5 %lb1_1_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 164 'load' 'lb1_1_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 165 [1/1] (1.08ns)   --->   "%addr_cmp13 = icmp_eq  i64 %reuse_addr_reg10_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 165 'icmp' 'addr_cmp13' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%lb1_addr = getelementptr i16 %lb1, i64 0, i64 %idxprom50_i" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 166 'getelementptr' 'lb1_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 167 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (1.23ns)   --->   "%lb1_load = load i5 %lb1_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 168 'load' 'lb1_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_2 : Operation 169 [1/1] (1.08ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %idxprom50_i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 169 'icmp' 'addr_cmp' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg46" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 170 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg40" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 171 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg34" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 172 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 173 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg28" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 173 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg22" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 174 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg16" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 175 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 176 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg10" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 176 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 177 [1/1] (0.42ns)   --->   "%store_ln152 = store i64 %idxprom50_i, i64 %reuse_addr_reg" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 177 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %y_2, i32 3, i32 31" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 178 'partselect' 'tmp_71' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.98ns)   --->   "%icmp_ln152 = icmp_sgt  i29 %tmp_71, i29 0" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 179 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %x_3, i32 3, i32 31" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 180 'partselect' 'tmp_72' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.98ns)   --->   "%icmp_ln152_1 = icmp_sgt  i29 %tmp_72, i29 0" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 181 'icmp' 'icmp_ln152_1' <Predicate = (!icmp_ln117)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.28ns)   --->   "%and_ln152 = and i1 %icmp_ln152, i1 %icmp_ln152_1" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 182 'and' 'and_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %and_ln152, void %if.end.i, void %for.inc98.8.i" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 183 'br' 'br_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.01ns)   --->   "%icmp_ln164 = icmp_slt  i32 %y_2, i32 %zext_ln97_cast" [src/srcnn.cpp:164->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 184 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (1.01ns)   --->   "%icmp_ln164_1 = icmp_slt  i32 %x_3, i32 %zext_ln98_cast" [src/srcnn.cpp:164->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 185 'icmp' 'icmp_ln164_1' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.28ns)   --->   "%w_valid = and i1 %icmp_ln164, i1 %icmp_ln164_1" [src/srcnn.cpp:164->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 186 'and' 'w_valid' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (1.01ns)   --->   "%x_4 = add i32 %x_3, i32 1" [src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 187 'add' 'x_4' <Predicate = (!icmp_ln117)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.01ns)   --->   "%icmp_ln172 = icmp_eq  i32 %x_4, i32 %zext_ln98_cast" [src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 188 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln117)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (1.01ns)   --->   "%add_ln174 = add i32 %y_2, i32 1" [src/srcnn.cpp:174->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 189 'add' 'add_ln174' <Predicate = (!icmp_ln117)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.44ns)   --->   "%x_5 = select i1 %icmp_ln172, i32 0, i32 %x_4" [src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 190 'select' 'x_5' <Predicate = (!icmp_ln117)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.44ns)   --->   "%y_3 = select i1 %icmp_ln172, i32 %add_ln174, i32 %y_2" [src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 191 'select' 'y_3' <Predicate = (!icmp_ln117)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln117 = store i17 %add_ln117, i17 %t" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 192 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln117 = store i32 %y_3, i32 %y" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 193 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln117 = store i32 %x_5, i32 %x" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 194 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_0_0_016_11374_i_load = load i16 %p_0_0_016_11374_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 195 'load' 'p_0_0_016_11374_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_0_0_016_21775_i_load = load i16 %p_0_0_016_21775_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 196 'load' 'p_0_0_016_21775_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%p_0_0_016_32176_i_load = load i16 %p_0_0_016_32176_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 197 'load' 'p_0_0_016_32176_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_0_0_016_42577_i_load = load i16 %p_0_0_016_42577_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 198 'load' 'p_0_0_016_42577_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_0_0_016_52978_i_load = load i16 %p_0_0_016_52978_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 199 'load' 'p_0_0_016_52978_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%p_0_0_016_63379_i_load = load i16 %p_0_0_016_63379_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 200 'load' 'p_0_0_016_63379_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_0_0_016_73780_i_load = load i16 %p_0_0_016_73780_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 201 'load' 'p_0_0_016_73780_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%p_0_0_016_1_182_i_load = load i16 %p_0_0_016_1_182_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 202 'load' 'p_0_0_016_1_182_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_0_0_016_1_283_i_load = load i16 %p_0_0_016_1_283_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 203 'load' 'p_0_0_016_1_283_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%p_0_0_016_1_384_i_load = load i16 %p_0_0_016_1_384_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 204 'load' 'p_0_0_016_1_384_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_0_0_016_1_485_i_load = load i16 %p_0_0_016_1_485_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 205 'load' 'p_0_0_016_1_485_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%p_0_0_016_1_586_i_load = load i16 %p_0_0_016_1_586_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 206 'load' 'p_0_0_016_1_586_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%p_0_0_016_1_687_i_load = load i16 %p_0_0_016_1_687_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 207 'load' 'p_0_0_016_1_687_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%p_0_0_016_1_788_i_load = load i16 %p_0_0_016_1_788_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 208 'load' 'p_0_0_016_1_788_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%p_0_0_016_2_190_i_load = load i16 %p_0_0_016_2_190_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 209 'load' 'p_0_0_016_2_190_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%p_0_0_016_2_291_i_load = load i16 %p_0_0_016_2_291_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 210 'load' 'p_0_0_016_2_291_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_0_0_016_2_392_i_load = load i16 %p_0_0_016_2_392_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 211 'load' 'p_0_0_016_2_392_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_0_0_016_2_493_i_load = load i16 %p_0_0_016_2_493_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 212 'load' 'p_0_0_016_2_493_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_0_0_016_2_594_i_load = load i16 %p_0_0_016_2_594_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 213 'load' 'p_0_0_016_2_594_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_0_0_016_2_695_i_load = load i16 %p_0_0_016_2_695_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 214 'load' 'p_0_0_016_2_695_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_0_0_016_2_796_i_load = load i16 %p_0_0_016_2_796_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 215 'load' 'p_0_0_016_2_796_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_0_0_016_3_198_i_load = load i16 %p_0_0_016_3_198_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 216 'load' 'p_0_0_016_3_198_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_0_0_016_3_299_i_load = load i16 %p_0_0_016_3_299_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 217 'load' 'p_0_0_016_3_299_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_0_0_016_3_3100_i_load = load i16 %p_0_0_016_3_3100_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 218 'load' 'p_0_0_016_3_3100_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_0_0_016_3_4101_i_load = load i16 %p_0_0_016_3_4101_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 219 'load' 'p_0_0_016_3_4101_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_0_0_016_3_5102_i_load = load i16 %p_0_0_016_3_5102_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 220 'load' 'p_0_0_016_3_5102_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_0_0_016_3_6103_i_load = load i16 %p_0_0_016_3_6103_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 221 'load' 'p_0_0_016_3_6103_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_0_0_016_3_7104_i_load = load i16 %p_0_0_016_3_7104_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 222 'load' 'p_0_0_016_3_7104_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_0_0_016_4_1106_i_load = load i16 %p_0_0_016_4_1106_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 223 'load' 'p_0_0_016_4_1106_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%p_0_0_016_4_2107_i_load = load i16 %p_0_0_016_4_2107_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 224 'load' 'p_0_0_016_4_2107_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_0_0_016_4_3108_i_load = load i16 %p_0_0_016_4_3108_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 225 'load' 'p_0_0_016_4_3108_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%p_0_0_016_4_4109_i_load = load i16 %p_0_0_016_4_4109_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 226 'load' 'p_0_0_016_4_4109_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%p_0_0_016_4_5110_i_load = load i16 %p_0_0_016_4_5110_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 227 'load' 'p_0_0_016_4_5110_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%p_0_0_016_4_6111_i_load = load i16 %p_0_0_016_4_6111_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 228 'load' 'p_0_0_016_4_6111_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_0_0_016_4_7112_i_load = load i16 %p_0_0_016_4_7112_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 229 'load' 'p_0_0_016_4_7112_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_0_0_016_5_1114_i_load = load i16 %p_0_0_016_5_1114_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 230 'load' 'p_0_0_016_5_1114_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_0_0_016_5_2115_i_load = load i16 %p_0_0_016_5_2115_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 231 'load' 'p_0_0_016_5_2115_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%p_0_0_016_5_3116_i_load = load i16 %p_0_0_016_5_3116_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 232 'load' 'p_0_0_016_5_3116_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_0_0_016_5_4117_i_load = load i16 %p_0_0_016_5_4117_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 233 'load' 'p_0_0_016_5_4117_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_0_0_016_5_5118_i_load = load i16 %p_0_0_016_5_5118_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 234 'load' 'p_0_0_016_5_5118_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_0_0_016_5_6119_i_load = load i16 %p_0_0_016_5_6119_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 235 'load' 'p_0_0_016_5_6119_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_0_0_016_5_7120_i_load = load i16 %p_0_0_016_5_7120_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 236 'load' 'p_0_0_016_5_7120_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_0_0_016_6_1122_i_load = load i16 %p_0_0_016_6_1122_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 237 'load' 'p_0_0_016_6_1122_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%p_0_0_016_6_2123_i_load = load i16 %p_0_0_016_6_2123_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 238 'load' 'p_0_0_016_6_2123_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_0_0_016_6_3124_i_load = load i16 %p_0_0_016_6_3124_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 239 'load' 'p_0_0_016_6_3124_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_0_0_016_6_4125_i_load = load i16 %p_0_0_016_6_4125_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 240 'load' 'p_0_0_016_6_4125_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_0_0_016_6_5126_i_load = load i16 %p_0_0_016_6_5126_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 241 'load' 'p_0_0_016_6_5126_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_0_0_016_6_6127_i_load = load i16 %p_0_0_016_6_6127_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 242 'load' 'p_0_0_016_6_6127_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_0_0_016_6_7128_i_load = load i16 %p_0_0_016_6_7128_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 243 'load' 'p_0_0_016_6_7128_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%p_0_0_016_7_1130_i_load = load i16 %p_0_0_016_7_1130_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 244 'load' 'p_0_0_016_7_1130_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%p_0_0_016_7_2131_i_load = load i16 %p_0_0_016_7_2131_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 245 'load' 'p_0_0_016_7_2131_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%p_0_0_016_7_3132_i_load = load i16 %p_0_0_016_7_3132_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 246 'load' 'p_0_0_016_7_3132_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%p_0_0_016_7_4133_i_load = load i16 %p_0_0_016_7_4133_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 247 'load' 'p_0_0_016_7_4133_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_0_0_016_7_5134_i_load = load i16 %p_0_0_016_7_5134_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 248 'load' 'p_0_0_016_7_5134_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%p_0_0_016_7_6135_i_load = load i16 %p_0_0_016_7_6135_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 249 'load' 'p_0_0_016_7_6135_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%p_0_0_016_7_7136_i_load = load i16 %p_0_0_016_7_7136_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 250 'load' 'p_0_0_016_7_7136_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%p_0_0_016_8_1138_i_load = load i16 %p_0_0_016_8_1138_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 251 'load' 'p_0_0_016_8_1138_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%p_0_0_016_8_2139_i_load = load i16 %p_0_0_016_8_2139_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 252 'load' 'p_0_0_016_8_2139_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%p_0_0_016_8_3140_i_load = load i16 %p_0_0_016_8_3140_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 253 'load' 'p_0_0_016_8_3140_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%p_0_0_016_8_4141_i_load = load i16 %p_0_0_016_8_4141_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 254 'load' 'p_0_0_016_8_4141_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_0_0_016_8_5142_i_load = load i16 %p_0_0_016_8_5142_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 255 'load' 'p_0_0_016_8_5142_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_0_0_016_8_6143_i_load = load i16 %p_0_0_016_8_6143_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 256 'load' 'p_0_0_016_8_6143_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_0_0_016_8_7144_i_load = load i16 %p_0_0_016_8_7144_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 257 'load' 'p_0_0_016_8_7144_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 71289, i64 0"   --->   Operation 258 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:118->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 259 'specpipeline' 'specpipeline_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 260 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (1.75ns)   --->   "%s_pix_i_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %s_pix_i" [src/srcnn.cpp:119->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 261 'read' 's_pix_i_read' <Predicate = (!icmp_ln117)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%reuse_reg45_load = load i16 %reuse_reg45"   --->   Operation 262 'load' 'reuse_reg45_load' <Predicate = (!icmp_ln117 & addr_cmp49)> <Delay = 0.00>
ST_3 : Operation 263 [1/2] (1.23ns)   --->   "%lb1_7_load = load i5 %lb1_7_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 263 'load' 'lb1_7_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 264 [1/1] (0.35ns)   --->   "%reuse_select50 = select i1 %addr_cmp49, i16 %reuse_reg45_load, i16 %lb1_7_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 264 'select' 'reuse_select50' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%reuse_reg39_load = load i16 %reuse_reg39"   --->   Operation 265 'load' 'reuse_reg39_load' <Predicate = (!icmp_ln117 & addr_cmp43)> <Delay = 0.00>
ST_3 : Operation 266 [1/2] (1.23ns)   --->   "%lb1_6_load = load i5 %lb1_6_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 266 'load' 'lb1_6_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 267 [1/1] (0.35ns)   --->   "%reuse_select44 = select i1 %addr_cmp43, i16 %reuse_reg39_load, i16 %lb1_6_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 267 'select' 'reuse_select44' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%reuse_reg33_load = load i16 %reuse_reg33"   --->   Operation 268 'load' 'reuse_reg33_load' <Predicate = (!icmp_ln117 & addr_cmp37)> <Delay = 0.00>
ST_3 : Operation 269 [1/2] (1.23ns)   --->   "%lb1_5_load = load i5 %lb1_5_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 269 'load' 'lb1_5_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 270 [1/1] (0.35ns)   --->   "%reuse_select38 = select i1 %addr_cmp37, i16 %reuse_reg33_load, i16 %lb1_5_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 270 'select' 'reuse_select38' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%reuse_reg27_load = load i16 %reuse_reg27"   --->   Operation 271 'load' 'reuse_reg27_load' <Predicate = (!icmp_ln117 & addr_cmp31)> <Delay = 0.00>
ST_3 : Operation 272 [1/2] (1.23ns)   --->   "%lb1_4_load = load i5 %lb1_4_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 272 'load' 'lb1_4_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 273 [1/1] (0.35ns)   --->   "%reuse_select32 = select i1 %addr_cmp31, i16 %reuse_reg27_load, i16 %lb1_4_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 273 'select' 'reuse_select32' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%reuse_reg21_load = load i16 %reuse_reg21"   --->   Operation 274 'load' 'reuse_reg21_load' <Predicate = (!icmp_ln117 & addr_cmp25)> <Delay = 0.00>
ST_3 : Operation 275 [1/2] (1.23ns)   --->   "%lb1_3_load = load i5 %lb1_3_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 275 'load' 'lb1_3_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 276 [1/1] (0.35ns)   --->   "%reuse_select26 = select i1 %addr_cmp25, i16 %reuse_reg21_load, i16 %lb1_3_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 276 'select' 'reuse_select26' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%reuse_reg15_load = load i16 %reuse_reg15"   --->   Operation 277 'load' 'reuse_reg15_load' <Predicate = (!icmp_ln117 & addr_cmp19)> <Delay = 0.00>
ST_3 : Operation 278 [1/2] (1.23ns)   --->   "%lb1_2_load = load i5 %lb1_2_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 278 'load' 'lb1_2_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 279 [1/1] (0.35ns)   --->   "%reuse_select20 = select i1 %addr_cmp19, i16 %reuse_reg15_load, i16 %lb1_2_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 279 'select' 'reuse_select20' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%reuse_reg9_load = load i16 %reuse_reg9"   --->   Operation 280 'load' 'reuse_reg9_load' <Predicate = (!icmp_ln117 & addr_cmp13)> <Delay = 0.00>
ST_3 : Operation 281 [1/2] (1.23ns)   --->   "%lb1_1_load = load i5 %lb1_1_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 281 'load' 'lb1_1_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 282 [1/1] (0.35ns)   --->   "%reuse_select14 = select i1 %addr_cmp13, i16 %reuse_reg9_load, i16 %lb1_1_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 282 'select' 'reuse_select14' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 283 'load' 'reuse_reg_load' <Predicate = (!icmp_ln117 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 284 [1/2] (1.23ns)   --->   "%lb1_load = load i5 %lb1_addr" [src/srcnn.cpp:137->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 284 'load' 'lb1_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 285 [1/1] (0.35ns)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %lb1_load" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 285 'select' 'reuse_select' <Predicate = (!icmp_ln117)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select44, i5 %lb1_7_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 286 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select44, i16 %reuse_reg45" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 287 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 288 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select38, i5 %lb1_6_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 288 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select38, i16 %reuse_reg39" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 289 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 290 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select32, i5 %lb1_5_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 290 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select32, i16 %reuse_reg33" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 291 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 292 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select26, i5 %lb1_4_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 292 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select26, i16 %reuse_reg27" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 293 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 294 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select20, i5 %lb1_3_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 294 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 295 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select20, i16 %reuse_reg21" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 295 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 296 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select14, i5 %lb1_2_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 296 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 297 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select14, i16 %reuse_reg15" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 297 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 298 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %reuse_select, i5 %lb1_1_addr" [src/srcnn.cpp:146->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 298 'store' 'store_ln146' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 299 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %reuse_select, i16 %reuse_reg9" [src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 299 'store' 'store_ln152' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 300 [1/1] (1.23ns)   --->   "%store_ln148 = store i16 %s_pix_i_read, i5 %lb1_addr" [src/srcnn.cpp:148->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 300 'store' 'store_ln148' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 28> <RAM>
ST_3 : Operation 301 [1/1] (0.42ns)   --->   "%store_ln119 = store i16 %s_pix_i_read, i16 %reuse_reg" [src/srcnn.cpp:119->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 301 'store' 'store_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%p_0_0_01673_i_load = load i16 %p_0_0_01673_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 302 'load' 'p_0_0_01673_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%p_0_0_016_181_i_load = load i16 %p_0_0_016_181_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 303 'load' 'p_0_0_016_181_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%p_0_0_016_289_i_load = load i16 %p_0_0_016_289_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 304 'load' 'p_0_0_016_289_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%p_0_0_016_397_i_load = load i16 %p_0_0_016_397_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 305 'load' 'p_0_0_016_397_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%p_0_0_016_4105_i_load = load i16 %p_0_0_016_4105_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 306 'load' 'p_0_0_016_4105_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%p_0_0_016_5113_i_load = load i16 %p_0_0_016_5113_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 307 'load' 'p_0_0_016_5113_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%p_0_0_016_6121_i_load = load i16 %p_0_0_016_6121_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 308 'load' 'p_0_0_016_6121_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%p_0_0_016_7129_i_load = load i16 %p_0_0_016_7129_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 309 'load' 'p_0_0_016_7129_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%p_0_0_016_8137_i_load = load i16 %p_0_0_016_8137_i" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 310 'load' 'p_0_0_016_8137_i_load' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i1297 @_ssdm_op_BitConcatenate.i1297.i1.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i1 %w_valid, i16 %s_pix_i_read, i16 %p_0_0_016_8_7144_i_load, i16 %p_0_0_016_8_6143_i_load, i16 %p_0_0_016_8_5142_i_load, i16 %p_0_0_016_8_4141_i_load, i16 %p_0_0_016_8_3140_i_load, i16 %p_0_0_016_8_2139_i_load, i16 %p_0_0_016_8_1138_i_load, i16 %p_0_0_016_8137_i_load, i16 %reuse_select, i16 %p_0_0_016_7_7136_i_load, i16 %p_0_0_016_7_6135_i_load, i16 %p_0_0_016_7_5134_i_load, i16 %p_0_0_016_7_4133_i_load, i16 %p_0_0_016_7_3132_i_load, i16 %p_0_0_016_7_2131_i_load, i16 %p_0_0_016_7_1130_i_load, i16 %p_0_0_016_7129_i_load, i16 %reuse_select14, i16 %p_0_0_016_6_7128_i_load, i16 %p_0_0_016_6_6127_i_load, i16 %p_0_0_016_6_5126_i_load, i16 %p_0_0_016_6_4125_i_load, i16 %p_0_0_016_6_3124_i_load, i16 %p_0_0_016_6_2123_i_load, i16 %p_0_0_016_6_1122_i_load, i16 %p_0_0_016_6121_i_load, i16 %reuse_select20, i16 %p_0_0_016_5_7120_i_load, i16 %p_0_0_016_5_6119_i_load, i16 %p_0_0_016_5_5118_i_load, i16 %p_0_0_016_5_4117_i_load, i16 %p_0_0_016_5_3116_i_load, i16 %p_0_0_016_5_2115_i_load, i16 %p_0_0_016_5_1114_i_load, i16 %p_0_0_016_5113_i_load, i16 %reuse_select26, i16 %p_0_0_016_4_7112_i_load, i16 %p_0_0_016_4_6111_i_load, i16 %p_0_0_016_4_5110_i_load, i16 %p_0_0_016_4_4109_i_load, i16 %p_0_0_016_4_3108_i_load, i16 %p_0_0_016_4_2107_i_load, i16 %p_0_0_016_4_1106_i_load, i16 %p_0_0_016_4105_i_load, i16 %reuse_select32, i16 %p_0_0_016_3_7104_i_load, i16 %p_0_0_016_3_6103_i_load, i16 %p_0_0_016_3_5102_i_load, i16 %p_0_0_016_3_4101_i_load, i16 %p_0_0_016_3_3100_i_load, i16 %p_0_0_016_3_299_i_load, i16 %p_0_0_016_3_198_i_load, i16 %p_0_0_016_397_i_load, i16 %reuse_select38, i16 %p_0_0_016_2_796_i_load, i16 %p_0_0_016_2_695_i_load, i16 %p_0_0_016_2_594_i_load, i16 %p_0_0_016_2_493_i_load, i16 %p_0_0_016_2_392_i_load, i16 %p_0_0_016_2_291_i_load, i16 %p_0_0_016_2_190_i_load, i16 %p_0_0_016_289_i_load, i16 %reuse_select44, i16 %p_0_0_016_1_788_i_load, i16 %p_0_0_016_1_687_i_load, i16 %p_0_0_016_1_586_i_load, i16 %p_0_0_016_1_485_i_load, i16 %p_0_0_016_1_384_i_load, i16 %p_0_0_016_1_283_i_load, i16 %p_0_0_016_1_182_i_load, i16 %p_0_0_016_181_i_load, i16 %reuse_select50, i16 %p_0_0_016_73780_i_load, i16 %p_0_0_016_63379_i_load, i16 %p_0_0_016_52978_i_load, i16 %p_0_0_016_42577_i_load, i16 %p_0_0_016_32176_i_load, i16 %p_0_0_016_21775_i_load, i16 %p_0_0_016_11374_i_load, i16 %p_0_0_01673_i_load" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 311 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.75ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i1297P0A, i1297 %s_win_i, i1297 %p_0" [src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 312 'write' 'write_ln168' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1297> <Depth = 1024> <FIFO>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln169 = br void %if.end.i" [src/srcnn.cpp:169->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 313 'br' 'br_ln169' <Predicate = (!icmp_ln117 & and_ln152)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %s_pix_i_read, i16 %p_0_0_016_8_7144_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 314 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_7144_i_load, i16 %p_0_0_016_8_6143_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 315 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_6143_i_load, i16 %p_0_0_016_8_5142_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 316 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_5142_i_load, i16 %p_0_0_016_8_4141_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 317 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_4141_i_load, i16 %p_0_0_016_8_3140_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 318 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_3140_i_load, i16 %p_0_0_016_8_2139_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 319 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_2139_i_load, i16 %p_0_0_016_8_1138_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 320 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select, i16 %p_0_0_016_7_7136_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 321 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_7136_i_load, i16 %p_0_0_016_7_6135_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 322 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_6135_i_load, i16 %p_0_0_016_7_5134_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 323 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_5134_i_load, i16 %p_0_0_016_7_4133_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 324 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_4133_i_load, i16 %p_0_0_016_7_3132_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 325 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_3132_i_load, i16 %p_0_0_016_7_2131_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 326 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_2131_i_load, i16 %p_0_0_016_7_1130_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 327 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select14, i16 %p_0_0_016_6_7128_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 328 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_7128_i_load, i16 %p_0_0_016_6_6127_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 329 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_6127_i_load, i16 %p_0_0_016_6_5126_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 330 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_5126_i_load, i16 %p_0_0_016_6_4125_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 331 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_4125_i_load, i16 %p_0_0_016_6_3124_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 332 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_3124_i_load, i16 %p_0_0_016_6_2123_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 333 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_2123_i_load, i16 %p_0_0_016_6_1122_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 334 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select20, i16 %p_0_0_016_5_7120_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 335 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_7120_i_load, i16 %p_0_0_016_5_6119_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 336 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_6119_i_load, i16 %p_0_0_016_5_5118_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 337 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_5118_i_load, i16 %p_0_0_016_5_4117_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 338 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_4117_i_load, i16 %p_0_0_016_5_3116_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 339 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_3116_i_load, i16 %p_0_0_016_5_2115_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 340 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_2115_i_load, i16 %p_0_0_016_5_1114_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 341 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select26, i16 %p_0_0_016_4_7112_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 342 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_7112_i_load, i16 %p_0_0_016_4_6111_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 343 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_6111_i_load, i16 %p_0_0_016_4_5110_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 344 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_5110_i_load, i16 %p_0_0_016_4_4109_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 345 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_4109_i_load, i16 %p_0_0_016_4_3108_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 346 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_3108_i_load, i16 %p_0_0_016_4_2107_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 347 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_2107_i_load, i16 %p_0_0_016_4_1106_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 348 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select32, i16 %p_0_0_016_3_7104_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 349 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_7104_i_load, i16 %p_0_0_016_3_6103_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 350 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_6103_i_load, i16 %p_0_0_016_3_5102_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 351 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_5102_i_load, i16 %p_0_0_016_3_4101_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 352 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_4101_i_load, i16 %p_0_0_016_3_3100_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 353 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_3100_i_load, i16 %p_0_0_016_3_299_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 354 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_299_i_load, i16 %p_0_0_016_3_198_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 355 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select38, i16 %p_0_0_016_2_796_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 356 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_796_i_load, i16 %p_0_0_016_2_695_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 357 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_695_i_load, i16 %p_0_0_016_2_594_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 358 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_594_i_load, i16 %p_0_0_016_2_493_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 359 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_493_i_load, i16 %p_0_0_016_2_392_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 360 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_392_i_load, i16 %p_0_0_016_2_291_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 361 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_291_i_load, i16 %p_0_0_016_2_190_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 362 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select44, i16 %p_0_0_016_1_788_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 363 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_788_i_load, i16 %p_0_0_016_1_687_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 364 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_687_i_load, i16 %p_0_0_016_1_586_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 365 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_586_i_load, i16 %p_0_0_016_1_485_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 366 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_485_i_load, i16 %p_0_0_016_1_384_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 367 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_384_i_load, i16 %p_0_0_016_1_283_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 368 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_283_i_load, i16 %p_0_0_016_1_182_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 369 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %reuse_select50, i16 %p_0_0_016_73780_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 370 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_73780_i_load, i16 %p_0_0_016_63379_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 371 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_63379_i_load, i16 %p_0_0_016_52978_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 372 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_52978_i_load, i16 %p_0_0_016_42577_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 373 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_42577_i_load, i16 %p_0_0_016_32176_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 374 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_32176_i_load, i16 %p_0_0_016_21775_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 375 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_21775_i_load, i16 %p_0_0_016_11374_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 376 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_8_1138_i_load, i16 %p_0_0_016_8137_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 377 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_7_1130_i_load, i16 %p_0_0_016_7129_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 378 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_6_1122_i_load, i16 %p_0_0_016_6121_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 379 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_5_1114_i_load, i16 %p_0_0_016_5113_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 380 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_4_1106_i_load, i16 %p_0_0_016_4105_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 381 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_3_198_i_load, i16 %p_0_0_016_397_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 382 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_2_190_i_load, i16 %p_0_0_016_289_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 383 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_1_182_i_load, i16 %p_0_0_016_181_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 384 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln117 = store i16 %p_0_0_016_11374_i_load, i16 %p_0_0_01673_i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 385 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc74.i" [src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 386 'br' 'br_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 387 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('t') [32]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 't' [120]  (0.427 ns)

 <State 2>: 2.908ns
The critical path consists of the following:
	'load' operation ('x', src/srcnn.cpp:152->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) on local variable 'x' [141]  (0.000 ns)
	'add' operation ('x', src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) [311]  (1.016 ns)
	'icmp' operation ('icmp_ln172', src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) [312]  (1.016 ns)
	'select' operation ('y', src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) [315]  (0.449 ns)
	'store' operation ('store_ln117', src/srcnn.cpp:117->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) of variable 'y', src/srcnn.cpp:172->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616 on local variable 'y' [389]  (0.427 ns)

 <State 3>: 3.500ns
The critical path consists of the following:
	fifo read operation ('s_pix_i_read', src/srcnn.cpp:119->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) on port 's_pix_i' (src/srcnn.cpp:119->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) [214]  (1.750 ns)
	fifo write operation ('write_ln168', src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) on port 's_win_i' (src/srcnn.cpp:168->src/srcnn.cpp:276->src/srcnn.cpp:630->src/srcnn.cpp:616) [308]  (1.750 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
