; ModuleID = 'Schedch'

@fmt = private unnamed_addr constant [4 x i8] c"%s\0A\00"

declare i32 @printf(i8*, ...)

define i32 @main() {
entry:
  br i1 true, label %then, label %else

merge:                                            ; preds = %else, %then
  br i1 true, label %then2, label %else3

then:                                             ; preds = %entry
  br label %merge

else:                                             ; preds = %entry
  br label %merge

merge1:                                           ; preds = %else3, %then2
  br i1 true, label %then5, label %else6

then2:                                            ; preds = %merge
  br label %merge1

else3:                                            ; preds = %merge
  br label %merge1

merge4:                                           ; preds = %else6, %then5
  br i1 true, label %then8, label %else9

then5:                                            ; preds = %merge1
  br label %merge4

else6:                                            ; preds = %merge1
  br label %merge4

merge7:                                           ; preds = %else9, %then8
  br i1 true, label %then11, label %else18

then8:                                            ; preds = %merge4
  br label %merge7

else9:                                            ; preds = %merge4
  br label %merge7

merge10:                                          ; preds = %merge19, %merge15
  ret i32 0

then11:                                           ; preds = %merge7
  br i1 false, label %then13, label %else14

merge12:                                          ; preds = %else14, %then13
  br i1 true, label %then16, label %else17

then13:                                           ; preds = %then11
  br label %merge12

else14:                                           ; preds = %then11
  br label %merge12

merge15:                                          ; preds = %else17, %then16
  br label %merge10

then16:                                           ; preds = %merge12
  br label %merge15

else17:                                           ; preds = %merge12
  br label %merge15

else18:                                           ; preds = %merge7
  br i1 true, label %then20, label %else21

merge19:                                          ; preds = %else21, %then20
  br label %merge10

then20:                                           ; preds = %else18
  br label %merge19

else21:                                           ; preds = %else18
  br label %merge19
}
