
*** Running vivado
    with args -log spi_to_dma_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source spi_to_dma_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Aug 20 09:01:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source spi_to_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/ip/spi_fifo_axis_zedboard'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP/LVDS_to_AXIS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.cache/ip 
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 519.621 ; gain = 123.258
Command: link_design -top spi_to_dma_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 827.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_1/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_1/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_1/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_1/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_board.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_board.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.848 ; gain = 591.008
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_1_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/LVDS_to_AXIS_1/inst/ila_0/inst'
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_interrupt_n'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'attiny_sclk'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'attiny_sda_mosi'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 13 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1609.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 540 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 536 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

16 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1609.848 ; gain = 1090.227
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.848 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10921ac41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1609.848 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6cef6986b4833c37.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2010.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2012.137 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b328cee8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.137 ; gain = 21.551
Phase 1.1 Core Generation And Design Setup | Checksum: 1b328cee8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.137 ; gain = 21.551

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b328cee8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.137 ; gain = 21.551
Phase 1 Initialization | Checksum: 1b328cee8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.137 ; gain = 21.551

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b328cee8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2012.137 ; gain = 21.551

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b328cee8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2012.137 ; gain = 21.551
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b328cee8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2012.137 ; gain = 21.551

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 88 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ee8f8b32

Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2012.137 ; gain = 21.551
Retarget | Checksum: 1ee8f8b32
INFO: [Opt 31-389] Phase Retarget created 50 cells and removed 142 cells
INFO: [Opt 31-1021] In phase Retarget, 254 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22ab5491e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2012.137 ; gain = 21.551
Constant propagation | Checksum: 22ab5491e
INFO: [Opt 31-389] Phase Constant propagation created 20 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Constant propagation, 191 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2012.137 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2012.137 ; gain = 0.000
Phase 5 Sweep | Checksum: 1c3c94535

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2012.137 ; gain = 21.551
Sweep | Checksum: 1c3c94535
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 728 cells
INFO: [Opt 31-1021] In phase Sweep, 2388 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c3c94535

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2012.137 ; gain = 21.551
BUFG optimization | Checksum: 1c3c94535
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c3c94535

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2012.137 ; gain = 21.551
Shift Register Optimization | Checksum: 1c3c94535
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e7c29819

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2012.137 ; gain = 21.551
Post Processing Netlist | Checksum: 1e7c29819
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 211 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d5d3cc7b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2012.137 ; gain = 21.551

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2012.137 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d5d3cc7b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2012.137 ; gain = 21.551
Phase 9 Finalization | Checksum: 1d5d3cc7b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2012.137 ; gain = 21.551
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              50  |             142  |                                            254  |
|  Constant propagation         |              20  |             120  |                                            191  |
|  Sweep                        |               0  |             728  |                                           2388  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            211  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d5d3cc7b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2012.137 ; gain = 21.551

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 2 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 19019f446

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2223.168 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19019f446

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.168 ; gain = 211.031

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19019f446

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2223.168 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2223.168 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12adc4444

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2223.168 ; gain = 613.320
INFO: [Vivado 12-24828] Executing command : report_drc -file spi_to_dma_wrapper_drc_opted.rpt -pb spi_to_dma_wrapper_drc_opted.pb -rpx spi_to_dma_wrapper_drc_opted.rpx
Command: report_drc -file spi_to_dma_wrapper_drc_opted.rpt -pb spi_to_dma_wrapper_drc_opted.pb -rpx spi_to_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2223.168 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2223.168 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2223.168 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 129c162c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2223.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 191846d19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1211bf0c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1211bf0c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1211bf0c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182d6e62c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1059b5fce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1059b5fce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 15bfb1552

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 102b5ff43

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 639 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 269 nets or LUTs. Breaked 0 LUT, combined 269 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2223.168 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            269  |                   269  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            269  |                   269  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 15d6715dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 16d8f9643

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16d8f9643

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f402cd5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f7a59a11

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: edb19f19

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e7108505

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 187c2e886

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19af27d82

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: cee41e88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16f77bf97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16f77bf97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a65248c8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.035 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 168d07c71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: a9906cc7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a65248c8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.522. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cab7a23e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cab7a23e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cab7a23e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cab7a23e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1cab7a23e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2223.168 ; gain = 0.000

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170acd9a3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000
Ending Placer Task | Checksum: fdf709f4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2223.168 ; gain = 0.000
90 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file spi_to_dma_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file spi_to_dma_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_to_dma_wrapper_utilization_placed.rpt -pb spi_to_dma_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.168 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2223.168 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2223.168 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.168 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2223.168 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.522 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2232.242 ; gain = 9.074
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2233.734 ; gain = 10.566
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.734 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2233.734 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2233.734 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2233.734 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.734 ; gain = 10.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2233.734 ; gain = 10.566
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d82f8231 ConstDB: 0 ShapeSum: fce14d3 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 32159382 | NumContArr: 608d385e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 217f4c11a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2327.906 ; gain = 94.172

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 217f4c11a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2328.023 ; gain = 94.289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 217f4c11a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2328.023 ; gain = 94.289
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c80d8aca

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 2382.688 ; gain = 148.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.392  | TNS=0.000  | WHS=-0.323 | THS=-459.681|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 29a07f1cb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2382.688 ; gain = 148.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.392  | TNS=0.000  | WHS=-0.069 | THS=-0.513 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 266306303

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2385.035 ; gain = 151.301

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000207104 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18383
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18376
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 28cc48809

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 28cc48809

Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c48e9a7f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 2386.801 ; gain = 153.066
Phase 4 Initial Routing | Checksum: 1c48e9a7f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1112
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ea504d96

Time (s): cpu = 00:01:35 ; elapsed = 00:01:13 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 214255148

Time (s): cpu = 00:01:35 ; elapsed = 00:01:13 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2766ec6ab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2386.801 ; gain = 153.066
Phase 5 Rip-up And Reroute | Checksum: 2766ec6ab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2766ec6ab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2766ec6ab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2386.801 ; gain = 153.066
Phase 6 Delay and Skew Optimization | Checksum: 2766ec6ab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2730266db

Time (s): cpu = 00:01:39 ; elapsed = 00:01:15 . Memory (MB): peak = 2386.801 ; gain = 153.066
Phase 7 Post Hold Fix | Checksum: 2730266db

Time (s): cpu = 00:01:39 ; elapsed = 00:01:15 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.70653 %
  Global Horizontal Routing Utilization  = 3.63387 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2730266db

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2730266db

Time (s): cpu = 00:01:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 248512e2f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 248512e2f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 2386.801 ; gain = 153.066

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 248512e2f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 2386.801 ; gain = 153.066
Total Elapsed time in route_design: 77.683 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 135d22b87

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 2386.801 ; gain = 153.066
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 135d22b87

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2386.801 ; gain = 153.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2386.801 ; gain = 153.066
INFO: [Vivado 12-24828] Executing command : report_drc -file spi_to_dma_wrapper_drc_routed.rpt -pb spi_to_dma_wrapper_drc_routed.pb -rpx spi_to_dma_wrapper_drc_routed.rpx
Command: report_drc -file spi_to_dma_wrapper_drc_routed.rpt -pb spi_to_dma_wrapper_drc_routed.pb -rpx spi_to_dma_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.516 ; gain = 31.715
INFO: [Vivado 12-24828] Executing command : report_methodology -file spi_to_dma_wrapper_methodology_drc_routed.rpt -pb spi_to_dma_wrapper_methodology_drc_routed.pb -rpx spi_to_dma_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file spi_to_dma_wrapper_methodology_drc_routed.rpt -pb spi_to_dma_wrapper_methodology_drc_routed.pb -rpx spi_to_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2465.258 ; gain = 46.742
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file spi_to_dma_wrapper_timing_summary_routed.rpt -pb spi_to_dma_wrapper_timing_summary_routed.pb -rpx spi_to_dma_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2465.258 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file spi_to_dma_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file spi_to_dma_wrapper_route_status.rpt -pb spi_to_dma_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file spi_to_dma_wrapper_power_routed.rpt -pb spi_to_dma_wrapper_power_summary_routed.pb -rpx spi_to_dma_wrapper_power_routed.rpx
Command: report_power -file spi_to_dma_wrapper_power_routed.rpt -pb spi_to_dma_wrapper_power_summary_routed.pb -rpx spi_to_dma_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 19 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file spi_to_dma_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file spi_to_dma_wrapper_bus_skew_routed.rpt -pb spi_to_dma_wrapper_bus_skew_routed.pb -rpx spi_to_dma_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2524.957 ; gain = 138.156
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2558.527 ; gain = 18.352
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2562.066 ; gain = 20.777
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.066 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2562.066 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2562.066 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2562.066 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.066 ; gain = 20.777
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_DMA/LVDS_to_DMA.runs/impl_1/spi_to_dma_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2562.066 ; gain = 37.109
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/LVDS_to_AXIS_1/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/LVDS_to_AXIS_1/inst/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force spi_to_dma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./spi_to_dma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 19 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 3056.836 ; gain = 494.770
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 09:07:18 2025...
