
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 308.199 ; gain = 77.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-3491] module 'fsm' declared at 'T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:34' bound to instance 'U1' of component 'fsm' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'fsm' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'fsm' (1#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:40]
INFO: [Synth 8-3491] module 'lfsr' declared at 'T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/lfsr.vhd:25' bound to instance 'U2' of component 'lfsr' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'lfsr' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/lfsr.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (2#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/lfsr.vhd:33]
INFO: [Synth 8-3491] module 'calculator' declared at 'T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/calculator.vhd:35' bound to instance 'U3' of component 'calculator' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'calculator' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/calculator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'calculator' (3#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/calculator.vhd:40]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/clkdiv.vhd:26' bound to instance 'U4' of component 'clkdiv' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/clkdiv.vhd:30]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/clkdiv.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (4#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/clkdiv.vhd:30]
INFO: [Synth 8-3491] module 'displayer' declared at 'T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:27' bound to instance 'U5' of component 'displayer' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'displayer' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:35]
INFO: [Synth 8-226] default block is never used [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:46]
WARNING: [Synth 8-614] signal 's' is read in the process but is not in the sensitivity list [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:73]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:73]
WARNING: [Synth 8-614] signal 'dis1' is read in the process but is not in the sensitivity list [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:73]
WARNING: [Synth 8-614] signal 'dis2' is read in the process but is not in the sensitivity list [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:73]
WARNING: [Synth 8-614] signal 'dis3' is read in the process but is not in the sensitivity list [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'displayer' (5#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:35]
INFO: [Synth 8-3491] module 'mux' declared at 'T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/mux.vhd:34' bound to instance 'U6' of component 'mux' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/mux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mux' (6#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/mux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/top.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.277 ; gain = 117.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.277 ; gain = 117.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [T:/Lab3_part3/Lab3_part3.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [T:/Lab3_part3/Lab3_part3.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [T:/Lab3_part3/Lab3_part3.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 662.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fsm'
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:48]
INFO: [Synth 8-5544] ROM "muxS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnt_div_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/clkdiv.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:45]
INFO: [Synth 8-5544] ROM "dd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dis1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dis1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dis2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dis3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s1 |                              000 |                              000
                      s2 |                              001 |                              001
                      s3 |                              010 |                              010
                      s4 |                              011 |                              011
                      s7 |                              100 |                              110
                      s5 |                              101 |                              100
                      s6 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/fsm.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'dis3_reg' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'dis2_reg' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'dis1_reg' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/mux.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module displayer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U4/cnt_div_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/clkdiv.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element U5/count_reg was removed.  [T:/Lab3_part3/Lab3_part3.srcs/sources_1/new/displayer.vhd:45]
WARNING: [Synth 8-3917] design top has port seg[7] driven by constant 1
INFO: [Synth 8-3886] merging instance 'U5/dis1_reg[0]' (LDP) to 'U5/dis1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/dis3_reg[0]' (LDP) to 'U5/dis3_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/dis2_reg[0]' (LDP) to 'U5/dis2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/dis1_reg[1]' (LDP) to 'U5/dis1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/dis3_reg[1]' (LDP) to 'U5/dis3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/dis2_reg[1]' (LDP) to 'U5/dis2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/dis1_reg[3]' (LDP) to 'U5/dis1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/dis3_reg[3]' (LDP) to 'U5/dis3_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/dis2_reg[3]' (LDP) to 'U5/dis2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/dis1_reg[4]' (LDP) to 'U5/dis1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/dis3_reg[4]' (LDP) to 'U5/dis3_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/dis2_reg[4]' (LDP) to 'U5/dis2_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U5/dis3_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U5/dis2_reg[6] )
WARNING: [Synth 8-3332] Sequential element (U5/dis3_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/dis2_reg[6]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    50|
|4     |LUT2   |    26|
|5     |LUT3   |    14|
|6     |LUT4   |     2|
|7     |LUT5   |     1|
|8     |LUT6   |     8|
|9     |FDCE   |    32|
|10    |FDPE   |     1|
|11    |FDRE   |    30|
|12    |LDC    |     3|
|13    |LDP    |     6|
|14    |IBUF   |     5|
|15    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   215|
|2     |  U1     |fsm       |    19|
|3     |  U2     |lfsr      |     8|
|4     |  U4     |clkdiv    |    88|
|5     |  U5     |displayer |    71|
|6     |  U6     |mux       |     3|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 662.508 ; gain = 117.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.508 ; gain = 431.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 3 instances
  LDP => LDPE: 6 instances

64 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 662.508 ; gain = 440.344
INFO: [Common 17-1381] The checkpoint 'T:/Lab3_part3/Lab3_part3.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 662.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 14:09:20 2019...
