set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {iitb-risc.vho iitb-risc_vhd.sdo}}
}
