<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIFixSGPRCopies.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SIFixSGPRCopies.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIFixSGPRCopies.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="SIFixSGPRCopies_8cpp__incl.png" border="0" usemap="#SIFixSGPRCopies_8cpp" alt=""/></div>
<map name="SIFixSGPRCopies_8cpp" id="SIFixSGPRCopies_8cpp">
<area shape="rect" id="node2" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="654,177,746,203"/><area shape="rect" id="node13" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="322,266,521,293"/><area shape="rect" id="node16" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1321,87,1477,114"/><area shape="rect" id="node39" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="2085,87,2182,114"/><area shape="rect" id="node42" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="1250,266,1411,293"/><area shape="rect" id="node43" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="961,355,1164,382"/><area shape="rect" id="node45" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="233,80,455,121"/><area shape="rect" id="node46" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="3443,169,3639,211"/><area shape="rect" id="node48" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2932,169,3151,211"/><area shape="rect" id="node3" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="545,266,751,293"/><area shape="rect" id="node4" href="include_2llvm-c_2Disassembler_8h.html" title="llvm&#45;c/Disassembler.h" alt="" coords="1188,355,1351,382"/><area shape="rect" id="node6" href="Triple_8h.html" title="llvm/ADT/Triple.h" alt="" coords="545,355,671,382"/><area shape="rect" id="node7" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="1695,355,1873,382"/><area shape="rect" id="node8" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1734,445,1941,471"/><area shape="rect" id="node9" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1570,527,1721,553"/><area shape="rect" id="node12" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="971,527,1146,553"/><area shape="rect" id="node14" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="325,355,419,382"/><area shape="rect" id="node15" href="TargetOptions_8h.html" title="llvm/Target/TargetOptions.h" alt="" coords="5,527,200,553"/><area shape="rect" id="node17" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1565,177,1753,203"/><area shape="rect" id="node21" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2141,177,2283,203"/><area shape="rect" id="node28" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="747,355,911,382"/><area shape="rect" id="node32" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="977,177,1122,203"/><area shape="rect" id="node34" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1430,355,1602,382"/><area shape="rect" id="node36" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1073,266,1226,293"/><area shape="rect" id="node37" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1854,259,2053,300"/><area shape="rect" id="node18" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="3215,355,3449,382"/><area shape="rect" id="node19" href="TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="1537,266,1780,293"/><area shape="rect" id="node22" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="2077,266,2243,293"/><area shape="rect" id="node25" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2596,266,2793,293"/><area shape="rect" id="node23" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1903,355,2054,382"/><area shape="rect" id="node24" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2361,348,2546,389"/><area shape="rect" id="node29" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="427,527,562,553"/><area shape="rect" id="node30" href="TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="579,437,762,479"/><area shape="rect" id="node33" href="AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="877,266,1048,293"/><area shape="rect" id="node40" href="SIDefines_8h.html" title="SIDefines.h" alt="" coords="2307,177,2402,203"/><area shape="rect" id="node41" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="1996,177,2116,203"/><area shape="rect" id="node47" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="3375,259,3571,300"/><area shape="rect" id="node49" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="3129,266,3300,293"/><area shape="rect" id="node50" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="2818,266,3003,293"/></map>
</div>
</div>
<p><a href="SIFixSGPRCopies_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixSGPRCopies_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;sgpr-copies&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a26f2635500977480a9c87fdd15e60853"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixSGPRCopies_8cpp.html#a26f2635500977480a9c87fdd15e60853">hasVGPROperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a26f2635500977480a9c87fdd15e60853"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate these illegal copies in situations like this:</p>
<p>Register Class &lt;vsrc&gt; is the union of &lt;vgpr&gt; and &lt;sgpr&gt;</p>
<p>BB0: vreg0 &lt;sgpr&gt; = SCALAR_INST vreg1 &lt;vsrc&gt; = COPY vreg0 &lt;sgpr&gt; ... BRANCH cond BB1, BB2 BB1: vreg2 &lt;vgpr&gt; = VECTOR_INST vreg3 &lt;vsrc&gt; = COPY vreg2 &lt;vgpr&gt; BB2: vreg4 &lt;vsrc&gt; = PHI vreg1 &lt;vsrc&gt;, &lt;BB#0&gt;, vreg3 &lt;vrsc&gt;, &lt;BB#1&gt; vreg5 &lt;vgpr&gt; = VECTOR_INST vreg4 &lt;vsrc&gt;</p>
<p>The coalescer will begin at BB0 and eliminate its copy, then the resulting code will look like this:</p>
<p>BB0: vreg0 &lt;sgpr&gt; = SCALAR_INST ... BRANCH cond BB1, BB2 BB1: vreg2 &lt;vgpr&gt; = VECTOR_INST vreg3 &lt;vsrc&gt; = COPY vreg2 &lt;vgpr&gt; BB2: vreg4 &lt;sgpr&gt; = PHI vreg0 &lt;sgpr&gt;, &lt;BB#0&gt;, vreg3 &lt;vsrc&gt;, &lt;BB#1&gt; vreg5 &lt;vgpr&gt; = VECTOR_INST vreg4 &lt;sgpr&gt;</p>
<p>Now that the result of the PHI instruction is an SGPR, the register allocator is now forced to constrain the register class of vreg3 to &lt;sgpr&gt; so we end up with final code like this:</p>
<p>BB0: vreg0 &lt;sgpr&gt; = SCALAR_INST ... BRANCH cond BB1, BB2 BB1: vreg2 &lt;vgpr&gt; = VECTOR_INST vreg3 &lt;sgpr&gt; = COPY vreg2 &lt;vgpr&gt; BB2: vreg4 &lt;sgpr&gt; = PHI vreg0 &lt;sgpr&gt;, &lt;BB#0&gt;, vreg3 &lt;sgpr&gt;, &lt;BB#1&gt; vreg5 &lt;vgpr&gt; = VECTOR_INST vreg4 &lt;sgpr&gt;</p>
<p>Now this code contains an illegal copy from a VGPR to an SGPR.</p>
<p>In order to avoid this problem, this pass searches for PHI instructions which define a &lt;vsrc&gt; register and constrains its definition class to &lt;vgpr&gt; if the user of the PHI's definition register is a vector instruction. If the PHI's definition class is constrained to &lt;vgpr&gt; then the coalescer will be unable to perform the COPY removal from the above example which ultimately led to the creation of an illegal COPY. </p>

<p>Definition in file <a class="el" href="SIFixSGPRCopies_8cpp_source.html">SIFixSGPRCopies.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;sgpr-copies&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00080">80</a> of file <a class="el" href="SIFixSGPRCopies_8cpp_source.html">SIFixSGPRCopies.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a26f2635500977480a9c87fdd15e60853"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasVGPROperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00118">118</a> of file <a class="el" href="SIFixSGPRCopies_8cpp_source.html">SIFixSGPRCopies.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:54 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
