-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    pMessage : IN STD_LOGIC_VECTOR (63 downto 0);
    memif_mem2hwt_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    memif_mem2hwt_empty_n : IN STD_LOGIC;
    memif_mem2hwt_read : OUT STD_LOGIC;
    ram_in_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    ram_in_V_full_n : IN STD_LOGIC;
    ram_in_V_write : OUT STD_LOGIC;
    memif_hwt2mem_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    memif_hwt2mem_full_n : IN STD_LOGIC;
    memif_hwt2mem_write : OUT STD_LOGIC );
end;


architecture behav of rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_E1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000011100001000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_len_15_fu_127_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_len_15_reg_156 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln78_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_idle : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_ready : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_idle : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_ready : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_idle : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_ready : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o_ap_vld : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o_ap_vld : STD_LOGIC;
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm_state8 : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_to_rem_fu_38 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_addr_12_fu_42 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln78_fu_99_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln78_fu_107_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_to_border_fu_111_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln78_1_fu_117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln78_1_fu_121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln78_1_fu_103_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln78_2 : IN STD_LOGIC_VECTOR (8 downto 0);
        memif_hwt2mem_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        memif_hwt2mem_full_n : IN STD_LOGIC;
        memif_hwt2mem_write : OUT STD_LOGIC );
    end component;


    component rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_addr_12 : IN STD_LOGIC_VECTOR (63 downto 0);
        memif_hwt2mem_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        memif_hwt2mem_full_n : IN STD_LOGIC;
        memif_hwt2mem_write : OUT STD_LOGIC );
    end component;


    component rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        memif_mem2hwt_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        memif_mem2hwt_empty_n : IN STD_LOGIC;
        memif_mem2hwt_read : OUT STD_LOGIC;
        ram_in_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        ram_in_V_full_n : IN STD_LOGIC;
        ram_in_V_write : OUT STD_LOGIC;
        zext_ln78_2 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_rem_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_rem_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_rem_out_o_ap_vld : OUT STD_LOGIC;
        p_addr_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_addr_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_addr_out_o_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52 : component rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start,
        ap_done => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done,
        ap_idle => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_idle,
        ap_ready => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_ready,
        zext_ln78_2 => p_len_15_reg_156,
        memif_hwt2mem_din => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din,
        memif_hwt2mem_full_n => memif_hwt2mem_full_n,
        memif_hwt2mem_write => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write);

    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59 : component rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start,
        ap_done => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done,
        ap_idle => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_idle,
        ap_ready => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_ready,
        p_addr_12 => p_addr_12_fu_42,
        memif_hwt2mem_din => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din,
        memif_hwt2mem_full_n => memif_hwt2mem_full_n,
        memif_hwt2mem_write => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write);

    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66 : component rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start,
        ap_done => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done,
        ap_idle => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_idle,
        ap_ready => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_ready,
        memif_mem2hwt_dout => memif_mem2hwt_dout,
        memif_mem2hwt_empty_n => memif_mem2hwt_empty_n,
        memif_mem2hwt_read => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read,
        ram_in_V_din => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_din,
        ram_in_V_full_n => ram_in_V_full_n,
        ram_in_V_write => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write,
        zext_ln78_2 => p_len_15_reg_156,
        p_rem_out_i => p_to_rem_fu_38,
        p_rem_out_o => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o,
        p_rem_out_o_ap_vld => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o_ap_vld,
        p_addr_out_i => p_addr_12_fu_42,
        p_addr_out_o => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o,
        p_addr_out_o_ap_vld => grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln78_fu_90_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_ready = ap_const_logic_1)) then 
                    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln78_fu_90_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_ready = ap_const_logic_1)) then 
                    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state8) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_ready = ap_const_logic_1)) then 
                    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_addr_12_fu_42_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_addr_12_fu_42 <= pMessage;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o_ap_vld = ap_const_logic_1))) then 
                p_addr_12_fu_42 <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o;
            end if; 
        end if;
    end process;

    p_to_rem_fu_38_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_to_rem_fu_38 <= ap_const_lv64_E1000;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o_ap_vld = ap_const_logic_1))) then 
                p_to_rem_fu_38 <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln78_fu_90_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                p_len_15_reg_156 <= p_len_15_fu_127_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln78_fu_90_p2, grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done, grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done, grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln78_fu_90_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state8 <= ap_NS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done)
    begin
        if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done)
    begin
        if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done)
    begin
        if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln78_fu_90_p2)
    begin
        if (((icmp_ln78_fu_90_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg;
    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg;
    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg;
    icmp_ln78_1_fu_121_p2 <= "1" when (unsigned(p_to_rem_fu_38) < unsigned(zext_ln78_1_fu_117_p1)) else "0";
    icmp_ln78_fu_90_p2 <= "1" when (p_to_rem_fu_38 = ap_const_lv64_0) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln78_fu_90_p2)
    begin
        if (((icmp_ln78_fu_90_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    memif_hwt2mem_din_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din, grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            memif_hwt2mem_din <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            memif_hwt2mem_din <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din;
        else 
            memif_hwt2mem_din <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din;
        end if; 
    end process;


    memif_hwt2mem_write_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write, grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            memif_hwt2mem_write <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            memif_hwt2mem_write <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write;
        else 
            memif_hwt2mem_write <= ap_const_logic_0;
        end if; 
    end process;


    memif_mem2hwt_read_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            memif_mem2hwt_read <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read;
        else 
            memif_mem2hwt_read <= ap_const_logic_0;
        end if; 
    end process;

    p_len_15_fu_127_p3 <= 
        trunc_ln78_1_fu_103_p1 when (icmp_ln78_1_fu_121_p2(0) = '1') else 
        p_to_border_fu_111_p2;
    p_to_border_fu_111_p2 <= std_logic_vector(signed(ap_const_lv9_100) - signed(zext_ln78_fu_107_p1));
    ram_in_V_din <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_din;

    ram_in_V_write_assign_proc : process(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ram_in_V_write <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write;
        else 
            ram_in_V_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln78_1_fu_103_p1 <= p_to_rem_fu_38(9 - 1 downto 0);
    trunc_ln78_fu_99_p1 <= p_addr_12_fu_42(8 - 1 downto 0);
    zext_ln78_1_fu_117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_to_border_fu_111_p2),64));
    zext_ln78_fu_107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln78_fu_99_p1),9));
end behav;
