
Pult.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001510c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ce8  080153ac  080153ac  000163ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016094  08016094  00017094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801609c  0801609c  0001709c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080160a0  080160a0  000170a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000194  24000000  080160a4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002ea4  240001a0  08016238  000181a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002004  24003044  08016238  00019044  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00018194  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002dc33  00000000  00000000  000181c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006227  00000000  00000000  00045df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002000  00000000  00000000  0004c020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018f1  00000000  00000000  0004e020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e8b3  00000000  00000000  0004f911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00031579  00000000  00000000  0008e1c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00170169  00000000  00000000  000bf73d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022f8a6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008cec  00000000  00000000  0022f8ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000036  00000000  00000000  002385d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015394 	.word	0x08015394

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	08015394 	.word	0x08015394

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <Dispenser_Init>:
#define MAX_RETRIES 3

// ИСПРАВЛЕНИЕ: Флаг команды T
static uint8_t t_command_sent = 0;

void Dispenser_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    memset(&g_dispenser, 0, sizeof(Dispenser_t));
 80006c0:	2228      	movs	r2, #40	@ 0x28
 80006c2:	2100      	movs	r1, #0
 80006c4:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006c6:	f014 f92f 	bl	8014928 <memset>
    g_dispenser.status = DS_IDLE;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
    g_dispenser.state = STATE_IDLE;
 80006d0:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 2020 	strb.w	r2, [r3, #32]
    g_dispenser.state_entry_tick = HAL_GetTick();
 80006d8:	f003 fd78 	bl	80041cc <HAL_GetTick>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a06      	ldr	r2, [pc, #24]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006e0:	6253      	str	r3, [r2, #36]	@ 0x24
    
    t_command_sent = 0;
 80006e2:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <Dispenser_Init+0x40>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
    
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 80006e8:	2240      	movs	r2, #64	@ 0x40
 80006ea:	4905      	ldr	r1, [pc, #20]	@ (8000700 <Dispenser_Init+0x44>)
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <Dispenser_Init+0x48>)
 80006ee:	f00f feb4 	bl	801045a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	240001c0 	.word	0x240001c0
 80006fc:	240002ac 	.word	0x240002ac
 8000700:	24000228 	.word	0x24000228
 8000704:	24001190 	.word	0x24001190

08000708 <ChangeState>:

static void ChangeState(DispenserState_t new_state) {
 8000708:	b5b0      	push	{r4, r5, r7, lr}
 800070a:	b08e      	sub	sp, #56	@ 0x38
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
    if (g_dispenser.state != new_state) {
 8000712:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <ChangeState+0x68>)
 8000714:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000718:	79fa      	ldrb	r2, [r7, #7]
 800071a:	429a      	cmp	r2, r3
 800071c:	d024      	beq.n	8000768 <ChangeState+0x60>
        g_dispenser.state = new_state;
 800071e:	4a14      	ldr	r2, [pc, #80]	@ (8000770 <ChangeState+0x68>)
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f882 3020 	strb.w	r3, [r2, #32]
        g_dispenser.state_entry_tick = HAL_GetTick();
 8000726:	f003 fd51 	bl	80041cc <HAL_GetTick>
 800072a:	4603      	mov	r3, r0
 800072c:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <ChangeState+0x68>)
 800072e:	6253      	str	r3, [r2, #36]	@ 0x24
        retry_count = 0;
 8000730:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <ChangeState+0x6c>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]

        const char* state_names[] = {
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <ChangeState+0x70>)
 8000738:	f107 0408 	add.w	r4, r7, #8
 800073c:	461d      	mov	r5, r3
 800073e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000740:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000746:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800074a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "IDLE", "SEND_STATUS", "WAIT_STATUS", "SEND_L", "WAIT_L",
            "SEND_R", "WAIT_R", "SEND_T", "WAIT_T", "SEND_N", "WAIT_N", "ERROR"
        };
        if (new_state < sizeof(state_names) / sizeof(state_names[0])) {
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	2b0b      	cmp	r3, #11
 8000752:	d809      	bhi.n	8000768 <ChangeState+0x60>
            UsbLog_Printf("[STATE] -> %s\r\n", state_names[new_state]);
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	3338      	adds	r3, #56	@ 0x38
 800075a:	443b      	add	r3, r7
 800075c:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000760:	4619      	mov	r1, r3
 8000762:	4806      	ldr	r0, [pc, #24]	@ (800077c <ChangeState+0x74>)
 8000764:	f001 f944 	bl	80019f0 <UsbLog_Printf>
        }
    }
}
 8000768:	bf00      	nop
 800076a:	3738      	adds	r7, #56	@ 0x38
 800076c:	46bd      	mov	sp, r7
 800076e:	bdb0      	pop	{r4, r5, r7, pc}
 8000770:	240001c0 	.word	0x240001c0
 8000774:	240002ab 	.word	0x240002ab
 8000778:	08015424 	.word	0x08015424
 800077c:	080153ac 	.word	0x080153ac

08000780 <SendFrame>:

static void SendFrame(char cmd, const char *data) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af02      	add	r7, sp, #8
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
    uint16_t len = Gas_BuildFrame(tx_buf, 0x00, 0x01, cmd, data);
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	4613      	mov	r3, r2
 8000794:	2201      	movs	r2, #1
 8000796:	2100      	movs	r1, #0
 8000798:	4816      	ldr	r0, [pc, #88]	@ (80007f4 <SendFrame+0x74>)
 800079a:	f000 fe18 	bl	80013ce <Gas_BuildFrame>
 800079e:	4603      	mov	r3, r0
 80007a0:	81fb      	strh	r3, [r7, #14]
    
    // ИСПРАВЛЕНИЕ: Проверка результата передачи
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, tx_buf, len, 100);
 80007a2:	89fa      	ldrh	r2, [r7, #14]
 80007a4:	2364      	movs	r3, #100	@ 0x64
 80007a6:	4913      	ldr	r1, [pc, #76]	@ (80007f4 <SendFrame+0x74>)
 80007a8:	4813      	ldr	r0, [pc, #76]	@ (80007f8 <SendFrame+0x78>)
 80007aa:	f00d ff57 	bl	800e65c <HAL_UART_Transmit>
 80007ae:	4603      	mov	r3, r0
 80007b0:	737b      	strb	r3, [r7, #13]
    if (status != HAL_OK) {
 80007b2:	7b7b      	ldrb	r3, [r7, #13]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d005      	beq.n	80007c4 <SendFrame+0x44>
        UsbLog_Printf("TX ERROR: cmd=%c, status=%d\r\n", cmd, status);
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	7b7a      	ldrb	r2, [r7, #13]
 80007bc:	4619      	mov	r1, r3
 80007be:	480f      	ldr	r0, [pc, #60]	@ (80007fc <SendFrame+0x7c>)
 80007c0:	f001 f916 	bl	80019f0 <UsbLog_Printf>
    }

    if (data && data[0] != '\0') {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d00a      	beq.n	80007e0 <SendFrame+0x60>
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d006      	beq.n	80007e0 <SendFrame+0x60>
        UsbLog_Printf("TX: %c%s\r\n", cmd, data);
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	683a      	ldr	r2, [r7, #0]
 80007d6:	4619      	mov	r1, r3
 80007d8:	4809      	ldr	r0, [pc, #36]	@ (8000800 <SendFrame+0x80>)
 80007da:	f001 f909 	bl	80019f0 <UsbLog_Printf>
 80007de:	e005      	b.n	80007ec <SendFrame+0x6c>
    } else {
        UsbLog_Printf("TX: %c\r\n", cmd);
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	4619      	mov	r1, r3
 80007e4:	4807      	ldr	r0, [pc, #28]	@ (8000804 <SendFrame+0x84>)
 80007e6:	f001 f903 	bl	80019f0 <UsbLog_Printf>
    }
}
 80007ea:	bf00      	nop
 80007ec:	bf00      	nop
 80007ee:	3710      	adds	r7, #16
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	240001e8 	.word	0x240001e8
 80007f8:	24001190 	.word	0x24001190
 80007fc:	08015454 	.word	0x08015454
 8000800:	08015474 	.word	0x08015474
 8000804:	08015480 	.word	0x08015480

08000808 <IsStateTimeout>:

static uint8_t IsStateTimeout(uint32_t timeout_ms) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8000810:	f003 fcdc 	bl	80041cc <HAL_GetTick>
 8000814:	60f8      	str	r0, [r7, #12]
    return (now - g_dispenser.state_entry_tick) > timeout_ms;
 8000816:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <IsStateTimeout+0x2c>)
 8000818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	bf34      	ite	cc
 8000824:	2301      	movcc	r3, #1
 8000826:	2300      	movcs	r3, #0
 8000828:	b2db      	uxtb	r3, r3
}
 800082a:	4618      	mov	r0, r3
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	240001c0 	.word	0x240001c0

08000838 <ProcessStatusResponse>:

static uint8_t ProcessStatusResponse(const GasFrame_t *frame) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    if (frame->data_len < 2) return 0;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	7e9b      	ldrb	r3, [r3, #26]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d801      	bhi.n	800084c <ProcessStatusResponse+0x14>
 8000848:	2300      	movs	r3, #0
 800084a:	e096      	b.n	800097a <ProcessStatusResponse+0x142>
    
    char nozzle_char = frame->data[0];
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	78db      	ldrb	r3, [r3, #3]
 8000850:	73fb      	strb	r3, [r7, #15]
    char status_char = frame->data[1];
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	791b      	ldrb	r3, [r3, #4]
 8000856:	73bb      	strb	r3, [r7, #14]
    
    g_dispenser.nozzle = nozzle_char - '0';
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	3b30      	subs	r3, #48	@ 0x30
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b49      	ldr	r3, [pc, #292]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000860:	705a      	strb	r2, [r3, #1]
    g_dispenser.is_connected = 1;
 8000862:	4b48      	ldr	r3, [pc, #288]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000864:	2201      	movs	r2, #1
 8000866:	765a      	strb	r2, [r3, #25]
    g_dispenser.last_update_tick = HAL_GetTick();
 8000868:	f003 fcb0 	bl	80041cc <HAL_GetTick>
 800086c:	4603      	mov	r3, r0
 800086e:	4a45      	ldr	r2, [pc, #276]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000870:	61d3      	str	r3, [r2, #28]

    UsbLog_Printf("RX: S[nozzle=%c][status=%c] len=%d\r\n",
 8000872:	7bf9      	ldrb	r1, [r7, #15]
 8000874:	7bba      	ldrb	r2, [r7, #14]
        nozzle_char, status_char, frame->data_len);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7e9b      	ldrb	r3, [r3, #26]
    UsbLog_Printf("RX: S[nozzle=%c][status=%c] len=%d\r\n",
 800087a:	4843      	ldr	r0, [pc, #268]	@ (8000988 <ProcessStatusResponse+0x150>)
 800087c:	f001 f8b8 	bl	80019f0 <UsbLog_Printf>

    if (nozzle_char == '9' && status_char == '0') {
 8000880:	7bfb      	ldrb	r3, [r7, #15]
 8000882:	2b39      	cmp	r3, #57	@ 0x39
 8000884:	d10a      	bne.n	800089c <ProcessStatusResponse+0x64>
 8000886:	7bbb      	ldrb	r3, [r7, #14]
 8000888:	2b30      	cmp	r3, #48	@ 0x30
 800088a:	d107      	bne.n	800089c <ProcessStatusResponse+0x64>
        g_dispenser.status = DS_END;
 800088c:	4b3d      	ldr	r3, [pc, #244]	@ (8000984 <ProcessStatusResponse+0x14c>)
 800088e:	2208      	movs	r2, #8
 8000890:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S90 - Transaction end, nozzle hung\r\n");
 8000892:	483e      	ldr	r0, [pc, #248]	@ (800098c <ProcessStatusResponse+0x154>)
 8000894:	f001 f8ac 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000898:	2301      	movs	r3, #1
 800089a:	e06e      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '1' && status_char == '0') {
 800089c:	7bfb      	ldrb	r3, [r7, #15]
 800089e:	2b31      	cmp	r3, #49	@ 0x31
 80008a0:	d107      	bne.n	80008b2 <ProcessStatusResponse+0x7a>
 80008a2:	7bbb      	ldrb	r3, [r7, #14]
 80008a4:	2b30      	cmp	r3, #48	@ 0x30
 80008a6:	d104      	bne.n	80008b2 <ProcessStatusResponse+0x7a>
        g_dispenser.status = DS_IDLE;
 80008a8:	4b36      	ldr	r3, [pc, #216]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	701a      	strb	r2, [r3, #0]
        return 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	e063      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '2' && status_char == '1') {
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	2b32      	cmp	r3, #50	@ 0x32
 80008b6:	d10a      	bne.n	80008ce <ProcessStatusResponse+0x96>
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	2b31      	cmp	r3, #49	@ 0x31
 80008bc:	d107      	bne.n	80008ce <ProcessStatusResponse+0x96>
        g_dispenser.status = DS_CALLING;
 80008be:	4b31      	ldr	r3, [pc, #196]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S21 - Nozzle lifted without authorization\r\n");
 80008c4:	4832      	ldr	r0, [pc, #200]	@ (8000990 <ProcessStatusResponse+0x158>)
 80008c6:	f001 f893 	bl	80019f0 <UsbLog_Printf>
        return 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	e055      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '3' && status_char == '1') {
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	2b33      	cmp	r3, #51	@ 0x33
 80008d2:	d11e      	bne.n	8000912 <ProcessStatusResponse+0xda>
 80008d4:	7bbb      	ldrb	r3, [r7, #14]
 80008d6:	2b31      	cmp	r3, #49	@ 0x31
 80008d8:	d11b      	bne.n	8000912 <ProcessStatusResponse+0xda>
        g_dispenser.status = DS_AUTHORIZED;
 80008da:	4b2a      	ldr	r3, [pc, #168]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008dc:	2202      	movs	r2, #2
 80008de:	701a      	strb	r2, [r3, #0]
        if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 80008e0:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <ProcessStatusResponse+0xb8>
 80008e8:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00b      	beq.n	8000908 <ProcessStatusResponse+0xd0>
            UsbLog_Printf("New transaction authorized - resetting previous data\r\n");
 80008f0:	4828      	ldr	r0, [pc, #160]	@ (8000994 <ProcessStatusResponse+0x15c>)
 80008f2:	f001 f87d 	bl	80019f0 <UsbLog_Printf>
            g_dispenser.volume_cl = 0;
 80008f6:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	605a      	str	r2, [r3, #4]
            g_dispenser.amount = 0;
 80008fc:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
            g_dispenser.transaction_id = 0;
 8000902:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000904:	2200      	movs	r2, #0
 8000906:	761a      	strb	r2, [r3, #24]
        }
        UsbLog_Printf("S31 - Transaction authorized\r\n");
 8000908:	4823      	ldr	r0, [pc, #140]	@ (8000998 <ProcessStatusResponse+0x160>)
 800090a:	f001 f871 	bl	80019f0 <UsbLog_Printf>
        return 0;
 800090e:	2300      	movs	r3, #0
 8000910:	e033      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '4' && status_char == '1') {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b34      	cmp	r3, #52	@ 0x34
 8000916:	d10a      	bne.n	800092e <ProcessStatusResponse+0xf6>
 8000918:	7bbb      	ldrb	r3, [r7, #14]
 800091a:	2b31      	cmp	r3, #49	@ 0x31
 800091c:	d107      	bne.n	800092e <ProcessStatusResponse+0xf6>
        g_dispenser.status = DS_STARTED;
 800091e:	4b19      	ldr	r3, [pc, #100]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000920:	2203      	movs	r2, #3
 8000922:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S41 - Transaction started\r\n");
 8000924:	481d      	ldr	r0, [pc, #116]	@ (800099c <ProcessStatusResponse+0x164>)
 8000926:	f001 f863 	bl	80019f0 <UsbLog_Printf>
        return 0;
 800092a:	2300      	movs	r3, #0
 800092c:	e025      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '6' && status_char == '1') {
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	2b36      	cmp	r3, #54	@ 0x36
 8000932:	d10a      	bne.n	800094a <ProcessStatusResponse+0x112>
 8000934:	7bbb      	ldrb	r3, [r7, #14]
 8000936:	2b31      	cmp	r3, #49	@ 0x31
 8000938:	d107      	bne.n	800094a <ProcessStatusResponse+0x112>
        g_dispenser.status = DS_FUELLING;
 800093a:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <ProcessStatusResponse+0x14c>)
 800093c:	2205      	movs	r2, #5
 800093e:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S61 - Fuelling in progress\r\n");
 8000940:	4817      	ldr	r0, [pc, #92]	@ (80009a0 <ProcessStatusResponse+0x168>)
 8000942:	f001 f855 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000946:	2301      	movs	r3, #1
 8000948:	e017      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '8' && status_char == '1') {
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	2b38      	cmp	r3, #56	@ 0x38
 800094e:	d10a      	bne.n	8000966 <ProcessStatusResponse+0x12e>
 8000950:	7bbb      	ldrb	r3, [r7, #14]
 8000952:	2b31      	cmp	r3, #49	@ 0x31
 8000954:	d107      	bne.n	8000966 <ProcessStatusResponse+0x12e>
        g_dispenser.status = DS_STOP;
 8000956:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000958:	2207      	movs	r2, #7
 800095a:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S81 - Transaction completed, nozzle not hung\r\n");
 800095c:	4811      	ldr	r0, [pc, #68]	@ (80009a4 <ProcessStatusResponse+0x16c>)
 800095e:	f001 f847 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000962:	2301      	movs	r3, #1
 8000964:	e009      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else {
        UsbLog_Printf("Unknown status S%c%c\r\n", nozzle_char, status_char);
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	7bba      	ldrb	r2, [r7, #14]
 800096a:	4619      	mov	r1, r3
 800096c:	480e      	ldr	r0, [pc, #56]	@ (80009a8 <ProcessStatusResponse+0x170>)
 800096e:	f001 f83f 	bl	80019f0 <UsbLog_Printf>
        g_dispenser.status = DS_IDLE;
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
        return 0;
 8000978:	2300      	movs	r3, #0
    }
}
 800097a:	4618      	mov	r0, r3
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	240001c0 	.word	0x240001c0
 8000988:	0801548c 	.word	0x0801548c
 800098c:	080154b4 	.word	0x080154b4
 8000990:	080154dc 	.word	0x080154dc
 8000994:	08015508 	.word	0x08015508
 8000998:	08015540 	.word	0x08015540
 800099c:	08015560 	.word	0x08015560
 80009a0:	0801557c 	.word	0x0801557c
 80009a4:	0801559c 	.word	0x0801559c
 80009a8:	080155cc 	.word	0x080155cc

080009ac <Dispenser_Update>:

void Dispenser_Update(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b0c4      	sub	sp, #272	@ 0x110
 80009b0:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80009b2:	f003 fc0b 	bl	80041cc <HAL_GetTick>
 80009b6:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
    
    // ===================================================================
    // КРИТИЧЕСКОЕ ИСПРАВЛЕНИЕ #1: Атомарное копирование RX данных
    // ===================================================================
    uint8_t local_rx_buf[64];
    uint16_t local_rx_len = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
    uint8_t has_data = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c6:	b672      	cpsid	i
}
 80009c8:	bf00      	nop
    
    // АТОМАРНОЕ КОПИРОВАНИЕ ДАННЫХ ИЗ ISR БУФЕРА
    __disable_irq();
    if (rx_ready) {
 80009ca:	4bab      	ldr	r3, [pc, #684]	@ (8000c78 <Dispenser_Update+0x2cc>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d011      	beq.n	80009f8 <Dispenser_Update+0x4c>
        local_rx_len = rx_len;
 80009d4:	4ba9      	ldr	r3, [pc, #676]	@ (8000c7c <Dispenser_Update+0x2d0>)
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 80009dc:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 80009e0:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80009e4:	49a6      	ldr	r1, [pc, #664]	@ (8000c80 <Dispenser_Update+0x2d4>)
 80009e6:	4618      	mov	r0, r3
 80009e8:	f013 fff2 	bl	80149d0 <memcpy>
        rx_ready = 0;
 80009ec:	4ba2      	ldr	r3, [pc, #648]	@ (8000c78 <Dispenser_Update+0x2cc>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 80009f2:	2301      	movs	r3, #1
 80009f4:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  __ASM volatile ("cpsie i" : : : "memory");
 80009f8:	b662      	cpsie	i
}
 80009fa:	bf00      	nop
    }
    __enable_irq();

    switch (g_dispenser.state) {
 80009fc:	4ba1      	ldr	r3, [pc, #644]	@ (8000c84 <Dispenser_Update+0x2d8>)
 80009fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a02:	2b0b      	cmp	r3, #11
 8000a04:	f200 8262 	bhi.w	8000ecc <Dispenser_Update+0x520>
 8000a08:	a201      	add	r2, pc, #4	@ (adr r2, 8000a10 <Dispenser_Update+0x64>)
 8000a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0e:	bf00      	nop
 8000a10:	08000a41 	.word	0x08000a41
 8000a14:	08000a7d 	.word	0x08000a7d
 8000a18:	08000a8d 	.word	0x08000a8d
 8000a1c:	08000b7d 	.word	0x08000b7d
 8000a20:	08000b8d 	.word	0x08000b8d
 8000a24:	08000c67 	.word	0x08000c67
 8000a28:	08000cb1 	.word	0x08000cb1
 8000a2c:	08000d6d 	.word	0x08000d6d
 8000a30:	08000d7d 	.word	0x08000d7d
 8000a34:	08000e7b 	.word	0x08000e7b
 8000a38:	08000e8b 	.word	0x08000e8b
 8000a3c:	08000e9f 	.word	0x08000e9f

        case STATE_IDLE:
            {
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a40:	4b90      	ldr	r3, [pc, #576]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
                                   g_dispenser.status == DS_STARTED ||
                                   g_dispenser.status == DS_STOP)
                                   ? STATE_TIMEOUT_FUELLING
                                   : STATE_TIMEOUT_IDLE;
 8000a44:	2b05      	cmp	r3, #5
 8000a46:	d007      	beq.n	8000a58 <Dispenser_Update+0xac>
                                   g_dispenser.status == DS_STARTED ||
 8000a48:	4b8e      	ldr	r3, [pc, #568]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a4c:	2b03      	cmp	r3, #3
 8000a4e:	d003      	beq.n	8000a58 <Dispenser_Update+0xac>
                                   g_dispenser.status == DS_STOP)
 8000a50:	4b8c      	ldr	r3, [pc, #560]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
                                   g_dispenser.status == DS_STARTED ||
 8000a54:	2b07      	cmp	r3, #7
 8000a56:	d101      	bne.n	8000a5c <Dispenser_Update+0xb0>
                                   : STATE_TIMEOUT_IDLE;
 8000a58:	23c8      	movs	r3, #200	@ 0xc8
 8000a5a:	e001      	b.n	8000a60 <Dispenser_Update+0xb4>
 8000a5c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

                if (IsStateTimeout(timeout)) {
 8000a64:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8000a68:	f7ff fece 	bl	8000808 <IsStateTimeout>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f000 8230 	beq.w	8000ed4 <Dispenser_Update+0x528>
                    ChangeState(STATE_SEND_STATUS);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff fe47 	bl	8000708 <ChangeState>
                }
            }
            break;
 8000a7a:	e22b      	b.n	8000ed4 <Dispenser_Update+0x528>

        case STATE_SEND_STATUS:
            SendFrame('S', "");
 8000a7c:	4982      	ldr	r1, [pc, #520]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000a7e:	2053      	movs	r0, #83	@ 0x53
 8000a80:	f7ff fe7e 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_STATUS);
 8000a84:	2002      	movs	r0, #2
 8000a86:	f7ff fe3f 	bl	8000708 <ChangeState>
            break;
 8000a8a:	e230      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_STATUS:
            if (has_data) {
 8000a8c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d057      	beq.n	8000b44 <Dispenser_Update+0x198>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'S') {
 8000a94:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8000a98:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000a9c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 fcf0 	bl	8001486 <Gas_ParseFrame>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d147      	bne.n	8000b3c <Dispenser_Update+0x190>
 8000aac:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8000ab0:	2b53      	cmp	r3, #83	@ 0x53
 8000ab2:	d143      	bne.n	8000b3c <Dispenser_Update+0x190>
                    uint8_t needs_action = ProcessStatusResponse(&frame);
 8000ab4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff febd 	bl	8000838 <ProcessStatusResponse>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff

                    if (needs_action) {
 8000ac4:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d02f      	beq.n	8000b2c <Dispenser_Update+0x180>
                        if (g_dispenser.status == DS_FUELLING) {
 8000acc:	4b6d      	ldr	r3, [pc, #436]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b05      	cmp	r3, #5
 8000ad2:	d103      	bne.n	8000adc <Dispenser_Update+0x130>
                            ChangeState(STATE_SEND_L);
 8000ad4:	2003      	movs	r0, #3
 8000ad6:	f7ff fe17 	bl	8000708 <ChangeState>
 8000ada:	e02a      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                        else if (g_dispenser.status == DS_STOP) {
 8000adc:	4b69      	ldr	r3, [pc, #420]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b07      	cmp	r3, #7
 8000ae2:	d114      	bne.n	8000b0e <Dispenser_Update+0x162>
                            if (!t_command_sent) {
 8000ae4:	4b69      	ldr	r3, [pc, #420]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d109      	bne.n	8000b00 <Dispenser_Update+0x154>
                                UsbLog_Printf("S81 - Sending T command (first time)\r\n");
 8000aec:	4868      	ldr	r0, [pc, #416]	@ (8000c90 <Dispenser_Update+0x2e4>)
 8000aee:	f000 ff7f 	bl	80019f0 <UsbLog_Printf>
                                t_command_sent = 1;
 8000af2:	4b66      	ldr	r3, [pc, #408]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
                                ChangeState(STATE_SEND_T);
 8000af8:	2007      	movs	r0, #7
 8000afa:	f7ff fe05 	bl	8000708 <ChangeState>
 8000afe:	e018      	b.n	8000b32 <Dispenser_Update+0x186>
                            } else {
                                UsbLog_Printf("S81 - T already sent, waiting for S90\r\n");
 8000b00:	4864      	ldr	r0, [pc, #400]	@ (8000c94 <Dispenser_Update+0x2e8>)
 8000b02:	f000 ff75 	bl	80019f0 <UsbLog_Printf>
                                ChangeState(STATE_IDLE);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f7ff fdfe 	bl	8000708 <ChangeState>
 8000b0c:	e011      	b.n	8000b32 <Dispenser_Update+0x186>
                            }
                        }
                        else if (g_dispenser.status == DS_END) {
 8000b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b08      	cmp	r3, #8
 8000b14:	d106      	bne.n	8000b24 <Dispenser_Update+0x178>
                            t_command_sent = 0;
 8000b16:	4b5d      	ldr	r3, [pc, #372]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
                            ChangeState(STATE_SEND_N);
 8000b1c:	2009      	movs	r0, #9
 8000b1e:	f7ff fdf3 	bl	8000708 <ChangeState>
 8000b22:	e006      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                        else {
                            ChangeState(STATE_IDLE);
 8000b24:	2000      	movs	r0, #0
 8000b26:	f7ff fdef 	bl	8000708 <ChangeState>
 8000b2a:	e002      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                    } else {
                        ChangeState(STATE_IDLE);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fdeb 	bl	8000708 <ChangeState>
                    }

                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000b32:	2240      	movs	r2, #64	@ 0x40
 8000b34:	4958      	ldr	r1, [pc, #352]	@ (8000c98 <Dispenser_Update+0x2ec>)
 8000b36:	4859      	ldr	r0, [pc, #356]	@ (8000c9c <Dispenser_Update+0x2f0>)
 8000b38:	f00f fc8f 	bl	801045a <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_STATUS);
                } else {
                    ChangeState(STATE_ERROR);
                }
            }
            break;
 8000b42:	e1c9      	b.n	8000ed8 <Dispenser_Update+0x52c>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000b44:	2064      	movs	r0, #100	@ 0x64
 8000b46:	f7ff fe5f 	bl	8000808 <IsStateTimeout>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	f000 81c3 	beq.w	8000ed8 <Dispenser_Update+0x52c>
                UsbLog_Printf("[TIMEOUT] WAIT_STATUS\r\n");
 8000b52:	4853      	ldr	r0, [pc, #332]	@ (8000ca0 <Dispenser_Update+0x2f4>)
 8000b54:	f000 ff4c 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000b58:	4b52      	ldr	r3, [pc, #328]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d809      	bhi.n	8000b74 <Dispenser_Update+0x1c8>
                    retry_count++;
 8000b60:	4b50      	ldr	r3, [pc, #320]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b4e      	ldr	r3, [pc, #312]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b6a:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_STATUS);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f7ff fdcb 	bl	8000708 <ChangeState>
            break;
 8000b72:	e1b1      	b.n	8000ed8 <Dispenser_Update+0x52c>
                    ChangeState(STATE_ERROR);
 8000b74:	200b      	movs	r0, #11
 8000b76:	f7ff fdc7 	bl	8000708 <ChangeState>
            break;
 8000b7a:	e1ad      	b.n	8000ed8 <Dispenser_Update+0x52c>

        case STATE_SEND_L:
            SendFrame('L', "");
 8000b7c:	4942      	ldr	r1, [pc, #264]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000b7e:	204c      	movs	r0, #76	@ 0x4c
 8000b80:	f7ff fdfe 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_L);
 8000b84:	2004      	movs	r0, #4
 8000b86:	f7ff fdbf 	bl	8000708 <ChangeState>
            break;
 8000b8a:	e1b0      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_L:
            if (has_data) {
 8000b8c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d04c      	beq.n	8000c2e <Dispenser_Update+0x282>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'L') {
 8000b94:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8000b98:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000b9c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 fc70 	bl	8001486 <Gas_ParseFrame>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d13c      	bne.n	8000c26 <Dispenser_Update+0x27a>
 8000bac:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8000bb0:	2b4c      	cmp	r3, #76	@ 0x4c
 8000bb2:	d138      	bne.n	8000c26 <Dispenser_Update+0x27a>
                    if (frame.data_len >= 10) {
 8000bb4:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8000bb8:	2b09      	cmp	r3, #9
 8000bba:	d92c      	bls.n	8000c16 <Dispenser_Update+0x26a>
                        g_dispenser.nozzle = frame.data[0] - '0';
 8000bbc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8000bc0:	3b30      	subs	r3, #48	@ 0x30
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bc6:	705a      	strb	r2, [r3, #1]
                        g_dispenser.transaction_id = frame.data[1];
 8000bc8:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8000bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bce:	761a      	strb	r2, [r3, #24]

                        char volume_str[7] = {0};
 8000bd0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[4], 6);
 8000bdc:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000be0:	1dd9      	adds	r1, r3, #7
 8000be2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000be6:	2206      	movs	r2, #6
 8000be8:	4618      	mov	r0, r3
 8000bea:	f013 fef1 	bl	80149d0 <memcpy>
                        g_dispenser.volume_cl = (uint32_t)atol(volume_str);
 8000bee:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f013 fd78 	bl	80146e8 <atol>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4b21      	ldr	r3, [pc, #132]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bfe:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000c00:	4b20      	ldr	r3, [pc, #128]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c02:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000c04:	4619      	mov	r1, r3
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000c06:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c08:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	4825      	ldr	r0, [pc, #148]	@ (8000ca8 <Dispenser_Update+0x2fc>)
 8000c12:	f000 feed 	bl	80019f0 <UsbLog_Printf>
                            g_dispenser.volume_cl);
                    }

                    ChangeState(STATE_SEND_R);
 8000c16:	2005      	movs	r0, #5
 8000c18:	f7ff fd76 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000c1c:	2240      	movs	r2, #64	@ 0x40
 8000c1e:	491e      	ldr	r1, [pc, #120]	@ (8000c98 <Dispenser_Update+0x2ec>)
 8000c20:	481e      	ldr	r0, [pc, #120]	@ (8000c9c <Dispenser_Update+0x2f0>)
 8000c22:	f00f fc1a 	bl	801045a <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_L);
                } else {
                    ChangeState(STATE_IDLE);
                }
            }
            break;
 8000c2c:	e156      	b.n	8000edc <Dispenser_Update+0x530>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000c2e:	2064      	movs	r0, #100	@ 0x64
 8000c30:	f7ff fdea 	bl	8000808 <IsStateTimeout>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f000 8150 	beq.w	8000edc <Dispenser_Update+0x530>
                UsbLog_Printf("[TIMEOUT] WAIT_L\r\n");
 8000c3c:	481b      	ldr	r0, [pc, #108]	@ (8000cac <Dispenser_Update+0x300>)
 8000c3e:	f000 fed7 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000c42:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d809      	bhi.n	8000c5e <Dispenser_Update+0x2b2>
                    retry_count++;
 8000c4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c54:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_L);
 8000c56:	2003      	movs	r0, #3
 8000c58:	f7ff fd56 	bl	8000708 <ChangeState>
            break;
 8000c5c:	e13e      	b.n	8000edc <Dispenser_Update+0x530>
                    ChangeState(STATE_IDLE);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff fd52 	bl	8000708 <ChangeState>
            break;
 8000c64:	e13a      	b.n	8000edc <Dispenser_Update+0x530>

        case STATE_SEND_R:
            SendFrame('R', "");
 8000c66:	4908      	ldr	r1, [pc, #32]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000c68:	2052      	movs	r0, #82	@ 0x52
 8000c6a:	f7ff fd89 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_R);
 8000c6e:	2006      	movs	r0, #6
 8000c70:	f7ff fd4a 	bl	8000708 <ChangeState>
            break;
 8000c74:	e13b      	b.n	8000eee <Dispenser_Update+0x542>
 8000c76:	bf00      	nop
 8000c78:	240002aa 	.word	0x240002aa
 8000c7c:	240002a8 	.word	0x240002a8
 8000c80:	24000268 	.word	0x24000268
 8000c84:	240001c0 	.word	0x240001c0
 8000c88:	080155e4 	.word	0x080155e4
 8000c8c:	240002ac 	.word	0x240002ac
 8000c90:	080155e8 	.word	0x080155e8
 8000c94:	08015610 	.word	0x08015610
 8000c98:	24000228 	.word	0x24000228
 8000c9c:	24001190 	.word	0x24001190
 8000ca0:	08015638 	.word	0x08015638
 8000ca4:	240002ab 	.word	0x240002ab
 8000ca8:	08015650 	.word	0x08015650
 8000cac:	08015678 	.word	0x08015678

        case STATE_WAIT_R:
            if (has_data) {
 8000cb0:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d03d      	beq.n	8000d34 <Dispenser_Update+0x388>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'R') {
 8000cb8:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000cbc:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000cc0:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fbde 	bl	8001486 <Gas_ParseFrame>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d12d      	bne.n	8000d2c <Dispenser_Update+0x380>
 8000cd0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8000cd4:	2b52      	cmp	r3, #82	@ 0x52
 8000cd6:	d129      	bne.n	8000d2c <Dispenser_Update+0x380>
                    if (frame.data_len >= 10) {
 8000cd8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8000cdc:	2b09      	cmp	r3, #9
 8000cde:	d91d      	bls.n	8000d1c <Dispenser_Update+0x370>
                        char amount_str[7] = {0};
 8000ce0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8000cec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000cf0:	1dd9      	adds	r1, r3, #7
 8000cf2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cf6:	2206      	movs	r2, #6
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f013 fe69 	bl	80149d0 <memcpy>
                        g_dispenser.amount = (uint32_t)atol(amount_str);
 8000cfe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d02:	4618      	mov	r0, r3
 8000d04:	f013 fcf0 	bl	80146e8 <atol>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4ba4      	ldr	r3, [pc, #656]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000d0e:	609a      	str	r2, [r3, #8]

                        UsbLog_Printf("R: amount=%lu\r\n", g_dispenser.amount);
 8000d10:	4ba3      	ldr	r3, [pc, #652]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	4619      	mov	r1, r3
 8000d16:	48a3      	ldr	r0, [pc, #652]	@ (8000fa4 <Dispenser_Update+0x5f8>)
 8000d18:	f000 fe6a 	bl	80019f0 <UsbLog_Printf>
                    }

                    ChangeState(STATE_IDLE);
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fcf3 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000d22:	2240      	movs	r2, #64	@ 0x40
 8000d24:	49a0      	ldr	r1, [pc, #640]	@ (8000fa8 <Dispenser_Update+0x5fc>)
 8000d26:	48a1      	ldr	r0, [pc, #644]	@ (8000fac <Dispenser_Update+0x600>)
 8000d28:	f00f fb97 	bl	801045a <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_R);
                } else {
                    ChangeState(STATE_IDLE);
                }
            }
            break;
 8000d32:	e0d5      	b.n	8000ee0 <Dispenser_Update+0x534>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000d34:	2064      	movs	r0, #100	@ 0x64
 8000d36:	f7ff fd67 	bl	8000808 <IsStateTimeout>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f000 80cf 	beq.w	8000ee0 <Dispenser_Update+0x534>
                UsbLog_Printf("[TIMEOUT] WAIT_R\r\n");
 8000d42:	489b      	ldr	r0, [pc, #620]	@ (8000fb0 <Dispenser_Update+0x604>)
 8000d44:	f000 fe54 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000d48:	4b9a      	ldr	r3, [pc, #616]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d809      	bhi.n	8000d64 <Dispenser_Update+0x3b8>
                    retry_count++;
 8000d50:	4b98      	ldr	r3, [pc, #608]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	b2da      	uxtb	r2, r3
 8000d58:	4b96      	ldr	r3, [pc, #600]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d5a:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_R);
 8000d5c:	2005      	movs	r0, #5
 8000d5e:	f7ff fcd3 	bl	8000708 <ChangeState>
            break;
 8000d62:	e0bd      	b.n	8000ee0 <Dispenser_Update+0x534>
                    ChangeState(STATE_IDLE);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff fccf 	bl	8000708 <ChangeState>
            break;
 8000d6a:	e0b9      	b.n	8000ee0 <Dispenser_Update+0x534>

        case STATE_SEND_T:
            SendFrame('T', "");
 8000d6c:	4992      	ldr	r1, [pc, #584]	@ (8000fb8 <Dispenser_Update+0x60c>)
 8000d6e:	2054      	movs	r0, #84	@ 0x54
 8000d70:	f7ff fd06 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_T);
 8000d74:	2008      	movs	r0, #8
 8000d76:	f7ff fcc7 	bl	8000708 <ChangeState>
            break;
 8000d7a:	e0b8      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_T:
            if (has_data) {
 8000d7c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d06d      	beq.n	8000e60 <Dispenser_Update+0x4b4>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'T') {
 8000d84:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000d88:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000d8c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000d90:	4618      	mov	r0, r3
 8000d92:	f000 fb78 	bl	8001486 <Gas_ParseFrame>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d15d      	bne.n	8000e58 <Dispenser_Update+0x4ac>
 8000d9c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000da0:	2b54      	cmp	r3, #84	@ 0x54
 8000da2:	d159      	bne.n	8000e58 <Dispenser_Update+0x4ac>
                    if (frame.data_len >= 22) {
 8000da4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8000da8:	2b15      	cmp	r3, #21
 8000daa:	d94a      	bls.n	8000e42 <Dispenser_Update+0x496>
                        g_dispenser.nozzle = frame.data[0] - '0';
 8000dac:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000db0:	3b30      	subs	r3, #48	@ 0x30
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b7a      	ldr	r3, [pc, #488]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000db6:	705a      	strb	r2, [r3, #1]
                        g_dispenser.transaction_id = frame.data[1];
 8000db8:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000dbc:	4b78      	ldr	r3, [pc, #480]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000dbe:	761a      	strb	r2, [r3, #24]

                        char amount_str[7] = {0};
 8000dc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8000dcc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000dd0:	1dd9      	adds	r1, r3, #7
 8000dd2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dd6:	2206      	movs	r2, #6
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f013 fdf9 	bl	80149d0 <memcpy>
                        g_dispenser.amount = (uint32_t)atol(amount_str);
 8000dde:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000de2:	4618      	mov	r0, r3
 8000de4:	f013 fc80 	bl	80146e8 <atol>
 8000de8:	4603      	mov	r3, r0
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b6c      	ldr	r3, [pc, #432]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000dee:	609a      	str	r2, [r3, #8]

                        char volume_str[7] = {0};
 8000df0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[11], 6);
 8000dfc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e00:	f103 010e 	add.w	r1, r3, #14
 8000e04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e08:	2206      	movs	r2, #6
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f013 fde0 	bl	80149d0 <memcpy>
                        g_dispenser.volume_cl = (uint32_t)atol(volume_str);
 8000e10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e14:	4618      	mov	r0, r3
 8000e16:	f013 fc67 	bl	80146e8 <atol>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4b60      	ldr	r3, [pc, #384]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e20:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000e22:	4b5f      	ldr	r3, [pc, #380]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e24:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8000e26:	4619      	mov	r1, r3
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000e28:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e2a:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	4b5c      	ldr	r3, [pc, #368]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	485f      	ldr	r0, [pc, #380]	@ (8000fbc <Dispenser_Update+0x610>)
 8000e3e:	f000 fdd7 	bl	80019f0 <UsbLog_Printf>
                            g_dispenser.amount, g_dispenser.volume_cl);
                    }

                    UsbLog_Printf("T received - flag remains set until transaction closes\r\n");
 8000e42:	485f      	ldr	r0, [pc, #380]	@ (8000fc0 <Dispenser_Update+0x614>)
 8000e44:	f000 fdd4 	bl	80019f0 <UsbLog_Printf>
                    ChangeState(STATE_IDLE);
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f7ff fc5d 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000e4e:	2240      	movs	r2, #64	@ 0x40
 8000e50:	4955      	ldr	r1, [pc, #340]	@ (8000fa8 <Dispenser_Update+0x5fc>)
 8000e52:	4856      	ldr	r0, [pc, #344]	@ (8000fac <Dispenser_Update+0x600>)
 8000e54:	f00f fb01 	bl	801045a <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
            }
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
                UsbLog_Printf("[TIMEOUT] WAIT_T\r\n");
                ChangeState(STATE_IDLE);
            }
            break;
 8000e5e:	e041      	b.n	8000ee4 <Dispenser_Update+0x538>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000e60:	2064      	movs	r0, #100	@ 0x64
 8000e62:	f7ff fcd1 	bl	8000808 <IsStateTimeout>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d03b      	beq.n	8000ee4 <Dispenser_Update+0x538>
                UsbLog_Printf("[TIMEOUT] WAIT_T\r\n");
 8000e6c:	4855      	ldr	r0, [pc, #340]	@ (8000fc4 <Dispenser_Update+0x618>)
 8000e6e:	f000 fdbf 	bl	80019f0 <UsbLog_Printf>
                ChangeState(STATE_IDLE);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f7ff fc48 	bl	8000708 <ChangeState>
            break;
 8000e78:	e034      	b.n	8000ee4 <Dispenser_Update+0x538>

        case STATE_SEND_N:
            SendFrame('N', "");
 8000e7a:	494f      	ldr	r1, [pc, #316]	@ (8000fb8 <Dispenser_Update+0x60c>)
 8000e7c:	204e      	movs	r0, #78	@ 0x4e
 8000e7e:	f7ff fc7f 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_N);
 8000e82:	200a      	movs	r0, #10
 8000e84:	f7ff fc40 	bl	8000708 <ChangeState>
            break;
 8000e88:	e031      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_N:
            if (IsStateTimeout(200)) {
 8000e8a:	20c8      	movs	r0, #200	@ 0xc8
 8000e8c:	f7ff fcbc 	bl	8000808 <IsStateTimeout>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d028      	beq.n	8000ee8 <Dispenser_Update+0x53c>
                ChangeState(STATE_SEND_STATUS);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff fc36 	bl	8000708 <ChangeState>
            }
            break;
 8000e9c:	e024      	b.n	8000ee8 <Dispenser_Update+0x53c>

        case STATE_ERROR:
            UsbLog_Printf("[ERROR] Communication error, resetting\r\n");
 8000e9e:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <Dispenser_Update+0x61c>)
 8000ea0:	f000 fda6 	bl	80019f0 <UsbLog_Printf>
            g_dispenser.is_connected = 0;
 8000ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	765a      	strb	r2, [r3, #25]
            t_command_sent = 0;  // ИСПРАВЛЕНИЕ: Сброс флага при ошибке
 8000eaa:	4b48      	ldr	r3, [pc, #288]	@ (8000fcc <Dispenser_Update+0x620>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
            if (IsStateTimeout(500)) {  // ИСПРАВЛЕНИЕ: Уменьшен до 500мс
 8000eb0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eb4:	f7ff fca8 	bl	8000808 <IsStateTimeout>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d016      	beq.n	8000eec <Dispenser_Update+0x540>
                UsbLog_Printf("[ERROR] Recovery, returning to IDLE\r\n");
 8000ebe:	4844      	ldr	r0, [pc, #272]	@ (8000fd0 <Dispenser_Update+0x624>)
 8000ec0:	f000 fd96 	bl	80019f0 <UsbLog_Printf>
                ChangeState(STATE_IDLE);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f7ff fc1f 	bl	8000708 <ChangeState>
            }
            break;
 8000eca:	e00f      	b.n	8000eec <Dispenser_Update+0x540>

        default:
            ChangeState(STATE_IDLE);
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f7ff fc1b 	bl	8000708 <ChangeState>
            break;
 8000ed2:	e00c      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ed4:	bf00      	nop
 8000ed6:	e00a      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ed8:	bf00      	nop
 8000eda:	e008      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000edc:	bf00      	nop
 8000ede:	e006      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee0:	bf00      	nop
 8000ee2:	e004      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee4:	bf00      	nop
 8000ee6:	e002      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee8:	bf00      	nop
 8000eea:	e000      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000eec:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8000eee:	b672      	cpsid	i
}
 8000ef0:	bf00      	nop
    }

    // Проверка внеочередных сообщений
    __disable_irq();
    if (rx_ready && !has_data) {
 8000ef2:	4b38      	ldr	r3, [pc, #224]	@ (8000fd4 <Dispenser_Update+0x628>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d015      	beq.n	8000f28 <Dispenser_Update+0x57c>
 8000efc:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d111      	bne.n	8000f28 <Dispenser_Update+0x57c>
        local_rx_len = rx_len;
 8000f04:	4b34      	ldr	r3, [pc, #208]	@ (8000fd8 <Dispenser_Update+0x62c>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 8000f0c:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8000f10:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000f14:	4931      	ldr	r1, [pc, #196]	@ (8000fdc <Dispenser_Update+0x630>)
 8000f16:	4618      	mov	r0, r3
 8000f18:	f013 fd5a 	bl	80149d0 <memcpy>
        rx_ready = 0;
 8000f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd4 <Dispenser_Update+0x628>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 8000f22:	2301      	movs	r3, #1
 8000f24:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  __ASM volatile ("cpsie i" : : : "memory");
 8000f28:	b662      	cpsie	i
}
 8000f2a:	bf00      	nop
    }
    __enable_irq();
    
    if (has_data) {
 8000f2c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d073      	beq.n	800101c <Dispenser_Update+0x670>
        GasFrame_t frame;
        if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0) {
 8000f34:	f107 020c 	add.w	r2, r7, #12
 8000f38:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000f3c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 faa0 	bl	8001486 <Gas_ParseFrame>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d162      	bne.n	8001012 <Dispenser_Update+0x666>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	2b43      	cmp	r3, #67	@ 0x43
 8000f50:	d148      	bne.n	8000fe4 <Dispenser_Update+0x638>
 8000f52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f56:	2b0a      	cmp	r3, #10
 8000f58:	d944      	bls.n	8000fe4 <Dispenser_Update+0x638>
                char totalizer_str[10] = {0};
 8000f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	811a      	strh	r2, [r3, #8]
                memcpy(totalizer_str, &frame.data[2], 9);
 8000f6a:	f107 030c 	add.w	r3, r7, #12
 8000f6e:	1d59      	adds	r1, r3, #5
 8000f70:	463b      	mov	r3, r7
 8000f72:	2209      	movs	r2, #9
 8000f74:	4618      	mov	r0, r3
 8000f76:	f013 fd2b 	bl	80149d0 <memcpy>
                g_dispenser.totalizer = (uint64_t)atoll(totalizer_str);
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f013 fc3b 	bl	80147f8 <atoll>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4906      	ldr	r1, [pc, #24]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000f88:	e9c1 2304 	strd	r2, r3, [r1, #16]

                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
                    frame.data[0], (unsigned long long)g_dispenser.totalizer);
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
 8000f8e:	4619      	mov	r1, r3
                    frame.data[0], (unsigned long long)g_dispenser.totalizer);
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000f92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
 8000f96:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <Dispenser_Update+0x634>)
 8000f98:	f000 fd2a 	bl	80019f0 <UsbLog_Printf>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 8000f9c:	e039      	b.n	8001012 <Dispenser_Update+0x666>
 8000f9e:	bf00      	nop
 8000fa0:	240001c0 	.word	0x240001c0
 8000fa4:	0801568c 	.word	0x0801568c
 8000fa8:	24000228 	.word	0x24000228
 8000fac:	24001190 	.word	0x24001190
 8000fb0:	0801569c 	.word	0x0801569c
 8000fb4:	240002ab 	.word	0x240002ab
 8000fb8:	080155e4 	.word	0x080155e4
 8000fbc:	080156b0 	.word	0x080156b0
 8000fc0:	080156e4 	.word	0x080156e4
 8000fc4:	08015720 	.word	0x08015720
 8000fc8:	08015734 	.word	0x08015734
 8000fcc:	240002ac 	.word	0x240002ac
 8000fd0:	08015760 	.word	0x08015760
 8000fd4:	240002aa 	.word	0x240002aa
 8000fd8:	240002a8 	.word	0x240002a8
 8000fdc:	24000268 	.word	0x24000268
 8000fe0:	08015788 	.word	0x08015788
            }
            else if (frame.cmd != 'S' && frame.cmd != 'L' && frame.cmd != 'R' && frame.cmd != 'T') {
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	2b53      	cmp	r3, #83	@ 0x53
 8000fe8:	d013      	beq.n	8001012 <Dispenser_Update+0x666>
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	2b4c      	cmp	r3, #76	@ 0x4c
 8000fee:	d010      	beq.n	8001012 <Dispenser_Update+0x666>
 8000ff0:	7bbb      	ldrb	r3, [r7, #14]
 8000ff2:	2b52      	cmp	r3, #82	@ 0x52
 8000ff4:	d00d      	beq.n	8001012 <Dispenser_Update+0x666>
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	2b54      	cmp	r3, #84	@ 0x54
 8000ffa:	d00a      	beq.n	8001012 <Dispenser_Update+0x666>
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
                    frame.cmd, frame.data_len, frame.data);
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
 8000ffe:	4619      	mov	r1, r3
                    frame.cmd, frame.data_len, frame.data);
 8001000:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
 8001004:	461a      	mov	r2, r3
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	3303      	adds	r3, #3
 800100c:	4810      	ldr	r0, [pc, #64]	@ (8001050 <Dispenser_Update+0x6a4>)
 800100e:	f000 fcef 	bl	80019f0 <UsbLog_Printf>
            }
        }
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8001012:	2240      	movs	r2, #64	@ 0x40
 8001014:	490f      	ldr	r1, [pc, #60]	@ (8001054 <Dispenser_Update+0x6a8>)
 8001016:	4810      	ldr	r0, [pc, #64]	@ (8001058 <Dispenser_Update+0x6ac>)
 8001018:	f00f fa1f 	bl	801045a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
    
    if (now - g_dispenser.last_update_tick > 2000) {
 800101c:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <Dispenser_Update+0x6b0>)
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800102a:	d90c      	bls.n	8001046 <Dispenser_Update+0x69a>
        if (g_dispenser.is_connected) {
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <Dispenser_Update+0x6b0>)
 800102e:	7e5b      	ldrb	r3, [r3, #25]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d008      	beq.n	8001046 <Dispenser_Update+0x69a>
            g_dispenser.is_connected = 0;
 8001034:	4b09      	ldr	r3, [pc, #36]	@ (800105c <Dispenser_Update+0x6b0>)
 8001036:	2200      	movs	r2, #0
 8001038:	765a      	strb	r2, [r3, #25]
            UsbLog_Printf("Dispenser connection timeout!\r\n");
 800103a:	4809      	ldr	r0, [pc, #36]	@ (8001060 <Dispenser_Update+0x6b4>)
 800103c:	f000 fcd8 	bl	80019f0 <UsbLog_Printf>
            ChangeState(STATE_ERROR);
 8001040:	200b      	movs	r0, #11
 8001042:	f7ff fb61 	bl	8000708 <ChangeState>
        }
    }
}
 8001046:	bf00      	nop
 8001048:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	080157a8 	.word	0x080157a8
 8001054:	24000228 	.word	0x24000228
 8001058:	24001190 	.word	0x24001190
 800105c:	240001c0 	.word	0x240001c0
 8001060:	080157c8 	.word	0x080157c8

08001064 <Dispenser_StartVolume>:

void Dispenser_StartVolume(uint8_t nozzle, uint32_t volume_cl, uint32_t price) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b08e      	sub	sp, #56	@ 0x38
 8001068:	af02      	add	r7, sp, #8
 800106a:	4603      	mov	r3, r0
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	73fb      	strb	r3, [r7, #15]
    g_dispenser.volume_cl = 0;
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <Dispenser_StartVolume+0x58>)
 8001074:	2200      	movs	r2, #0
 8001076:	605a      	str	r2, [r3, #4]
    g_dispenser.amount = 0;
 8001078:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <Dispenser_StartVolume+0x58>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
    g_dispenser.transaction_id = 0;
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <Dispenser_StartVolume+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	761a      	strb	r2, [r3, #24]
    t_command_sent = 0;
 8001084:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <Dispenser_StartVolume+0x5c>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]

    UsbLog_Printf("Starting new volume transaction - reset T flag\r\n");
 800108a:	480e      	ldr	r0, [pc, #56]	@ (80010c4 <Dispenser_StartVolume+0x60>)
 800108c:	f000 fcb0 	bl	80019f0 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 8001090:	7bfa      	ldrb	r2, [r7, #15]
 8001092:	f107 0010 	add.w	r0, r7, #16
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	9301      	str	r3, [sp, #4]
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	4613      	mov	r3, r2
 80010a0:	4a09      	ldr	r2, [pc, #36]	@ (80010c8 <Dispenser_StartVolume+0x64>)
 80010a2:	2120      	movs	r1, #32
 80010a4:	f013 fbac 	bl	8014800 <sniprintf>
        (int)nozzle, (unsigned long)volume_cl, (unsigned long)price);
    SendFrame('V', data);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	2056      	movs	r0, #86	@ 0x56
 80010b0:	f7ff fb66 	bl	8000780 <SendFrame>
}
 80010b4:	bf00      	nop
 80010b6:	3730      	adds	r7, #48	@ 0x30
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	240001c0 	.word	0x240001c0
 80010c0:	240002ac 	.word	0x240002ac
 80010c4:	080157e8 	.word	0x080157e8
 80010c8:	0801581c 	.word	0x0801581c

080010cc <Dispenser_StartAmount>:

void Dispenser_StartAmount(uint8_t nozzle, uint32_t amount, uint32_t price) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08e      	sub	sp, #56	@ 0x38
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	4603      	mov	r3, r0
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	73fb      	strb	r3, [r7, #15]
    g_dispenser.volume_cl = 0;
 80010da:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
    g_dispenser.amount = 0;
 80010e0:	4b10      	ldr	r3, [pc, #64]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
    g_dispenser.transaction_id = 0;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	761a      	strb	r2, [r3, #24]
    t_command_sent = 0;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <Dispenser_StartAmount+0x5c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]

    UsbLog_Printf("Starting new amount transaction - reset T flag\r\n");
 80010f2:	480e      	ldr	r0, [pc, #56]	@ (800112c <Dispenser_StartAmount+0x60>)
 80010f4:	f000 fc7c 	bl	80019f0 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 80010f8:	7bfa      	ldrb	r2, [r7, #15]
 80010fa:	f107 0010 	add.w	r0, r7, #16
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	4613      	mov	r3, r2
 8001108:	4a09      	ldr	r2, [pc, #36]	@ (8001130 <Dispenser_StartAmount+0x64>)
 800110a:	2120      	movs	r1, #32
 800110c:	f013 fb78 	bl	8014800 <sniprintf>
        (int)nozzle, (unsigned long)amount, (unsigned long)price);
    SendFrame('M', data);
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4619      	mov	r1, r3
 8001116:	204d      	movs	r0, #77	@ 0x4d
 8001118:	f7ff fb32 	bl	8000780 <SendFrame>
}
 800111c:	bf00      	nop
 800111e:	3730      	adds	r7, #48	@ 0x30
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	240001c0 	.word	0x240001c0
 8001128:	240002ac 	.word	0x240002ac
 800112c:	0801582c 	.word	0x0801582c
 8001130:	0801581c 	.word	0x0801581c

08001134 <Dispenser_RequestTotalizer>:

void Dispenser_RequestTotalizer(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
    SendFrame('C', "0");
 8001138:	4902      	ldr	r1, [pc, #8]	@ (8001144 <Dispenser_RequestTotalizer+0x10>)
 800113a:	2043      	movs	r0, #67	@ 0x43
 800113c:	f7ff fb20 	bl	8000780 <SendFrame>
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	08015860 	.word	0x08015860

08001148 <Dispenser_CloseTransaction>:

void Dispenser_Resume(void) {
    SendFrame('G', "");
}

void Dispenser_CloseTransaction(void) {
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
    SendFrame('N', "");
 800114c:	4902      	ldr	r1, [pc, #8]	@ (8001158 <Dispenser_CloseTransaction+0x10>)
 800114e:	204e      	movs	r0, #78	@ 0x4e
 8001150:	f7ff fb16 	bl	8000780 <SendFrame>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	080155e4 	.word	0x080155e4

0800115c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
    if (huart == &huart2) {
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a28      	ldr	r2, [pc, #160]	@ (800120c <HAL_UARTEx_RxEventCallback+0xb0>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d149      	bne.n	8001204 <HAL_UARTEx_RxEventCallback+0xa8>
        if (Size <= sizeof(rx_frame_buf)) {
 8001170:	887b      	ldrh	r3, [r7, #2]
 8001172:	2b40      	cmp	r3, #64	@ 0x40
 8001174:	d846      	bhi.n	8001204 <HAL_UARTEx_RxEventCallback+0xa8>
            memcpy(rx_frame_buf, rx_dma_buf, Size);
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	461a      	mov	r2, r3
 800117a:	4925      	ldr	r1, [pc, #148]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 800117c:	4825      	ldr	r0, [pc, #148]	@ (8001214 <HAL_UARTEx_RxEventCallback+0xb8>)
 800117e:	f013 fc27 	bl	80149d0 <memcpy>
            rx_len = Size;
 8001182:	4a25      	ldr	r2, [pc, #148]	@ (8001218 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	8013      	strh	r3, [r2, #0]
            rx_ready = 1;
 8001188:	4b24      	ldr	r3, [pc, #144]	@ (800121c <HAL_UARTEx_RxEventCallback+0xc0>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]

            #if 1
            UsbLog_Printf("RAW RX (%d): ", Size);
 800118e:	887b      	ldrh	r3, [r7, #2]
 8001190:	4619      	mov	r1, r3
 8001192:	4823      	ldr	r0, [pc, #140]	@ (8001220 <HAL_UARTEx_RxEventCallback+0xc4>)
 8001194:	f000 fc2c 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 8001198:	2300      	movs	r3, #0
 800119a:	81fb      	strh	r3, [r7, #14]
 800119c:	e009      	b.n	80011b2 <HAL_UARTEx_RxEventCallback+0x56>
                UsbLog_Printf("%02X ", rx_dma_buf[i]);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011a2:	5cd3      	ldrb	r3, [r2, r3]
 80011a4:	4619      	mov	r1, r3
 80011a6:	481f      	ldr	r0, [pc, #124]	@ (8001224 <HAL_UARTEx_RxEventCallback+0xc8>)
 80011a8:	f000 fc22 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	3301      	adds	r3, #1
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	89fa      	ldrh	r2, [r7, #14]
 80011b4:	887b      	ldrh	r3, [r7, #2]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d3f1      	bcc.n	800119e <HAL_UARTEx_RxEventCallback+0x42>
            }
            UsbLog_Printf(" | ");
 80011ba:	481b      	ldr	r0, [pc, #108]	@ (8001228 <HAL_UARTEx_RxEventCallback+0xcc>)
 80011bc:	f000 fc18 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	81bb      	strh	r3, [r7, #12]
 80011c4:	e017      	b.n	80011f6 <HAL_UARTEx_RxEventCallback+0x9a>
                if (rx_dma_buf[i] >= 32 && rx_dma_buf[i] < 127) {
 80011c6:	89bb      	ldrh	r3, [r7, #12]
 80011c8:	4a11      	ldr	r2, [pc, #68]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011ca:	5cd3      	ldrb	r3, [r2, r3]
 80011cc:	2b1f      	cmp	r3, #31
 80011ce:	d90c      	bls.n	80011ea <HAL_UARTEx_RxEventCallback+0x8e>
 80011d0:	89bb      	ldrh	r3, [r7, #12]
 80011d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011d4:	5cd3      	ldrb	r3, [r2, r3]
 80011d6:	2b7e      	cmp	r3, #126	@ 0x7e
 80011d8:	d807      	bhi.n	80011ea <HAL_UARTEx_RxEventCallback+0x8e>
                    UsbLog_Printf("%c", rx_dma_buf[i]);
 80011da:	89bb      	ldrh	r3, [r7, #12]
 80011dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	4619      	mov	r1, r3
 80011e2:	4812      	ldr	r0, [pc, #72]	@ (800122c <HAL_UARTEx_RxEventCallback+0xd0>)
 80011e4:	f000 fc04 	bl	80019f0 <UsbLog_Printf>
 80011e8:	e002      	b.n	80011f0 <HAL_UARTEx_RxEventCallback+0x94>
                } else {
                    UsbLog_Printf(".");
 80011ea:	4811      	ldr	r0, [pc, #68]	@ (8001230 <HAL_UARTEx_RxEventCallback+0xd4>)
 80011ec:	f000 fc00 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011f0:	89bb      	ldrh	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	81bb      	strh	r3, [r7, #12]
 80011f6:	89ba      	ldrh	r2, [r7, #12]
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d3e3      	bcc.n	80011c6 <HAL_UARTEx_RxEventCallback+0x6a>
                }
            }
            UsbLog_Printf("\r\n");
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001200:	f000 fbf6 	bl	80019f0 <UsbLog_Printf>
            #endif
        }
    }
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	24001190 	.word	0x24001190
 8001210:	24000228 	.word	0x24000228
 8001214:	24000268 	.word	0x24000268
 8001218:	240002a8 	.word	0x240002a8
 800121c:	240002aa 	.word	0x240002aa
 8001220:	08015864 	.word	0x08015864
 8001224:	08015874 	.word	0x08015874
 8001228:	0801587c 	.word	0x0801587c
 800122c:	08015880 	.word	0x08015880
 8001230:	08015884 	.word	0x08015884
 8001234:	08015888 	.word	0x08015888

08001238 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001240:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001244:	4a13      	ldr	r2, [pc, #76]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001246:	f043 0301 	orr.w	r3, r3, #1
 800124a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001250:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	2102      	movs	r1, #2
 8001260:	200c      	movs	r0, #12
 8001262:	f003 f8ca 	bl	80043fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001266:	200c      	movs	r0, #12
 8001268:	f003 f8e1 	bl	800442e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2102      	movs	r1, #2
 8001270:	200d      	movs	r0, #13
 8001272:	f003 f8c2 	bl	80043fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001276:	200d      	movs	r0, #13
 8001278:	f003 f8d9 	bl	800442e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2102      	movs	r1, #2
 8001280:	2010      	movs	r0, #16
 8001282:	f003 f8ba 	bl	80043fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001286:	2010      	movs	r0, #16
 8001288:	f003 f8d1 	bl	800442e <HAL_NVIC_EnableIRQ>

}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	58024400 	.word	0x58024400

08001298 <EEPROM_Write>:
#include "eeprom_at24.h"

#define EEPROM_PRICE_ADDR 0x0000

HAL_StatusTypeDef EEPROM_Write(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af04      	add	r7, sp, #16
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
 80012a4:	4613      	mov	r3, r2
 80012a6:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 80012a8:	88fa      	ldrh	r2, [r7, #6]
 80012aa:	2364      	movs	r3, #100	@ 0x64
 80012ac:	9302      	str	r3, [sp, #8]
 80012ae:	88bb      	ldrh	r3, [r7, #4]
 80012b0:	9301      	str	r3, [sp, #4]
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2302      	movs	r3, #2
 80012b8:	21a0      	movs	r1, #160	@ 0xa0
 80012ba:	4808      	ldr	r0, [pc, #32]	@ (80012dc <EEPROM_Write+0x44>)
 80012bc:	f006 fa1e 	bl	80076fc <HAL_I2C_Mem_Write>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d102      	bne.n	80012d0 <EEPROM_Write+0x38>
        HAL_Delay(5); // Typical write cycle time for AT24C
 80012ca:	2005      	movs	r0, #5
 80012cc:	f002 ff8a 	bl	80041e4 <HAL_Delay>
    }
    return status;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	240002b0 	.word	0x240002b0

080012e0 <EEPROM_Read>:

HAL_StatusTypeDef EEPROM_Read(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af04      	add	r7, sp, #16
 80012e6:	4603      	mov	r3, r0
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	80fb      	strh	r3, [r7, #6]
 80012ec:	4613      	mov	r3, r2
 80012ee:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 80012f0:	88fa      	ldrh	r2, [r7, #6]
 80012f2:	2364      	movs	r3, #100	@ 0x64
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	88bb      	ldrh	r3, [r7, #4]
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2302      	movs	r3, #2
 8001300:	21a0      	movs	r1, #160	@ 0xa0
 8001302:	4804      	ldr	r0, [pc, #16]	@ (8001314 <EEPROM_Read+0x34>)
 8001304:	f006 fb0e 	bl	8007924 <HAL_I2C_Mem_Read>
 8001308:	4603      	mov	r3, r0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	240002b0 	.word	0x240002b0

08001318 <EEPROM_SavePrice>:

HAL_StatusTypeDef EEPROM_SavePrice(uint32_t price) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    buf[0] = (price >> 24) & 0xFF;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	0e1b      	lsrs	r3, r3, #24
 8001324:	b2db      	uxtb	r3, r3
 8001326:	733b      	strb	r3, [r7, #12]
    buf[1] = (price >> 16) & 0xFF;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	0c1b      	lsrs	r3, r3, #16
 800132c:	b2db      	uxtb	r3, r3
 800132e:	737b      	strb	r3, [r7, #13]
    buf[2] = (price >> 8) & 0xFF;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	0a1b      	lsrs	r3, r3, #8
 8001334:	b2db      	uxtb	r3, r3
 8001336:	73bb      	strb	r3, [r7, #14]
    buf[3] = price & 0xFF;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	73fb      	strb	r3, [r7, #15]
    return EEPROM_Write(EEPROM_PRICE_ADDR, buf, 4);
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	2204      	movs	r2, #4
 8001344:	4619      	mov	r1, r3
 8001346:	2000      	movs	r0, #0
 8001348:	f7ff ffa6 	bl	8001298 <EEPROM_Write>
 800134c:	4603      	mov	r3, r0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <EEPROM_LoadPrice>:

uint32_t EEPROM_LoadPrice(void) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    uint8_t buf[4];
    if (EEPROM_Read(EEPROM_PRICE_ADDR, buf, 4) != HAL_OK) return 0;
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2204      	movs	r2, #4
 8001360:	4619      	mov	r1, r3
 8001362:	2000      	movs	r0, #0
 8001364:	f7ff ffbc 	bl	80012e0 <EEPROM_Read>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <EEPROM_LoadPrice+0x1c>
 800136e:	2300      	movs	r3, #0
 8001370:	e009      	b.n	8001386 <EEPROM_LoadPrice+0x30>
    return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8001372:	793b      	ldrb	r3, [r7, #4]
 8001374:	061a      	lsls	r2, r3, #24
 8001376:	797b      	ldrb	r3, [r7, #5]
 8001378:	041b      	lsls	r3, r3, #16
 800137a:	431a      	orrs	r2, r3
 800137c:	79bb      	ldrb	r3, [r7, #6]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	4313      	orrs	r3, r2
 8001382:	79fa      	ldrb	r2, [r7, #7]
 8001384:	4313      	orrs	r3, r2
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <Gas_CalculateCRC>:
#include "gaskitlink.h"

uint8_t Gas_CalculateCRC(const uint8_t *data, uint16_t len) {
 800138e:	b480      	push	{r7}
 8001390:	b085      	sub	sp, #20
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	460b      	mov	r3, r1
 8001398:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 800139e:	2300      	movs	r3, #0
 80013a0:	81bb      	strh	r3, [r7, #12]
 80013a2:	e009      	b.n	80013b8 <Gas_CalculateCRC+0x2a>
        crc ^= data[i];
 80013a4:	89bb      	ldrh	r3, [r7, #12]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	4053      	eors	r3, r2
 80013b0:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 80013b2:	89bb      	ldrh	r3, [r7, #12]
 80013b4:	3301      	adds	r3, #1
 80013b6:	81bb      	strh	r3, [r7, #12]
 80013b8:	89ba      	ldrh	r2, [r7, #12]
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3f1      	bcc.n	80013a4 <Gas_CalculateCRC+0x16>
    }
    return crc;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <Gas_BuildFrame>:

uint16_t Gas_BuildFrame(uint8_t *buffer, uint8_t addr_high, uint8_t addr_low, char cmd, const char *data) {
 80013ce:	b590      	push	{r4, r7, lr}
 80013d0:	b085      	sub	sp, #20
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	4608      	mov	r0, r1
 80013d8:	4611      	mov	r1, r2
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	70fb      	strb	r3, [r7, #3]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70bb      	strb	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
    uint16_t pos = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	81fb      	strh	r3, [r7, #14]
    buffer[pos++] = GAS_STX;
 80013ec:	89fb      	ldrh	r3, [r7, #14]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	81fa      	strh	r2, [r7, #14]
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	2202      	movs	r2, #2
 80013fa:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_high;
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	81fa      	strh	r2, [r7, #14]
 8001402:	461a      	mov	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	78fa      	ldrb	r2, [r7, #3]
 800140a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_low;
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	1c5a      	adds	r2, r3, #1
 8001410:	81fa      	strh	r2, [r7, #14]
 8001412:	461a      	mov	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4413      	add	r3, r2
 8001418:	78ba      	ldrb	r2, [r7, #2]
 800141a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = (uint8_t)cmd;
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	81fa      	strh	r2, [r7, #14]
 8001422:	461a      	mov	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4413      	add	r3, r2
 8001428:	787a      	ldrb	r2, [r7, #1]
 800142a:	701a      	strb	r2, [r3, #0]
    
    if (data) {
 800142c:	6a3b      	ldr	r3, [r7, #32]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d015      	beq.n	800145e <Gas_BuildFrame+0x90>
        uint16_t data_len = (uint16_t)strlen(data);
 8001432:	6a38      	ldr	r0, [r7, #32]
 8001434:	f7fe ff54 	bl	80002e0 <strlen>
 8001438:	4603      	mov	r3, r0
 800143a:	81bb      	strh	r3, [r7, #12]
        if (data_len > 22) data_len = 22;
 800143c:	89bb      	ldrh	r3, [r7, #12]
 800143e:	2b16      	cmp	r3, #22
 8001440:	d901      	bls.n	8001446 <Gas_BuildFrame+0x78>
 8001442:	2316      	movs	r3, #22
 8001444:	81bb      	strh	r3, [r7, #12]
        memcpy(&buffer[pos], data, data_len);
 8001446:	89fb      	ldrh	r3, [r7, #14]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	89ba      	ldrh	r2, [r7, #12]
 800144e:	6a39      	ldr	r1, [r7, #32]
 8001450:	4618      	mov	r0, r3
 8001452:	f013 fabd 	bl	80149d0 <memcpy>
        pos += data_len;
 8001456:	89fa      	ldrh	r2, [r7, #14]
 8001458:	89bb      	ldrh	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	81fb      	strh	r3, [r7, #14]
    }
    
    buffer[pos] = Gas_CalculateCRC(&buffer[1], pos - 1);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	1c58      	adds	r0, r3, #1
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	3b01      	subs	r3, #1
 8001466:	b299      	uxth	r1, r3
 8001468:	89fb      	ldrh	r3, [r7, #14]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	f7ff ff8e 	bl	800138e <Gas_CalculateCRC>
 8001472:	4603      	mov	r3, r0
 8001474:	7023      	strb	r3, [r4, #0]
    pos++;
 8001476:	89fb      	ldrh	r3, [r7, #14]
 8001478:	3301      	adds	r3, #1
 800147a:	81fb      	strh	r3, [r7, #14]
    
    return pos;
 800147c:	89fb      	ldrh	r3, [r7, #14]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bd90      	pop	{r4, r7, pc}

08001486 <Gas_ParseFrame>:

int Gas_ParseFrame(const uint8_t *buffer, uint16_t len, GasFrame_t *frame) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	460b      	mov	r3, r1
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	817b      	strh	r3, [r7, #10]
    if (len < 5) return -1; // Too short
 8001494:	897b      	ldrh	r3, [r7, #10]
 8001496:	2b04      	cmp	r3, #4
 8001498:	d802      	bhi.n	80014a0 <Gas_ParseFrame+0x1a>
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e045      	b.n	800152c <Gas_ParseFrame+0xa6>
    if (buffer[0] != GAS_STX) return -2; // No STX
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d002      	beq.n	80014ae <Gas_ParseFrame+0x28>
 80014a8:	f06f 0301 	mvn.w	r3, #1
 80014ac:	e03e      	b.n	800152c <Gas_ParseFrame+0xa6>
    
    uint8_t crc_calc = Gas_CalculateCRC(&buffer[1], len - 2);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	1c5a      	adds	r2, r3, #1
 80014b2:	897b      	ldrh	r3, [r7, #10]
 80014b4:	3b02      	subs	r3, #2
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4619      	mov	r1, r3
 80014ba:	4610      	mov	r0, r2
 80014bc:	f7ff ff67 	bl	800138e <Gas_CalculateCRC>
 80014c0:	4603      	mov	r3, r0
 80014c2:	75bb      	strb	r3, [r7, #22]
    if (crc_calc != buffer[len - 1]) return -3; // CRC Error
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4413      	add	r3, r2
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	7dba      	ldrb	r2, [r7, #22]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d002      	beq.n	80014da <Gas_ParseFrame+0x54>
 80014d4:	f06f 0302 	mvn.w	r3, #2
 80014d8:	e028      	b.n	800152c <Gas_ParseFrame+0xa6>
    
    frame->addr_high = buffer[1];
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3301      	adds	r3, #1
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	701a      	strb	r2, [r3, #0]
    frame->addr_low = buffer[2];
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3302      	adds	r3, #2
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	705a      	strb	r2, [r3, #1]
    frame->cmd = buffer[3];
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	3303      	adds	r3, #3
 80014f2:	781a      	ldrb	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	709a      	strb	r2, [r3, #2]
    
    uint8_t data_len = len - 5;
 80014f8:	897b      	ldrh	r3, [r7, #10]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	3b05      	subs	r3, #5
 80014fe:	75fb      	strb	r3, [r7, #23]
    if (data_len > 22) data_len = 22;
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	2b16      	cmp	r3, #22
 8001504:	d901      	bls.n	800150a <Gas_ParseFrame+0x84>
 8001506:	2316      	movs	r3, #22
 8001508:	75fb      	strb	r3, [r7, #23]
    frame->data_len = data_len;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	7dfa      	ldrb	r2, [r7, #23]
 800150e:	769a      	strb	r2, [r3, #26]
    memcpy(frame->data, &buffer[4], data_len);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	1cd8      	adds	r0, r3, #3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	3304      	adds	r3, #4
 8001518:	7dfa      	ldrb	r2, [r7, #23]
 800151a:	4619      	mov	r1, r3
 800151c:	f013 fa58 	bl	80149d0 <memcpy>
    frame->data[data_len] = '\0';
 8001520:	7dfb      	ldrb	r3, [r7, #23]
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	2200      	movs	r2, #0
 8001528:	70da      	strb	r2, [r3, #3]
    
    return 0;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	4b45      	ldr	r3, [pc, #276]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800154c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001550:	4a43      	ldr	r2, [pc, #268]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155a:	4b41      	ldr	r3, [pc, #260]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800155c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001568:	4b3d      	ldr	r3, [pc, #244]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800156a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800156e:	4a3c      	ldr	r2, [pc, #240]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001574:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001578:	4b39      	ldr	r3, [pc, #228]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800157a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800157e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	4b36      	ldr	r3, [pc, #216]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800158c:	4a34      	ldr	r2, [pc, #208]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001596:	4b32      	ldr	r3, [pc, #200]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015c2:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c8:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015ca:	f043 0310 	orr.w	r3, r3, #16
 80015ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	603b      	str	r3, [r7, #0]
 80015de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f245 0102 	movw	r1, #20482	@ 0x5002
 80015e6:	481f      	ldr	r0, [pc, #124]	@ (8001664 <MX_GPIO_Init+0x130>)
 80015e8:	f005 ffd2 	bl	8007590 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KeyRow_1_GPIO_Port, KeyRow_1_Pin, GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	2104      	movs	r1, #4
 80015f0:	481c      	ldr	r0, [pc, #112]	@ (8001664 <MX_GPIO_Init+0x130>)
 80015f2:	f005 ffcd 	bl	8007590 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 80015f6:	2201      	movs	r2, #1
 80015f8:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <MX_GPIO_Init+0x134>)
 80015fe:	f005 ffc7 	bl	8007590 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 8001602:	f245 0306 	movw	r3, #20486	@ 0x5006
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001610:	2302      	movs	r3, #2
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4812      	ldr	r0, [pc, #72]	@ (8001664 <MX_GPIO_Init+0x130>)
 800161c:	f005 fdf0 	bl	8007200 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 8001620:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800162e:	2302      	movs	r3, #2
 8001630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480b      	ldr	r0, [pc, #44]	@ (8001668 <MX_GPIO_Init+0x134>)
 800163a:	f005 fde1 	bl	8007200 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 800163e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001648:	2301      	movs	r3, #1
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4805      	ldr	r0, [pc, #20]	@ (8001668 <MX_GPIO_Init+0x134>)
 8001654:	f005 fdd4 	bl	8007200 <HAL_GPIO_Init>

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	@ 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	58024400 	.word	0x58024400
 8001664:	58020400 	.word	0x58020400
 8001668:	58021000 	.word	0x58021000

0800166c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001670:	4b1b      	ldr	r3, [pc, #108]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001672:	4a1c      	ldr	r2, [pc, #112]	@ (80016e4 <MX_I2C1_Init+0x78>)
 8001674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001676:	4b1a      	ldr	r3, [pc, #104]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001678:	4a1b      	ldr	r2, [pc, #108]	@ (80016e8 <MX_I2C1_Init+0x7c>)
 800167a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800167c:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001682:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001684:	2201      	movs	r2, #1
 8001686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001688:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800169c:	2200      	movs	r2, #0
 800169e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a6:	480e      	ldr	r0, [pc, #56]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016a8:	f005 ff8c 	bl	80075c4 <HAL_I2C_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016b2:	f000 fb49 	bl	8001d48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016b6:	2100      	movs	r1, #0
 80016b8:	4809      	ldr	r0, [pc, #36]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016ba:	f007 fbf3 	bl	8008ea4 <HAL_I2CEx_ConfigAnalogFilter>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016c4:	f000 fb40 	bl	8001d48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016c8:	2100      	movs	r1, #0
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016cc:	f007 fc35 	bl	8008f3a <HAL_I2CEx_ConfigDigitalFilter>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016d6:	f000 fb37 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	240002b0 	.word	0x240002b0
 80016e4:	40005400 	.word	0x40005400
 80016e8:	00b03fdb 	.word	0x00b03fdb

080016ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0ba      	sub	sp, #232	@ 0xe8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	22c0      	movs	r2, #192	@ 0xc0
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f013 f90b 	bl	8014928 <memset>
  if(i2cHandle->Instance==I2C1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a2e      	ldr	r2, [pc, #184]	@ (80017d0 <HAL_I2C_MspInit+0xe4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d155      	bne.n	80017c8 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800171c:	f04f 0208 	mov.w	r2, #8
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172e:	f107 0310 	add.w	r3, r7, #16
 8001732:	4618      	mov	r0, r3
 8001734:	f009 ff1e 	bl	800b574 <HAL_RCCEx_PeriphCLKConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800173e:	f000 fb03 	bl	8001d48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001748:	4a22      	ldr	r2, [pc, #136]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800174a:	f043 0302 	orr.w	r3, r3, #2
 800174e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001760:	23c0      	movs	r3, #192	@ 0xc0
 8001762:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	2312      	movs	r3, #18
 8001768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001778:	2304      	movs	r3, #4
 800177a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001782:	4619      	mov	r1, r3
 8001784:	4814      	ldr	r0, [pc, #80]	@ (80017d8 <HAL_I2C_MspInit+0xec>)
 8001786:	f005 fd3b 	bl	8007200 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800178c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001790:	4a10      	ldr	r2, [pc, #64]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001796:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800179a:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800179c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	210c      	movs	r1, #12
 80017ac:	201f      	movs	r0, #31
 80017ae:	f002 fe24 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017b2:	201f      	movs	r0, #31
 80017b4:	f002 fe3b 	bl	800442e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	210c      	movs	r1, #12
 80017bc:	2020      	movs	r0, #32
 80017be:	f002 fe1c 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017c2:	2020      	movs	r0, #32
 80017c4:	f002 fe33 	bl	800442e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017c8:	bf00      	nop
 80017ca:	37e8      	adds	r7, #232	@ 0xe8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40005400 	.word	0x40005400
 80017d4:	58024400 	.word	0x58024400
 80017d8:	58020400 	.word	0x58020400

080017dc <Keyboard_Init>:
};

static char last_key = 0;
static uint32_t last_scan_time = 0;

void Keyboard_Init(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 80017e2:	2300      	movs	r3, #0
 80017e4:	71fb      	strb	r3, [r7, #7]
 80017e6:	e00e      	b.n	8001806 <Keyboard_Init+0x2a>
        HAL_GPIO_WritePin(row_ports[i], row_pins[i], GPIO_PIN_SET);
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001818 <Keyboard_Init+0x3c>)
 80017ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <Keyboard_Init+0x40>)
 80017f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017f8:	2201      	movs	r2, #1
 80017fa:	4619      	mov	r1, r3
 80017fc:	f005 fec8 	bl	8007590 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	3301      	adds	r3, #1
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b04      	cmp	r3, #4
 800180a:	d9ed      	bls.n	80017e8 <Keyboard_Init+0xc>
    }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	24000000 	.word	0x24000000
 800181c:	24000014 	.word	0x24000014

08001820 <Keyboard_Scan>:

char Keyboard_Scan(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001826:	2300      	movs	r3, #0
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e04f      	b.n	80018cc <Keyboard_Scan+0xac>
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_RESET);
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a2b      	ldr	r2, [pc, #172]	@ (80018dc <Keyboard_Scan+0xbc>)
 8001830:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a2a      	ldr	r2, [pc, #168]	@ (80018e0 <Keyboard_Scan+0xc0>)
 8001838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800183c:	2200      	movs	r2, #0
 800183e:	4619      	mov	r1, r3
 8001840:	f005 fea6 	bl	8007590 <HAL_GPIO_WritePin>
        
        for(volatile int i=0; i<50; i++);
 8001844:	2300      	movs	r3, #0
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	e002      	b.n	8001850 <Keyboard_Scan+0x30>
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	2b31      	cmp	r3, #49	@ 0x31
 8001854:	ddf9      	ble.n	800184a <Keyboard_Scan+0x2a>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001856:	2300      	movs	r3, #0
 8001858:	71bb      	strb	r3, [r7, #6]
 800185a:	e025      	b.n	80018a8 <Keyboard_Scan+0x88>
            if (HAL_GPIO_ReadPin(col_ports[c], col_pins[c]) == GPIO_PIN_RESET) {
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <Keyboard_Scan+0xc4>)
 8001860:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001864:	79bb      	ldrb	r3, [r7, #6]
 8001866:	4920      	ldr	r1, [pc, #128]	@ (80018e8 <Keyboard_Scan+0xc8>)
 8001868:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800186c:	4619      	mov	r1, r3
 800186e:	4610      	mov	r0, r2
 8001870:	f005 fe76 	bl	8007560 <HAL_GPIO_ReadPin>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d113      	bne.n	80018a2 <Keyboard_Scan+0x82>
                HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	4a17      	ldr	r2, [pc, #92]	@ (80018dc <Keyboard_Scan+0xbc>)
 800187e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4a16      	ldr	r2, [pc, #88]	@ (80018e0 <Keyboard_Scan+0xc0>)
 8001886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800188a:	2201      	movs	r2, #1
 800188c:	4619      	mov	r1, r3
 800188e:	f005 fe7f 	bl	8007590 <HAL_GPIO_WritePin>
                return key_map[r][c];
 8001892:	79fa      	ldrb	r2, [r7, #7]
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	4915      	ldr	r1, [pc, #84]	@ (80018ec <Keyboard_Scan+0xcc>)
 8001898:	0092      	lsls	r2, r2, #2
 800189a:	440a      	add	r2, r1
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	e018      	b.n	80018d4 <Keyboard_Scan+0xb4>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	3301      	adds	r3, #1
 80018a6:	71bb      	strb	r3, [r7, #6]
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d9d6      	bls.n	800185c <Keyboard_Scan+0x3c>
            }
        }
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <Keyboard_Scan+0xbc>)
 80018b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	4a09      	ldr	r2, [pc, #36]	@ (80018e0 <Keyboard_Scan+0xc0>)
 80018ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018be:	2201      	movs	r2, #1
 80018c0:	4619      	mov	r1, r3
 80018c2:	f005 fe65 	bl	8007590 <HAL_GPIO_WritePin>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	3301      	adds	r3, #1
 80018ca:	71fb      	strb	r3, [r7, #7]
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d9ac      	bls.n	800182c <Keyboard_Scan+0xc>
    }
    return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	24000000 	.word	0x24000000
 80018e0:	24000014 	.word	0x24000014
 80018e4:	24000020 	.word	0x24000020
 80018e8:	24000030 	.word	0x24000030
 80018ec:	08015c0c 	.word	0x08015c0c

080018f0 <Keyboard_GetKey>:

char Keyboard_GetKey(void) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80018f6:	f002 fc69 	bl	80041cc <HAL_GetTick>
 80018fa:	6078      	str	r0, [r7, #4]
    
    // ИСПРАВЛЕНИЕ #5: Убрана избыточная проверка переполнения
    // Unsigned arithmetic автоматически обрабатывает wrap-around
    if ((now - last_scan_time) >= 50) {
 80018fc:	4b0f      	ldr	r3, [pc, #60]	@ (800193c <Keyboard_GetKey+0x4c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b31      	cmp	r3, #49	@ 0x31
 8001906:	d913      	bls.n	8001930 <Keyboard_GetKey+0x40>
        last_scan_time = now;
 8001908:	4a0c      	ldr	r2, [pc, #48]	@ (800193c <Keyboard_GetKey+0x4c>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6013      	str	r3, [r2, #0]
        
        char current_key = Keyboard_Scan();
 800190e:	f7ff ff87 	bl	8001820 <Keyboard_Scan>
 8001912:	4603      	mov	r3, r0
 8001914:	70fb      	strb	r3, [r7, #3]
        
        if (current_key != last_key) {
 8001916:	4b0a      	ldr	r3, [pc, #40]	@ (8001940 <Keyboard_GetKey+0x50>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	429a      	cmp	r2, r3
 800191e:	d007      	beq.n	8001930 <Keyboard_GetKey+0x40>
            last_key = current_key;
 8001920:	4a07      	ldr	r2, [pc, #28]	@ (8001940 <Keyboard_GetKey+0x50>)
 8001922:	78fb      	ldrb	r3, [r7, #3]
 8001924:	7013      	strb	r3, [r2, #0]
            if (current_key != 0) {
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <Keyboard_GetKey+0x40>
                return current_key;
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	e000      	b.n	8001932 <Keyboard_GetKey+0x42>
            }
        }
    }
    
    return 0;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	24000308 	.word	0x24000308
 8001940:	24000304 	.word	0x24000304

08001944 <SSD1309_IsReady>:
void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c);

/* Асинхронное обновление дисплея */
void SSD1309_UpdateAsync(SSD1309_t *d);

static inline bool SSD1309_IsReady(const SSD1309_t *d) { return d->ready != 0u; }
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	bf14      	ite	ne
 8001958:	2301      	movne	r3, #1
 800195a:	2300      	moveq	r3, #0
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <UsbLog_Push>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* ====== USB CDC logger (non-blocking) ====== */
static void UsbLog_Push(const uint8_t *data, uint16_t len)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
  for (uint16_t i = 0; i < len; i++) {
 8001978:	2300      	movs	r3, #0
 800197a:	81fb      	strh	r3, [r7, #14]
 800197c:	e026      	b.n	80019cc <UsbLog_Push+0x60>
    uint16_t next = (uint16_t)((usblog_wr + 1u) % USBLOG_RING_SZ);
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <UsbLog_Push+0x78>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	b29b      	uxth	r3, r3
 8001984:	3301      	adds	r3, #1
 8001986:	b29b      	uxth	r3, r3
 8001988:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800198c:	81bb      	strh	r3, [r7, #12]
    if (next == usblog_rd) {
 800198e:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <UsbLog_Push+0x7c>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	89ba      	ldrh	r2, [r7, #12]
 8001996:	429a      	cmp	r2, r3
 8001998:	d109      	bne.n	80019ae <UsbLog_Push+0x42>
      usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 800199a:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <UsbLog_Push+0x7c>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	3301      	adds	r3, #1
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <UsbLog_Push+0x7c>)
 80019ac:	801a      	strh	r2, [r3, #0]
    }
    usblog_ring[usblog_wr] = data[i];
 80019ae:	89fb      	ldrh	r3, [r7, #14]
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a0b      	ldr	r2, [pc, #44]	@ (80019e4 <UsbLog_Push+0x78>)
 80019b6:	8812      	ldrh	r2, [r2, #0]
 80019b8:	b292      	uxth	r2, r2
 80019ba:	7819      	ldrb	r1, [r3, #0]
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <UsbLog_Push+0x80>)
 80019be:	5499      	strb	r1, [r3, r2]
    usblog_wr = next;
 80019c0:	4a08      	ldr	r2, [pc, #32]	@ (80019e4 <UsbLog_Push+0x78>)
 80019c2:	89bb      	ldrh	r3, [r7, #12]
 80019c4:	8013      	strh	r3, [r2, #0]
  for (uint16_t i = 0; i < len; i++) {
 80019c6:	89fb      	ldrh	r3, [r7, #14]
 80019c8:	3301      	adds	r3, #1
 80019ca:	81fb      	strh	r3, [r7, #14]
 80019cc:	89fa      	ldrh	r2, [r7, #14]
 80019ce:	887b      	ldrh	r3, [r7, #2]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3d4      	bcc.n	800197e <UsbLog_Push+0x12>
  }
}
 80019d4:	bf00      	nop
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	24000fa0 	.word	0x24000fa0
 80019e8:	24000fa2 	.word	0x24000fa2
 80019ec:	240007a0 	.word	0x240007a0

080019f0 <UsbLog_Printf>:

void UsbLog_Printf(const char *fmt, ...)
{
 80019f0:	b40f      	push	{r0, r1, r2, r3}
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b0c2      	sub	sp, #264	@ 0x108
 80019f6:	af00      	add	r7, sp, #0
  char tmp[256];
  va_list ap;
  va_start(ap, fmt);
 80019f8:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80019fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a04:	601a      	str	r2, [r3, #0]
  int n = vsnprintf(tmp, sizeof(tmp), fmt, ap);
 8001a06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a0e:	1d38      	adds	r0, r7, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001a16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1a:	f012 ff77 	bl	801490c <vsniprintf>
 8001a1e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  va_end(ap);

  if (n <= 0) return;
 8001a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	dd11      	ble.n	8001a4e <UsbLog_Printf+0x5e>
  if ((size_t)n > sizeof(tmp)) n = (int)sizeof(tmp);
 8001a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a32:	d903      	bls.n	8001a3c <UsbLog_Printf+0x4c>
 8001a34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  UsbLog_Push((const uint8_t*)tmp, (uint16_t)n);
 8001a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4611      	mov	r1, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff90 	bl	800196c <UsbLog_Push>
 8001a4c:	e000      	b.n	8001a50 <UsbLog_Printf+0x60>
  if (n <= 0) return;
 8001a4e:	bf00      	nop
}
 8001a50:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001a54:	46bd      	mov	sp, r7
 8001a56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a5a:	b004      	add	sp, #16
 8001a5c:	4770      	bx	lr
	...

08001a60 <UsbLog_Task>:

static void UsbLog_Task(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b092      	sub	sp, #72	@ 0x48
 8001a64:	af00      	add	r7, sp, #0
  if (usblog_rd == usblog_wr) return;
 8001a66:	4b27      	ldr	r3, [pc, #156]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	4b26      	ldr	r3, [pc, #152]	@ (8001b08 <UsbLog_Task+0xa8>)
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d041      	beq.n	8001afa <UsbLog_Task+0x9a>

  uint8_t  chunk[USBLOG_CHUNK_SZ];
  uint16_t rd_snapshot = usblog_rd;
 8001a76:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a78:	881b      	ldrh	r3, [r3, #0]
 8001a7a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint16_t cnt = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 8001a84:	e01a      	b.n	8001abc <UsbLog_Task+0x5c>
    chunk[cnt++] = usblog_ring[usblog_rd];
 8001a86:	4b1f      	ldr	r3, [pc, #124]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a92:	1c59      	adds	r1, r3, #1
 8001a94:	f8a7 1046 	strh.w	r1, [r7, #70]	@ 0x46
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <UsbLog_Task+0xac>)
 8001a9c:	5c9a      	ldrb	r2, [r3, r2]
 8001a9e:	f101 0348 	add.w	r3, r1, #72	@ 0x48
 8001aa2:	443b      	add	r3, r7
 8001aa4:	f803 2c48 	strb.w	r2, [r3, #-72]
    usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b12      	ldr	r3, [pc, #72]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001aba:	801a      	strh	r2, [r3, #0]
  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 8001abc:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <UsbLog_Task+0xa8>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d003      	beq.n	8001ad4 <UsbLog_Task+0x74>
 8001acc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ad0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ad2:	d9d8      	bls.n	8001a86 <UsbLog_Task+0x26>
  }

  uint8_t res = CDC_Transmit_FS(chunk, cnt);
 8001ad4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001ad8:	463b      	mov	r3, r7
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f012 f973 	bl	8013dc8 <CDC_Transmit_FS>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  if (res != 0) { // USBD_OK is 0
 8001ae8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <UsbLog_Task+0x9c>
    usblog_rd = rd_snapshot;
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001af2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001af6:	8013      	strh	r3, [r2, #0]
 8001af8:	e000      	b.n	8001afc <UsbLog_Task+0x9c>
  if (usblog_rd == usblog_wr) return;
 8001afa:	bf00      	nop
  }
}
 8001afc:	3748      	adds	r7, #72	@ 0x48
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	24000fa2 	.word	0x24000fa2
 8001b08:	24000fa0 	.word	0x24000fa0
 8001b0c:	240007a0 	.word	0x240007a0

08001b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b16:	f000 f8eb 	bl	8001cf0 <MPU_Config>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1a:	f002 fad1 	bl	80040c0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001b1e:	f000 f843 	bl	8001ba8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b22:	f7ff fd07 	bl	8001534 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b26:	f7ff fb87 	bl	8001238 <MX_DMA_Init>
  MX_I2C1_Init();
 8001b2a:	f7ff fd9f 	bl	800166c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001b2e:	f001 f89d 	bl	8002c6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b32:	f001 f8e9 	bl	8002d08 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b36:	f002 f975 	bl	8003e24 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8001b3a:	f012 f885 	bl	8013c48 <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 8001b3e:	f000 f909 	bl	8001d54 <MX_SPI2_Init>

  /* USER CODE BEGIN 2 */

  /* OLED init */
  SSD1309_Config_t cfg = {
 8001b42:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <main+0x8c>)
 8001b44:	1d3c      	adds	r4, r7, #4
 8001b46:	461d      	mov	r5, r3
 8001b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .rst_port = SPI2_RST_GPIO_Port, .rst_pin = SPI2_RST_Pin,
    .col_offset = 2u,
    .invert = 0u
  };

  SSD1309_Init(&oled, &cfg);
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	4811      	ldr	r0, [pc, #68]	@ (8001ba0 <main+0x90>)
 8001b5a:	f000 fc8a 	bl	8002472 <SSD1309_Init>
  SSD1309_BeginAsync(&oled);
 8001b5e:	4810      	ldr	r0, [pc, #64]	@ (8001ba0 <main+0x90>)
 8001b60:	f000 fcbd 	bl	80024de <SSD1309_BeginAsync>

  HAL_Delay(1000); // More delay for USB
 8001b64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b68:	f002 fb3c 	bl	80041e4 <HAL_Delay>
  UsbLog_Printf("=== System Started ===\r\n");
 8001b6c:	480d      	ldr	r0, [pc, #52]	@ (8001ba4 <main+0x94>)
 8001b6e:	f7ff ff3f 	bl	80019f0 <UsbLog_Printf>

  UI_Init();
 8001b72:	f001 f9e3 	bl	8002f3c <UI_Init>

  /* Infinite loop */
  while (1)
  {
    /* Dispenser polling and UART handling - MUST BE CALLED EVERY LOOP */
    Dispenser_Update();
 8001b76:	f7fe ff19 	bl	80009ac <Dispenser_Update>

    /* OLED driver task */
    SSD1309_Task(&oled);
 8001b7a:	4809      	ldr	r0, [pc, #36]	@ (8001ba0 <main+0x90>)
 8001b7c:	f000 fcd4 	bl	8002528 <SSD1309_Task>

    /* USB logger task */
    UsbLog_Task();
 8001b80:	f7ff ff6e 	bl	8001a60 <UsbLog_Task>

    /* Process keyboard input - ALWAYS, regardless of display state */
    UI_ProcessInput();
 8001b84:	f001 fda0 	bl	80036c8 <UI_ProcessInput>

    /* Update display only when ready */
    if (SSD1309_IsReady(&oled)) {
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <main+0x90>)
 8001b8a:	f7ff fedb 	bl	8001944 <SSD1309_IsReady>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <main+0x66>
      UI_Draw();
 8001b94:	f002 f8ee 	bl	8003d74 <UI_Draw>
    Dispenser_Update();
 8001b98:	e7ed      	b.n	8001b76 <main+0x66>
 8001b9a:	bf00      	nop
 8001b9c:	080158a8 	.word	0x080158a8
 8001ba0:	24000320 	.word	0x24000320
 8001ba4:	0801588c 	.word	0x0801588c

08001ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b09c      	sub	sp, #112	@ 0x70
 8001bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb2:	224c      	movs	r2, #76	@ 0x4c
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f012 feb6 	bl	8014928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f012 feb0 	bl	8014928 <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001bc8:	2002      	movs	r0, #2
 8001bca:	f008 fca3 	bl	800a514 <HAL_PWREx_ConfigSupply>

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	4b31      	ldr	r3, [pc, #196]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	4a30      	ldr	r2, [pc, #192]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001bd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bdc:	6193      	str	r3, [r2, #24]
 8001bde:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bec:	4a2b      	ldr	r2, [pc, #172]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001bf4:	4b29      	ldr	r3, [pc, #164]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	603b      	str	r3, [r7, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c00:	bf00      	nop
 8001c02:	4b25      	ldr	r3, [pc, #148]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c0e:	d1f8      	bne.n	8001c02 <SystemClock_Config+0x5a>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001c10:	2321      	movs	r3, #33	@ 0x21
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c22:	2302      	movs	r3, #2
 8001c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001c26:	2305      	movs	r3, #5
 8001c28:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c2a:	23c0      	movs	r3, #192	@ 0xc0
 8001c2c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001c32:	230f      	movs	r3, #15
 8001c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c36:	2302      	movs	r3, #2
 8001c38:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001c3a:	230c      	movs	r3, #12
 8001c3c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f008 fcac 	bl	800a5a8 <HAL_RCC_OscConfig>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <SystemClock_Config+0xb2>
    Error_Handler();
 8001c56:	f000 f877 	bl	8001d48 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c5a:	233f      	movs	r3, #63	@ 0x3f
 8001c5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c66:	2308      	movs	r3, #8
 8001c68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c6a:	2340      	movs	r3, #64	@ 0x40
 8001c6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c6e:	2340      	movs	r3, #64	@ 0x40
 8001c70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c76:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c78:	2340      	movs	r3, #64	@ 0x40
 8001c7a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	2104      	movs	r1, #4
 8001c80:	4618      	mov	r0, r3
 8001c82:	f009 f8eb 	bl	800ae5c <HAL_RCC_ClockConfig>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <SystemClock_Config+0xe8>
    Error_Handler();
 8001c8c:	f000 f85c 	bl	8001d48 <Error_Handler>
  }
}
 8001c90:	bf00      	nop
 8001c92:	3770      	adds	r7, #112	@ 0x70
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	58024800 	.word	0x58024800
 8001c9c:	58000400 	.word	0x58000400

08001ca0 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */

#if SSD1309_HAL_SPI_CALLBACKS_ENABLED
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a05      	ldr	r2, [pc, #20]	@ (8001cc0 <HAL_SPI_TxCpltCallback+0x20>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d103      	bne.n	8001cb8 <HAL_SPI_TxCpltCallback+0x18>
    SSD1309_OnSpiTxCplt(&oled, hspi);
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	4804      	ldr	r0, [pc, #16]	@ (8001cc4 <HAL_SPI_TxCpltCallback+0x24>)
 8001cb4:	f000 fdb6 	bl	8002824 <SSD1309_OnSpiTxCplt>
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	24000fa4 	.word	0x24000fa4
 8001cc4:	24000320 	.word	0x24000320

08001cc8 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_SPI_ErrorCallback+0x20>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d103      	bne.n	8001ce0 <HAL_SPI_ErrorCallback+0x18>
    SSD1309_OnSpiError(&oled, hspi);
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4804      	ldr	r0, [pc, #16]	@ (8001cec <HAL_SPI_ErrorCallback+0x24>)
 8001cdc:	f000 fdf8 	bl	80028d0 <SSD1309_OnSpiError>
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	24000fa4 	.word	0x24000fa4
 8001cec:	24000320 	.word	0x24000320

08001cf0 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */
void MPU_Config(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 8001d02:	f002 fbaf 	bl	8004464 <HAL_MPU_Disable>

  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001d06:	2301      	movs	r3, #1
 8001d08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001d12:	231f      	movs	r3, #31
 8001d14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001d16:	2387      	movs	r3, #135	@ 0x87
 8001d18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001d26:	2301      	movs	r3, #1
 8001d28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d32:	463b      	mov	r3, r7
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 fbcd 	bl	80044d4 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001d3a:	2004      	movs	r0, #4
 8001d3c:	f002 fbaa 	bl	8004494 <HAL_MPU_Enable>
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <Error_Handler>:

void Error_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d4c:	b672      	cpsid	i
}
 8001d4e:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <Error_Handler+0x8>

08001d54 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d58:	4b28      	ldr	r3, [pc, #160]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d5a:	4a29      	ldr	r2, [pc, #164]	@ (8001e00 <MX_SPI2_Init+0xac>)
 8001d5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d5e:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d60:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d64:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001d66:	4b25      	ldr	r3, [pc, #148]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d68:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d6c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d6e:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d7a:	4b20      	ldr	r3, [pc, #128]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d80:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d82:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d86:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d88:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d8a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001d8e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d90:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d96:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9c:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001da2:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001da8:	4b14      	ldr	r3, [pc, #80]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001daa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dae:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001db0:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001db6:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001dce:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001dd4:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001dda:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001de6:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001de8:	f00b f9f0 	bl	800d1cc <HAL_SPI_Init>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001df2:	f7ff ffa9 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	24000fa4 	.word	0x24000fa4
 8001e00:	40003800 	.word	0x40003800

08001e04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b0ba      	sub	sp, #232	@ 0xe8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	22c0      	movs	r2, #192	@ 0xc0
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f012 fd7f 	bl	8014928 <memset>
  if(spiHandle->Instance==SPI2)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a41      	ldr	r2, [pc, #260]	@ (8001f34 <HAL_SPI_MspInit+0x130>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d17b      	bne.n	8001f2c <HAL_SPI_MspInit+0x128>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001e34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e38:	f04f 0300 	mov.w	r3, #0
 8001e3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f009 fb93 	bl	800b574 <HAL_RCCEx_PeriphCLKConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001e54:	f7ff ff78 	bl	8001d48 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e58:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e5e:	4a36      	ldr	r2, [pc, #216]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e68:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e76:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e7e:	f043 0302 	orr.w	r3, r3, #2
 8001e82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e86:	4b2c      	ldr	r3, [pc, #176]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8001e94:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001e98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eae:	2305      	movs	r3, #5
 8001eb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4820      	ldr	r0, [pc, #128]	@ (8001f3c <HAL_SPI_MspInit+0x138>)
 8001ebc:	f005 f9a0 	bl	8007200 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8001ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ec2:	4a20      	ldr	r2, [pc, #128]	@ (8001f44 <HAL_SPI_MspInit+0x140>)
 8001ec4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ec8:	2228      	movs	r2, #40	@ 0x28
 8001eca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ece:	2240      	movs	r2, #64	@ 0x40
 8001ed0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001eda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ede:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ee0:	4b17      	ldr	r3, [pc, #92]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ee6:	4b16      	ldr	r3, [pc, #88]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001eec:	4b14      	ldr	r3, [pc, #80]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ef2:	4b13      	ldr	r3, [pc, #76]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ef4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ef8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001efa:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001f00:	480f      	ldr	r0, [pc, #60]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f02:	f002 fb27 	bl	8004554 <HAL_DMA_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001f0c:	f7ff ff1c 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f14:	679a      	str	r2, [r3, #120]	@ 0x78
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2102      	movs	r1, #2
 8001f20:	2024      	movs	r0, #36	@ 0x24
 8001f22:	f002 fa6a 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001f26:	2024      	movs	r0, #36	@ 0x24
 8001f28:	f002 fa81 	bl	800442e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	37e8      	adds	r7, #232	@ 0xe8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40003800 	.word	0x40003800
 8001f38:	58024400 	.word	0x58024400
 8001f3c:	58020400 	.word	0x58020400
 8001f40:	2400102c 	.word	0x2400102c
 8001f44:	40020088 	.word	0x40020088

08001f48 <cs_low>:
#include <string.h>

/* Внутренние фазы */
enum { PHASE_IDLE = 0, PHASE_INIT = 1, PHASE_PAGE_CMD = 2, PHASE_PAGE_DATA = 3 };

static inline void cs_low (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_RESET); }
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6858      	ldr	r0, [r3, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	891b      	ldrh	r3, [r3, #8]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f005 fb18 	bl	8007590 <HAL_GPIO_WritePin>
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <cs_high>:
static inline void cs_high(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_SET);   }
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6858      	ldr	r0, [r3, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	891b      	ldrh	r3, [r3, #8]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f005 fb08 	bl	8007590 <HAL_GPIO_WritePin>
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <dc_cmd>:
static inline void dc_cmd (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_RESET); }
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68d8      	ldr	r0, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	8a1b      	ldrh	r3, [r3, #16]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f005 faf8 	bl	8007590 <HAL_GPIO_WritePin>
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <dc_data>:
static inline void dc_data(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_SET);   }
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68d8      	ldr	r0, [r3, #12]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	8a1b      	ldrh	r3, [r3, #16]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f005 fae8 	bl	8007590 <HAL_GPIO_WritePin>
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <rst_low>:
static inline void rst_low(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_RESET); }
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6958      	ldr	r0, [r3, #20]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	8b1b      	ldrh	r3, [r3, #24]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f005 fad8 	bl	8007590 <HAL_GPIO_WritePin>
 8001fe0:	bf00      	nop
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <rst_high>:
static inline void rst_high(SSD1309_t *d){HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_SET);   }
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6958      	ldr	r0, [r3, #20]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	8b1b      	ldrh	r3, [r3, #24]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f005 fac8 	bl	8007590 <HAL_GPIO_WritePin>
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <dcache_clean>:

/* DCache clean helper: округление по 32 байта (cache line) */
static void dcache_clean(const void *addr, uint32_t len)
{
 8002008:	b480      	push	{r7}
 800200a:	b08b      	sub	sp, #44	@ 0x2c
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ((SCB->CCR & SCB_CCR_DC_Msk) != 0U) {
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <dcache_clean+0x8c>)
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d034      	beq.n	8002088 <dcache_clean+0x80>
        uintptr_t a = (uintptr_t)addr;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
        uintptr_t a32 = a & ~((uintptr_t)31);
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	f023 031f 	bic.w	r3, r3, #31
 8002028:	623b      	str	r3, [r7, #32]
        uint32_t l32 = (uint32_t)(len + (uint32_t)(a - a32) + 31U) & ~31U;
 800202a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	1ad2      	subs	r2, r2, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	4413      	add	r3, r2
 8002034:	331f      	adds	r3, #31
 8002036:	f023 031f 	bic.w	r3, r3, #31
 800203a:	61fb      	str	r3, [r7, #28]
        SCB_CleanDCache_by_Addr((uint32_t *)a32, (int32_t)l32);
 800203c:	6a3a      	ldr	r2, [r7, #32]
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	61ba      	str	r2, [r7, #24]
 8002042:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	2b00      	cmp	r3, #0
 8002048:	dd1d      	ble.n	8002086 <dcache_clean+0x7e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	4413      	add	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800205a:	f3bf 8f4f 	dsb	sy
}
 800205e:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002060:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <dcache_clean+0x8c>)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3320      	adds	r3, #32
 800206c:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3b20      	subs	r3, #32
 8002072:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b00      	cmp	r3, #0
 8002078:	dcf2      	bgt.n	8002060 <dcache_clean+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
 800207a:	f3bf 8f4f 	dsb	sy
}
 800207e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002080:	f3bf 8f6f 	isb	sy
}
 8002084:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8002086:	bf00      	nop
    }
#else
    (void)addr; (void)len;
#endif
}
 8002088:	bf00      	nop
 800208a:	372c      	adds	r7, #44	@ 0x2c
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <build_init_seq>:

static void build_init_seq(SSD1309_t *d)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]

    /* базовая, совместимая с SSD1309 последовательность */
    d->init_seq[i++] = 0xAE;                 /* display OFF */
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	73fa      	strb	r2, [r7, #15]
 80020aa:	461a      	mov	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4413      	add	r3, r2
 80020b0:	22ae      	movs	r2, #174	@ 0xae
 80020b2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD5; d->init_seq[i++] = 0x80; /* clock div */
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	1c5a      	adds	r2, r3, #1
 80020ba:	73fa      	strb	r2, [r7, #15]
 80020bc:	461a      	mov	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	22d5      	movs	r2, #213	@ 0xd5
 80020c4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	73fa      	strb	r2, [r7, #15]
 80020ce:	461a      	mov	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA8; d->init_seq[i++] = 0x3F; /* multiplex 1/64 */
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	73fa      	strb	r2, [r7, #15]
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	22a8      	movs	r2, #168	@ 0xa8
 80020e8:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	73fa      	strb	r2, [r7, #15]
 80020f2:	461a      	mov	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	223f      	movs	r2, #63	@ 0x3f
 80020fa:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD3; d->init_seq[i++] = 0x00; /* display offset */
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	73fa      	strb	r2, [r7, #15]
 8002104:	461a      	mov	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	22d3      	movs	r2, #211	@ 0xd3
 800210c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	73fa      	strb	r2, [r7, #15]
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4413      	add	r3, r2
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x40;                 /* start line */
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	73fa      	strb	r2, [r7, #15]
 8002128:	461a      	mov	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4413      	add	r3, r2
 800212e:	2240      	movs	r2, #64	@ 0x40
 8002130:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* addressing: page */
    d->init_seq[i++] = 0x20; d->init_seq[i++] = 0x02;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
 8002136:	1c5a      	adds	r2, r3, #1
 8002138:	73fa      	strb	r2, [r7, #15]
 800213a:	461a      	mov	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4413      	add	r3, r2
 8002140:	2220      	movs	r2, #32
 8002142:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	73fa      	strb	r2, [r7, #15]
 800214c:	461a      	mov	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	2202      	movs	r2, #2
 8002154:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_seq[i++] = 0xA1;                 /* seg remap */
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	73fa      	strb	r2, [r7, #15]
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4413      	add	r3, r2
 8002164:	22a1      	movs	r2, #161	@ 0xa1
 8002166:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xC8;                 /* COM scan dec */
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	73fa      	strb	r2, [r7, #15]
 8002170:	461a      	mov	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	22c8      	movs	r2, #200	@ 0xc8
 8002178:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDA; d->init_seq[i++] = 0x12; /* COM pins */
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	73fa      	strb	r2, [r7, #15]
 8002182:	461a      	mov	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4413      	add	r3, r2
 8002188:	22da      	movs	r2, #218	@ 0xda
 800218a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	1c5a      	adds	r2, r3, #1
 8002192:	73fa      	strb	r2, [r7, #15]
 8002194:	461a      	mov	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	2212      	movs	r2, #18
 800219c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x81; d->init_seq[i++] = 0x7F; /* contrast */
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	73fa      	strb	r2, [r7, #15]
 80021a6:	461a      	mov	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4413      	add	r3, r2
 80021ac:	2281      	movs	r2, #129	@ 0x81
 80021ae:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	73fa      	strb	r2, [r7, #15]
 80021b8:	461a      	mov	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	227f      	movs	r2, #127	@ 0x7f
 80021c0:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD9; d->init_seq[i++] = 0xF1; /* precharge */
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	73fa      	strb	r2, [r7, #15]
 80021ca:	461a      	mov	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	22d9      	movs	r2, #217	@ 0xd9
 80021d2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	1c5a      	adds	r2, r3, #1
 80021da:	73fa      	strb	r2, [r7, #15]
 80021dc:	461a      	mov	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	22f1      	movs	r2, #241	@ 0xf1
 80021e4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDB; d->init_seq[i++] = 0x40; /* VCOMH */
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	73fa      	strb	r2, [r7, #15]
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4413      	add	r3, r2
 80021f4:	22db      	movs	r2, #219	@ 0xdb
 80021f6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	73fa      	strb	r2, [r7, #15]
 8002200:	461a      	mov	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	2240      	movs	r2, #64	@ 0x40
 8002208:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA4;                 /* resume RAM */
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	73fa      	strb	r2, [r7, #15]
 8002212:	461a      	mov	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4413      	add	r3, r2
 8002218:	22a4      	movs	r2, #164	@ 0xa4
 800221a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = (d->cfg.invert ? 0xA7 : 0xA6); /* invert/normal */
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	7edb      	ldrb	r3, [r3, #27]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <build_init_seq+0x192>
 8002226:	22a7      	movs	r2, #167	@ 0xa7
 8002228:	e000      	b.n	800222c <build_init_seq+0x194>
 800222a:	22a6      	movs	r2, #166	@ 0xa6
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	1c59      	adds	r1, r3, #1
 8002230:	73f9      	strb	r1, [r7, #15]
 8002232:	4619      	mov	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	440b      	add	r3, r1
 8002238:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* ВАЖНО: 0x8D (charge pump) НЕ обязателен для SSD1309 и на части модулей мешает.
       Поэтому убрано. */

    d->init_seq[i++] = 0xAF;                 /* display ON */
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	73fa      	strb	r2, [r7, #15]
 8002242:	461a      	mov	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4413      	add	r3, r2
 8002248:	22af      	movs	r2, #175	@ 0xaf
 800224a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_len = i;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    d->init_pos = 0;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
}
 800225e:	bf00      	nop
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <start_init_chunk>:

static void start_init_chunk(SSD1309_t *d)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d162      	bne.n	8002344 <start_init_chunk+0xda>

    if (d->init_pos >= d->init_len) {
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 3429 	ldrb.w	r3, [r3, #1065]	@ 0x429
 800228a:	429a      	cmp	r2, r3
 800228c:	d30f      	bcc.n	80022ae <start_init_chunk+0x44>
        cs_high(d);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff fe6a 	bl	8001f68 <cs_high>
        d->ready = 1u;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
        d->phase = PHASE_IDLE;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        d->init_step = 5u; /* done */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2205      	movs	r2, #5
 80022a8:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
        return;
 80022ac:	e04b      	b.n	8002346 <start_init_chunk+0xdc>
    }

    uint8_t rem = (uint8_t)(d->init_len - d->init_pos);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 2429 	ldrb.w	r2, [r3, #1065]	@ 0x429
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	73fb      	strb	r3, [r7, #15]
    d->tx_len = (rem > (uint8_t)sizeof(d->tx_cmd)) ? (uint8_t)sizeof(d->tx_cmd) : rem;
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	bf28      	it	cs
 80022c4:	2308      	movcs	r3, #8
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    memcpy(d->tx_cmd, &d->init_seq[d->init_pos], d->tx_len);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f503 608c 	add.w	r0, r3, #1120	@ 0x460
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 80022da:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	18d1      	adds	r1, r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80022e8:	461a      	mov	r2, r3
 80022ea:	f012 fb71 	bl	80149d0 <memcpy>
    dcache_clean(d->tx_cmd, d->tx_len);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f7ff fe83 	bl	8002008 <dcache_clean>

    dc_cmd(d);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff fe40 	bl	8001f88 <dc_cmd>
    cs_low(d);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff fe1d 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 800231e:	461a      	mov	r2, r3
 8002320:	f00b f878 	bl	800d414 <HAL_SPI_Transmit_DMA>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d108      	bne.n	800233c <start_init_chunk+0xd2>
        d->busy = 1u;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_INIT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 800233a:	e004      	b.n	8002346 <start_init_chunk+0xdc>
    } else {
        cs_high(d); /* повторим позже в SSD1309_Task() */
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff fe13 	bl	8001f68 <cs_high>
 8002342:	e000      	b.n	8002346 <start_init_chunk+0xdc>
    if (d->busy) return;
 8002344:	bf00      	nop
    }
}
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <start_page_cmd>:

static void start_page_cmd(SSD1309_t *d)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d14d      	bne.n	80023fc <start_page_cmd+0xb0>

    const uint8_t col = d->cfg.col_offset;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	7e9b      	ldrb	r3, [r3, #26]
 8002364:	73fb      	strb	r3, [r7, #15]

    d->tx_cmd[0] = (uint8_t)(0xB0u | (d->page & 0x0Fu));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	b2db      	uxtb	r3, r3
 8002372:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002376:	b2da      	uxtb	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f883 2460 	strb.w	r2, [r3, #1120]	@ 0x460
    d->tx_cmd[1] = (uint8_t)(0x00u | (col & 0x0Fu));
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	b2da      	uxtb	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f883 2461 	strb.w	r2, [r3, #1121]	@ 0x461
    d->tx_cmd[2] = (uint8_t)(0x10u | ((col >> 4) & 0x0Fu));
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	b2db      	uxtb	r3, r3
 8002392:	f043 0310 	orr.w	r3, r3, #16
 8002396:	b2da      	uxtb	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f883 2462 	strb.w	r2, [r3, #1122]	@ 0x462
    d->tx_len = 3u;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2203      	movs	r2, #3
 80023a2:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    dcache_clean(d->tx_cmd, d->tx_len);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80023b2:	4619      	mov	r1, r3
 80023b4:	4610      	mov	r0, r2
 80023b6:	f7ff fe27 	bl	8002008 <dcache_clean>

    dc_cmd(d);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fde4 	bl	8001f88 <dc_cmd>
    cs_low(d);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff fdc1 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80023d6:	461a      	mov	r2, r3
 80023d8:	f00b f81c 	bl	800d414 <HAL_SPI_Transmit_DMA>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d108      	bne.n	80023f4 <start_page_cmd+0xa8>
        d->busy = 1u;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_CMD;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 80023f2:	e004      	b.n	80023fe <start_page_cmd+0xb2>
    } else {
        cs_high(d);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff fdb7 	bl	8001f68 <cs_high>
 80023fa:	e000      	b.n	80023fe <start_page_cmd+0xb2>
    if (d->busy) return;
 80023fc:	bf00      	nop
    }
}
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <start_page_data>:

static void start_page_data(SSD1309_t *d)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d128      	bne.n	800246a <start_page_data+0x66>

    uint8_t *p = &d->fb[(uint32_t)d->page * SSD1309_WIDTH];
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 800241e:	01db      	lsls	r3, r3, #7
 8002420:	3320      	adds	r3, #32
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]

    /* КЛЮЧЕВО: чистим DCache для области, которую DMA прочитает */
    dcache_clean(p, SSD1309_WIDTH);
 8002428:	2180      	movs	r1, #128	@ 0x80
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f7ff fdec 	bl	8002008 <dcache_clean>

    dc_data(d);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff fdb9 	bl	8001fa8 <dc_data>
    cs_low(d);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fd86 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, p, SSD1309_WIDTH) == HAL_OK) {
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2280      	movs	r2, #128	@ 0x80
 8002442:	68f9      	ldr	r1, [r7, #12]
 8002444:	4618      	mov	r0, r3
 8002446:	f00a ffe5 	bl	800d414 <HAL_SPI_Transmit_DMA>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d108      	bne.n	8002462 <start_page_data+0x5e>
        d->busy = 1u;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_DATA;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2203      	movs	r2, #3
 800245c:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002460:	e004      	b.n	800246c <start_page_data+0x68>
    } else {
        cs_high(d);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff fd80 	bl	8001f68 <cs_high>
 8002468:	e000      	b.n	800246c <start_page_data+0x68>
    if (d->busy) return;
 800246a:	bf00      	nop
    }
}
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <SSD1309_Init>:

void SSD1309_Init(SSD1309_t *d, const SSD1309_Config_t *cfg)
{
 8002472:	b5b0      	push	{r4, r5, r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
    memset(d, 0, sizeof(*d));
 800247c:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8002480:	2100      	movs	r1, #0
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f012 fa50 	bl	8014928 <memset>
    d->cfg = *cfg;
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	4614      	mov	r4, r2
 800248e:	461d      	mov	r5, r3
 8002490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002494:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002498:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    d->ready = 0u;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    /* важно: CS держим high в idle */
    cs_high(d);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff fd4f 	bl	8001f68 <cs_high>
    dc_cmd(d);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fd5c 	bl	8001f88 <dc_cmd>
    rst_high(d);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff fd89 	bl	8001fe8 <rst_high>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bdb0      	pop	{r4, r5, r7, pc}

080024de <SSD1309_BeginAsync>:

void SSD1309_BeginAsync(SSD1309_t *d)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
    d->ready = 0u;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    cs_high(d);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff fd2a 	bl	8001f68 <cs_high>
    dc_cmd(d);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff fd37 	bl	8001f88 <dc_cmd>
    rst_high(d);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fd64 	bl	8001fe8 <rst_high>
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <SSD1309_Task>:

void SSD1309_Task(SSD1309_t *d)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8002530:	f001 fe4c 	bl	80041cc <HAL_GetTick>
 8002534:	60f8      	str	r0, [r7, #12]

    /* Асинхронная инициализация без блокировок */
    if (!d->ready) {
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d15b      	bne.n	80025fa <SSD1309_Task+0xd2>
        switch (d->init_step) {
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 3428 	ldrb.w	r3, [r3, #1064]	@ 0x428
 8002548:	2b04      	cmp	r3, #4
 800254a:	d84e      	bhi.n	80025ea <SSD1309_Task+0xc2>
 800254c:	a201      	add	r2, pc, #4	@ (adr r2, 8002554 <SSD1309_Task+0x2c>)
 800254e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002552:	bf00      	nop
 8002554:	08002569 	.word	0x08002569
 8002558:	0800258d 	.word	0x0800258d
 800255c:	080025b3 	.word	0x080025b3
 8002560:	080025eb 	.word	0x080025eb
 8002564:	080025d7 	.word	0x080025d7
        case 0u:
            cs_high(d);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff fcfd 	bl	8001f68 <cs_high>
            dc_cmd(d);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff fd0a 	bl	8001f88 <dc_cmd>
            rst_low(d);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff fd27 	bl	8001fc8 <rst_low>
            d->t0_ms = now;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            d->init_step = 1u;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            break;
 800258a:	e035      	b.n	80025f8 <SSD1309_Task+0xd0>

        case 1u:
            if ((now - d->t0_ms) >= 20u) { /* чуть дольше reset */
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b13      	cmp	r3, #19
 8002598:	d929      	bls.n	80025ee <SSD1309_Task+0xc6>
                rst_high(d);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff fd24 	bl	8001fe8 <rst_high>
                d->t0_ms = now;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
                d->init_step = 2u;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            }
            break;
 80025b0:	e01d      	b.n	80025ee <SSD1309_Task+0xc6>

        case 2u:
            if ((now - d->t0_ms) >= 120u) { /* чуть дольше после reset */
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b77      	cmp	r3, #119	@ 0x77
 80025be:	d918      	bls.n	80025f2 <SSD1309_Task+0xca>
                build_init_seq(d);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff fd69 	bl	8002098 <build_init_seq>
                d->init_step = 4u;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2204      	movs	r2, #4
 80025ca:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
                start_init_chunk(d);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff fe4b 	bl	800226a <start_init_chunk>
            }
            break;
 80025d4:	e00d      	b.n	80025f2 <SSD1309_Task+0xca>

        case 4u:
            if (!d->busy) start_init_chunk(d);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d109      	bne.n	80025f6 <SSD1309_Task+0xce>
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff fe41 	bl	800226a <start_init_chunk>
            break;
 80025e8:	e005      	b.n	80025f6 <SSD1309_Task+0xce>

        default:
            break;
 80025ea:	bf00      	nop
 80025ec:	e018      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025ee:	bf00      	nop
 80025f0:	e016      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025f2:	bf00      	nop
 80025f4:	e014      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025f6:	bf00      	nop
        }
        return;
 80025f8:	e012      	b.n	8002620 <SSD1309_Task+0xf8>
    }

    /* Обновление экрана по dirty */
    if (d->dirty && !d->busy) {
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3422 	ldrb.w	r3, [r3, #1058]	@ 0x422
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00c      	beq.n	8002620 <SSD1309_Task+0xf8>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <SSD1309_Task+0xf8>
        d->page = 0u;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fe96 	bl	800234c <start_page_cmd>
    }
}
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop

08002628 <SSD1309_UpdateAsync>:

void SSD1309_UpdateAsync(SSD1309_t *d)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
    d->dirty = 1u;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422

    if (d->ready && !d->busy) {
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00c      	beq.n	800265e <SSD1309_UpdateAsync+0x36>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d106      	bne.n	800265e <SSD1309_UpdateAsync+0x36>
        d->page = 0u;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff fe77 	bl	800234c <start_page_cmd>
    }
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <SSD1309_Clear>:

/* ===== graphics ===== */

void SSD1309_Clear(SSD1309_t *d)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
    memset(d->fb, 0x00, sizeof(d->fb));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3320      	adds	r3, #32
 8002672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002676:	2100      	movs	r1, #0
 8002678:	4618      	mov	r0, r3
 800267a:	f012 f955 	bl	8014928 <memset>
    d->dirty = 1u;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <SSD1309_DrawPixel>:

void SSD1309_DrawPixel(SSD1309_t *d, uint16_t x, uint16_t y, SSD1309_Color_t c)
{
 800268e:	b480      	push	{r7}
 8002690:	b087      	sub	sp, #28
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	4608      	mov	r0, r1
 8002698:	4611      	mov	r1, r2
 800269a:	461a      	mov	r2, r3
 800269c:	4603      	mov	r3, r0
 800269e:	817b      	strh	r3, [r7, #10]
 80026a0:	460b      	mov	r3, r1
 80026a2:	813b      	strh	r3, [r7, #8]
 80026a4:	4613      	mov	r3, r2
 80026a6:	71fb      	strb	r3, [r7, #7]
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 80026a8:	897b      	ldrh	r3, [r7, #10]
 80026aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80026ac:	d837      	bhi.n	800271e <SSD1309_DrawPixel+0x90>
 80026ae:	893b      	ldrh	r3, [r7, #8]
 80026b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80026b2:	d834      	bhi.n	800271e <SSD1309_DrawPixel+0x90>

    uint32_t index = (uint32_t)x + ((uint32_t)(y >> 3) * SSD1309_WIDTH);
 80026b4:	897a      	ldrh	r2, [r7, #10]
 80026b6:	893b      	ldrh	r3, [r7, #8]
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	01db      	lsls	r3, r3, #7
 80026be:	4413      	add	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]
    uint8_t mask = (uint8_t)(1u << (y & 7u));
 80026c2:	893b      	ldrh	r3, [r7, #8]
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	2201      	movs	r2, #1
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	74fb      	strb	r3, [r7, #19]

    if (c == SSD1309_COLOR_WHITE) d->fb[index] |= mask;
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d10e      	bne.n	80026f4 <SSD1309_DrawPixel+0x66>
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	4413      	add	r3, r2
 80026dc:	3320      	adds	r3, #32
 80026de:	781a      	ldrb	r2, [r3, #0]
 80026e0:	7cfb      	ldrb	r3, [r7, #19]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	b2d9      	uxtb	r1, r3
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	4413      	add	r3, r2
 80026ec:	3320      	adds	r3, #32
 80026ee:	460a      	mov	r2, r1
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e00f      	b.n	8002714 <SSD1309_DrawPixel+0x86>
    else                         d->fb[index] &= (uint8_t)~mask;
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4413      	add	r3, r2
 80026fa:	3320      	adds	r3, #32
 80026fc:	781a      	ldrb	r2, [r3, #0]
 80026fe:	7cfb      	ldrb	r3, [r7, #19]
 8002700:	43db      	mvns	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	4013      	ands	r3, r2
 8002706:	b2d9      	uxtb	r1, r3
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	4413      	add	r3, r2
 800270e:	3320      	adds	r3, #32
 8002710:	460a      	mov	r2, r1
 8002712:	701a      	strb	r2, [r3, #0]

    d->dirty = 1u;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
 800271c:	e000      	b.n	8002720 <SSD1309_DrawPixel+0x92>
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 800271e:	bf00      	nop
}
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <SSD1309_DrawChar8x8>:

void SSD1309_DrawChar8x8(SSD1309_t *d, uint16_t x, uint16_t y, char ch, SSD1309_Color_t c)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	4608      	mov	r0, r1
 8002736:	4611      	mov	r1, r2
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	817b      	strh	r3, [r7, #10]
 800273e:	460b      	mov	r3, r1
 8002740:	813b      	strh	r3, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	71fb      	strb	r3, [r7, #7]
    uint8_t uch = (uint8_t)ch;
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	77fb      	strb	r3, [r7, #31]
    if (uch < 0x20u || uch > 0x7Fu) uch = 0x20u;
 800274a:	7ffb      	ldrb	r3, [r7, #31]
 800274c:	2b1f      	cmp	r3, #31
 800274e:	d903      	bls.n	8002758 <SSD1309_DrawChar8x8+0x2c>
 8002750:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002754:	2b00      	cmp	r3, #0
 8002756:	da01      	bge.n	800275c <SSD1309_DrawChar8x8+0x30>
 8002758:	2320      	movs	r3, #32
 800275a:	77fb      	strb	r3, [r7, #31]

    const uint8_t *glyph = font8x8_basic[uch - 0x20u];
 800275c:	7ffb      	ldrb	r3, [r7, #31]
 800275e:	3b20      	subs	r3, #32
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4a1c      	ldr	r2, [pc, #112]	@ (80027d4 <SSD1309_DrawChar8x8+0xa8>)
 8002764:	4413      	add	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]

    for (uint8_t row = 0; row < 8u; row++) {
 8002768:	2300      	movs	r3, #0
 800276a:	77bb      	strb	r3, [r7, #30]
 800276c:	e029      	b.n	80027c2 <SSD1309_DrawChar8x8+0x96>
        uint8_t bits = glyph[row];
 800276e:	7fbb      	ldrb	r3, [r7, #30]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4413      	add	r3, r2
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	75fb      	strb	r3, [r7, #23]
        for (uint8_t col = 0; col < 8u; col++) {
 8002778:	2300      	movs	r3, #0
 800277a:	777b      	strb	r3, [r7, #29]
 800277c:	e01b      	b.n	80027b6 <SSD1309_DrawChar8x8+0x8a>
            if (bits & (1u << (7u - col))) {
 800277e:	7dfa      	ldrb	r2, [r7, #23]
 8002780:	7f7b      	ldrb	r3, [r7, #29]
 8002782:	f1c3 0307 	rsb	r3, r3, #7
 8002786:	fa22 f303 	lsr.w	r3, r2, r3
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00e      	beq.n	80027b0 <SSD1309_DrawChar8x8+0x84>
                SSD1309_DrawPixel(d, (uint16_t)(x + col), (uint16_t)(y + row), c);
 8002792:	7f7b      	ldrb	r3, [r7, #29]
 8002794:	b29a      	uxth	r2, r3
 8002796:	897b      	ldrh	r3, [r7, #10]
 8002798:	4413      	add	r3, r2
 800279a:	b299      	uxth	r1, r3
 800279c:	7fbb      	ldrb	r3, [r7, #30]
 800279e:	b29a      	uxth	r2, r3
 80027a0:	893b      	ldrh	r3, [r7, #8]
 80027a2:	4413      	add	r3, r2
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f7ff ff6f 	bl	800268e <SSD1309_DrawPixel>
        for (uint8_t col = 0; col < 8u; col++) {
 80027b0:	7f7b      	ldrb	r3, [r7, #29]
 80027b2:	3301      	adds	r3, #1
 80027b4:	777b      	strb	r3, [r7, #29]
 80027b6:	7f7b      	ldrb	r3, [r7, #29]
 80027b8:	2b07      	cmp	r3, #7
 80027ba:	d9e0      	bls.n	800277e <SSD1309_DrawChar8x8+0x52>
    for (uint8_t row = 0; row < 8u; row++) {
 80027bc:	7fbb      	ldrb	r3, [r7, #30]
 80027be:	3301      	adds	r3, #1
 80027c0:	77bb      	strb	r3, [r7, #30]
 80027c2:	7fbb      	ldrb	r3, [r7, #30]
 80027c4:	2b07      	cmp	r3, #7
 80027c6:	d9d2      	bls.n	800276e <SSD1309_DrawChar8x8+0x42>
            }
        }
    }
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3720      	adds	r7, #32
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	08015c20 	.word	0x08015c20

080027d8 <SSD1309_DrawString8x8>:

void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af02      	add	r7, sp, #8
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	460b      	mov	r3, r1
 80027e4:	817b      	strh	r3, [r7, #10]
 80027e6:	4613      	mov	r3, r2
 80027e8:	813b      	strh	r3, [r7, #8]
    while (*s) {
 80027ea:	e011      	b.n	8002810 <SSD1309_DrawString8x8+0x38>
        SSD1309_DrawChar8x8(d, x, y, *s++, c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	7818      	ldrb	r0, [r3, #0]
 80027f4:	893a      	ldrh	r2, [r7, #8]
 80027f6:	8979      	ldrh	r1, [r7, #10]
 80027f8:	7e3b      	ldrb	r3, [r7, #24]
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	4603      	mov	r3, r0
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f7ff ff94 	bl	800272c <SSD1309_DrawChar8x8>
        x = (uint16_t)(x + 8u);
 8002804:	897b      	ldrh	r3, [r7, #10]
 8002806:	3308      	adds	r3, #8
 8002808:	817b      	strh	r3, [r7, #10]
        if (x > (SSD1309_WIDTH - 8u)) break;
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	2b78      	cmp	r3, #120	@ 0x78
 800280e:	d804      	bhi.n	800281a <SSD1309_DrawString8x8+0x42>
    while (*s) {
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1e9      	bne.n	80027ec <SSD1309_DrawString8x8+0x14>
    }
}
 8002818:	e000      	b.n	800281c <SSD1309_DrawString8x8+0x44>
        if (x > (SSD1309_WIDTH - 8u)) break;
 800281a:	bf00      	nop
}
 800281c:	bf00      	nop
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <SSD1309_OnSpiTxCplt>:

/* ===== callbacks routing target ===== */

void SSD1309_OnSpiTxCplt(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d049      	beq.n	80028c8 <SSD1309_OnSpiTxCplt+0xa4>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d144      	bne.n	80028c8 <SSD1309_OnSpiTxCplt+0xa4>

    /* КРИТИЧНО: поднимаем CS после каждого DMA трансфера (многие модули требуют CS toggle) */
    cs_high(d);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fb92 	bl	8001f68 <cs_high>

    d->busy = 0u;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421

    switch (d->phase) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 3469 	ldrb.w	r3, [r3, #1129]	@ 0x469
 8002852:	2b03      	cmp	r3, #3
 8002854:	d019      	beq.n	800288a <SSD1309_OnSpiTxCplt+0x66>
 8002856:	2b03      	cmp	r3, #3
 8002858:	dc31      	bgt.n	80028be <SSD1309_OnSpiTxCplt+0x9a>
 800285a:	2b01      	cmp	r3, #1
 800285c:	d002      	beq.n	8002864 <SSD1309_OnSpiTxCplt+0x40>
 800285e:	2b02      	cmp	r3, #2
 8002860:	d00f      	beq.n	8002882 <SSD1309_OnSpiTxCplt+0x5e>
 8002862:	e02c      	b.n	80028be <SSD1309_OnSpiTxCplt+0x9a>
    case PHASE_INIT:
        d->init_pos = (uint8_t)(d->init_pos + d->tx_len);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002870:	4413      	add	r3, r2
 8002872:	b2da      	uxtb	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
        start_init_chunk(d);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff fcf5 	bl	800226a <start_init_chunk>
        break;
 8002880:	e023      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_CMD:
        start_page_data(d);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff fdbe 	bl	8002404 <start_page_data>
        break;
 8002888:	e01f      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_DATA:
        d->page++;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 8002890:	3301      	adds	r3, #1
 8002892:	b2da      	uxtb	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        if (d->page < 8u) {
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 80028a0:	2b07      	cmp	r3, #7
 80028a2:	d803      	bhi.n	80028ac <SSD1309_OnSpiTxCplt+0x88>
            start_page_cmd(d);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff fd51 	bl	800234c <start_page_cmd>
        } else {
            d->phase = PHASE_IDLE;
            d->dirty = 0u;
        }
        break;
 80028aa:	e00e      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>
            d->phase = PHASE_IDLE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
            d->dirty = 0u;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
        break;
 80028bc:	e005      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    default:
        d->phase = PHASE_IDLE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        break;
 80028c6:	e000      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>
    if (!d || hspi != d->cfg.hspi) return;
 80028c8:	bf00      	nop
    }
}
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <SSD1309_OnSpiError>:

void SSD1309_OnSpiError(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d010      	beq.n	8002902 <SSD1309_OnSpiError+0x32>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d10b      	bne.n	8002902 <SSD1309_OnSpiError+0x32>

    cs_high(d);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff fb3c 	bl	8001f68 <cs_high>
    d->busy = 0u;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->phase = PHASE_IDLE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002900:	e000      	b.n	8002904 <SSD1309_OnSpiError+0x34>
    if (!d || hspi != d->cfg.hspi) return;
 8002902:	bf00      	nop
    /* dirty не сбрасываем: можно повторить UpdateAsync() */
}
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002912:	4b0a      	ldr	r3, [pc, #40]	@ (800293c <HAL_MspInit+0x30>)
 8002914:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002918:	4a08      	ldr	r2, [pc, #32]	@ (800293c <HAL_MspInit+0x30>)
 800291a:	f043 0302 	orr.w	r3, r3, #2
 800291e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_MspInit+0x30>)
 8002924:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	58024400 	.word	0x58024400

08002940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <NMI_Handler+0x4>

08002948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <HardFault_Handler+0x4>

08002950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <MemManage_Handler+0x4>

08002958 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <BusFault_Handler+0x4>

08002960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <UsageFault_Handler+0x4>

08002968 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002996:	f001 fc05 	bl	80041a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <DMA1_Stream1_IRQHandler+0x10>)
 80029a6:	f003 f8ff 	bl	8005ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	24001224 	.word	0x24001224

080029b4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80029b8:	4802      	ldr	r0, [pc, #8]	@ (80029c4 <DMA1_Stream2_IRQHandler+0x10>)
 80029ba:	f003 f8f5 	bl	8005ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	2400129c 	.word	0x2400129c

080029c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80029cc:	4802      	ldr	r0, [pc, #8]	@ (80029d8 <DMA1_Stream5_IRQHandler+0x10>)
 80029ce:	f003 f8eb 	bl	8005ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	2400102c 	.word	0x2400102c

080029dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029e0:	4802      	ldr	r0, [pc, #8]	@ (80029ec <TIM2_IRQHandler+0x10>)
 80029e2:	f00b f9cf 	bl	800dd84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	240010a8 	.word	0x240010a8

080029f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029f4:	4802      	ldr	r0, [pc, #8]	@ (8002a00 <TIM3_IRQHandler+0x10>)
 80029f6:	f00b f9c5 	bl	800dd84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	240010f4 	.word	0x240010f4

08002a04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002a08:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <I2C1_EV_IRQHandler+0x10>)
 8002a0a:	f005 f8a5 	bl	8007b58 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	240002b0 	.word	0x240002b0

08002a18 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a1c:	4802      	ldr	r0, [pc, #8]	@ (8002a28 <I2C1_ER_IRQHandler+0x10>)
 8002a1e:	f005 f8b5 	bl	8007b8c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	240002b0 	.word	0x240002b0

08002a2c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002a30:	4802      	ldr	r0, [pc, #8]	@ (8002a3c <SPI2_IRQHandler+0x10>)
 8002a32:	f00a fe31 	bl	800d698 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	24000fa4 	.word	0x24000fa4

08002a40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a44:	4802      	ldr	r0, [pc, #8]	@ (8002a50 <USART2_IRQHandler+0x10>)
 8002a46:	f00b fe97 	bl	800e778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	24001190 	.word	0x24001190

08002a54 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a58:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8002a5a:	f006 fbfb 	bl	8009254 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	240027f8 	.word	0x240027f8

08002a68 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a6c:	4802      	ldr	r0, [pc, #8]	@ (8002a78 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8002a6e:	f006 fbf1 	bl	8009254 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	240027f8 	.word	0x240027f8

08002a7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a80:	4802      	ldr	r0, [pc, #8]	@ (8002a8c <OTG_FS_IRQHandler+0x10>)
 8002a82:	f006 fbe7 	bl	8009254 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	240027f8 	.word	0x240027f8

08002a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a98:	4a14      	ldr	r2, [pc, #80]	@ (8002aec <_sbrk+0x5c>)
 8002a9a:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <_sbrk+0x60>)
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aa4:	4b13      	ldr	r3, [pc, #76]	@ (8002af4 <_sbrk+0x64>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d102      	bne.n	8002ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aac:	4b11      	ldr	r3, [pc, #68]	@ (8002af4 <_sbrk+0x64>)
 8002aae:	4a12      	ldr	r2, [pc, #72]	@ (8002af8 <_sbrk+0x68>)
 8002ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ab2:	4b10      	ldr	r3, [pc, #64]	@ (8002af4 <_sbrk+0x64>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4413      	add	r3, r2
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d207      	bcs.n	8002ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ac0:	f011 ff5a 	bl	8014978 <__errno>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ace:	e009      	b.n	8002ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ad0:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <_sbrk+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ad6:	4b07      	ldr	r3, [pc, #28]	@ (8002af4 <_sbrk+0x64>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	4a05      	ldr	r2, [pc, #20]	@ (8002af4 <_sbrk+0x64>)
 8002ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	24080000 	.word	0x24080000
 8002af0:	00001000 	.word	0x00001000
 8002af4:	240010a4 	.word	0x240010a4
 8002af8:	24003048 	.word	0x24003048

08002afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b00:	4b43      	ldr	r3, [pc, #268]	@ (8002c10 <SystemInit+0x114>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	4a42      	ldr	r2, [pc, #264]	@ (8002c10 <SystemInit+0x114>)
 8002b08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b10:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <SystemInit+0x118>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	2b06      	cmp	r3, #6
 8002b1a:	d807      	bhi.n	8002b2c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b1c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c14 <SystemInit+0x118>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 030f 	bic.w	r3, r3, #15
 8002b24:	4a3b      	ldr	r2, [pc, #236]	@ (8002c14 <SystemInit+0x118>)
 8002b26:	f043 0307 	orr.w	r3, r3, #7
 8002b2a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <SystemInit+0x11c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a39      	ldr	r2, [pc, #228]	@ (8002c18 <SystemInit+0x11c>)
 8002b32:	f043 0301 	orr.w	r3, r3, #1
 8002b36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b38:	4b37      	ldr	r3, [pc, #220]	@ (8002c18 <SystemInit+0x11c>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002b3e:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <SystemInit+0x11c>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4935      	ldr	r1, [pc, #212]	@ (8002c18 <SystemInit+0x11c>)
 8002b44:	4b35      	ldr	r3, [pc, #212]	@ (8002c1c <SystemInit+0x120>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b4a:	4b32      	ldr	r3, [pc, #200]	@ (8002c14 <SystemInit+0x118>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d007      	beq.n	8002b66 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b56:	4b2f      	ldr	r3, [pc, #188]	@ (8002c14 <SystemInit+0x118>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 030f 	bic.w	r3, r3, #15
 8002b5e:	4a2d      	ldr	r2, [pc, #180]	@ (8002c14 <SystemInit+0x118>)
 8002b60:	f043 0307 	orr.w	r3, r3, #7
 8002b64:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002b66:	4b2c      	ldr	r3, [pc, #176]	@ (8002c18 <SystemInit+0x11c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c18 <SystemInit+0x11c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <SystemInit+0x11c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002b78:	4b27      	ldr	r3, [pc, #156]	@ (8002c18 <SystemInit+0x11c>)
 8002b7a:	4a29      	ldr	r2, [pc, #164]	@ (8002c20 <SystemInit+0x124>)
 8002b7c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002b7e:	4b26      	ldr	r3, [pc, #152]	@ (8002c18 <SystemInit+0x11c>)
 8002b80:	4a28      	ldr	r2, [pc, #160]	@ (8002c24 <SystemInit+0x128>)
 8002b82:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002b84:	4b24      	ldr	r3, [pc, #144]	@ (8002c18 <SystemInit+0x11c>)
 8002b86:	4a28      	ldr	r2, [pc, #160]	@ (8002c28 <SystemInit+0x12c>)
 8002b88:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002b8a:	4b23      	ldr	r3, [pc, #140]	@ (8002c18 <SystemInit+0x11c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <SystemInit+0x11c>)
 8002b92:	4a25      	ldr	r2, [pc, #148]	@ (8002c28 <SystemInit+0x12c>)
 8002b94:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002b96:	4b20      	ldr	r3, [pc, #128]	@ (8002c18 <SystemInit+0x11c>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <SystemInit+0x11c>)
 8002b9e:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <SystemInit+0x12c>)
 8002ba0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c18 <SystemInit+0x11c>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <SystemInit+0x11c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1a      	ldr	r2, [pc, #104]	@ (8002c18 <SystemInit+0x11c>)
 8002bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002bb4:	4b18      	ldr	r3, [pc, #96]	@ (8002c18 <SystemInit+0x11c>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002bba:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <SystemInit+0x130>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002c30 <SystemInit+0x134>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bc6:	d202      	bcs.n	8002bce <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <SystemInit+0x138>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002bce:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <SystemInit+0x11c>)
 8002bd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002bd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d113      	bne.n	8002c04 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <SystemInit+0x11c>)
 8002bde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002be2:	4a0d      	ldr	r2, [pc, #52]	@ (8002c18 <SystemInit+0x11c>)
 8002be4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002be8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <SystemInit+0x13c>)
 8002bee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002bf4:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <SystemInit+0x11c>)
 8002bf6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002bfa:	4a07      	ldr	r2, [pc, #28]	@ (8002c18 <SystemInit+0x11c>)
 8002bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c00:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002c04:	bf00      	nop
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00
 8002c14:	52002000 	.word	0x52002000
 8002c18:	58024400 	.word	0x58024400
 8002c1c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c20:	02020200 	.word	0x02020200
 8002c24:	01ff0000 	.word	0x01ff0000
 8002c28:	01010280 	.word	0x01010280
 8002c2c:	5c001000 	.word	0x5c001000
 8002c30:	ffff0000 	.word	0xffff0000
 8002c34:	51008108 	.word	0x51008108
 8002c38:	52004000 	.word	0x52004000

08002c3c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002c40:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4a08      	ldr	r2, [pc, #32]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c46:	f043 0302 	orr.w	r3, r3, #2
 8002c4a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002c4c:	bf00      	nop
 8002c4e:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f9      	beq.n	8002c4e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	58024800 	.word	0x58024800

08002c6c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c72:	f107 0310 	add.w	r3, r7, #16
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
 8002c7c:	609a      	str	r2, [r3, #8]
 8002c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8002c92:	4b1c      	ldr	r3, [pc, #112]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c94:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8002c98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8002ca0:	4b18      	ldr	r3, [pc, #96]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002ca2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002ca6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca8:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cb0:	2280      	movs	r2, #128	@ 0x80
 8002cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cb4:	4813      	ldr	r0, [pc, #76]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cb6:	f00b f80e 	bl	800dcd6 <HAL_TIM_Base_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002cc0:	f7ff f842 	bl	8001d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cca:	f107 0310 	add.w	r3, r7, #16
 8002cce:	4619      	mov	r1, r3
 8002cd0:	480c      	ldr	r0, [pc, #48]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cd2:	f00b f95f 	bl	800df94 <HAL_TIM_ConfigClockSource>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002cdc:	f7ff f834 	bl	8001d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	4619      	mov	r1, r3
 8002cec:	4805      	ldr	r0, [pc, #20]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cee:	f00b fbb9 	bl	800e464 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002cf8:	f7ff f826 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002cfc:	bf00      	nop
 8002cfe:	3720      	adds	r7, #32
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	240010a8 	.word	0x240010a8

08002d08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d0e:	f107 0310 	add.w	r3, r7, #16
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d1c:	1d3b      	adds	r3, r7, #4
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	605a      	str	r2, [r3, #4]
 8002d24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d26:	4b1e      	ldr	r3, [pc, #120]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d28:	4a1e      	ldr	r2, [pc, #120]	@ (8002da4 <MX_TIM3_Init+0x9c>)
 8002d2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d2e:	f240 12df 	movw	r2, #479	@ 0x1df
 8002d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d34:	4b1a      	ldr	r3, [pc, #104]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002d3a:	4b19      	ldr	r3, [pc, #100]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d3c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002d40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d42:	4b17      	ldr	r3, [pc, #92]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d48:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d4a:	2280      	movs	r2, #128	@ 0x80
 8002d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d4e:	4814      	ldr	r0, [pc, #80]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d50:	f00a ffc1 	bl	800dcd6 <HAL_TIM_Base_Init>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002d5a:	f7fe fff5 	bl	8001d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d64:	f107 0310 	add.w	r3, r7, #16
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480d      	ldr	r0, [pc, #52]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d6c:	f00b f912 	bl	800df94 <HAL_TIM_ConfigClockSource>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002d76:	f7fe ffe7 	bl	8001d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d82:	1d3b      	adds	r3, r7, #4
 8002d84:	4619      	mov	r1, r3
 8002d86:	4806      	ldr	r0, [pc, #24]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d88:	f00b fb6c 	bl	800e464 <HAL_TIMEx_MasterConfigSynchronization>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002d92:	f7fe ffd9 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d96:	bf00      	nop
 8002d98:	3720      	adds	r7, #32
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	240010f4 	.word	0x240010f4
 8002da4:	40000400 	.word	0x40000400

08002da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db8:	d117      	bne.n	8002dea <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dba:	4b1c      	ldr	r3, [pc, #112]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002dca:	4b18      	ldr	r3, [pc, #96]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	210a      	movs	r1, #10
 8002ddc:	201c      	movs	r0, #28
 8002dde:	f001 fb0c 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002de2:	201c      	movs	r0, #28
 8002de4:	f001 fb23 	bl	800442e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002de8:	e01b      	b.n	8002e22 <HAL_TIM_Base_MspInit+0x7a>
  else if(tim_baseHandle->Instance==TIM3)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a10      	ldr	r2, [pc, #64]	@ (8002e30 <HAL_TIM_Base_MspInit+0x88>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d116      	bne.n	8002e22 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002df4:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002df6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dfc:	f043 0302 	orr.w	r3, r3, #2
 8002e00:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002e06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2101      	movs	r1, #1
 8002e16:	201d      	movs	r0, #29
 8002e18:	f001 faef 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e1c:	201d      	movs	r0, #29
 8002e1e:	f001 fb06 	bl	800442e <HAL_NVIC_EnableIRQ>
}
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	58024400 	.word	0x58024400
 8002e30:	40000400 	.word	0x40000400

08002e34 <ParseDecimalVolume>:
extern void UsbLog_Printf(const char *fmt, ...);

// ============================================================================
// НОВАЯ ФУНКЦИЯ: Парсинг дробного числа "5.5" → 550 сантилитров
// ============================================================================
static uint32_t ParseDecimalVolume(const char* str) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b092      	sub	sp, #72	@ 0x48
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
    if (!str || str[0] == '\0') return 0;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <ParseDecimalVolume+0x16>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <ParseDecimalVolume+0x1a>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e070      	b.n	8002f30 <ParseDecimalVolume+0xfc>

    const char* dot_pos = strchr(str, '.');
 8002e4e:	212e      	movs	r1, #46	@ 0x2e
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f011 fd71 	bl	8014938 <strchr>
 8002e56:	6438      	str	r0, [r7, #64]	@ 0x40

    if (dot_pos == NULL) {
 8002e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <ParseDecimalVolume+0x3e>
        // Нет точки - целое число
        uint32_t liters = (uint32_t)atol(str);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f011 fc42 	bl	80146e8 <atol>
 8002e64:	4603      	mov	r3, r0
 8002e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        return liters * 100;
 8002e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6a:	2264      	movs	r2, #100	@ 0x64
 8002e6c:	fb02 f303 	mul.w	r3, r2, r3
 8002e70:	e05e      	b.n	8002f30 <ParseDecimalVolume+0xfc>
    }

    // Есть точка - парсим целую и дробную части
    char integer_part[16] = {0};
 8002e72:	f107 031c 	add.w	r3, r7, #28
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
 8002e7c:	609a      	str	r2, [r3, #8]
 8002e7e:	60da      	str	r2, [r3, #12]
    char decimal_part[16] = {0};
 8002e80:	f107 030c 	add.w	r3, r7, #12
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]

    size_t int_len = dot_pos - str;
 8002e8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (int_len > 0 && int_len < sizeof(integer_part)) {
 8002e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d009      	beq.n	8002eb0 <ParseDecimalVolume+0x7c>
 8002e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e9e:	2b0f      	cmp	r3, #15
 8002ea0:	d806      	bhi.n	8002eb0 <ParseDecimalVolume+0x7c>
        memcpy(integer_part, str, int_len);
 8002ea2:	f107 031c 	add.w	r3, r7, #28
 8002ea6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f011 fd90 	bl	80149d0 <memcpy>
    }

    const char* dec_start = dot_pos + 1;
 8002eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    size_t dec_len = strlen(dec_start);
 8002eb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002eb8:	f7fd fa12 	bl	80002e0 <strlen>
 8002ebc:	6378      	str	r0, [r7, #52]	@ 0x34
    if (dec_len > 0 && dec_len < sizeof(decimal_part)) {
 8002ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <ParseDecimalVolume+0xa4>
 8002ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	d806      	bhi.n	8002ed8 <ParseDecimalVolume+0xa4>
        memcpy(decimal_part, dec_start, dec_len);
 8002eca:	f107 030c 	add.w	r3, r7, #12
 8002ece:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ed0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f011 fd7c 	bl	80149d0 <memcpy>
    }

    uint32_t liters = (uint32_t)atol(integer_part);
 8002ed8:	f107 031c 	add.w	r3, r7, #28
 8002edc:	4618      	mov	r0, r3
 8002ede:	f011 fc03 	bl	80146e8 <atol>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t decimal = (uint32_t)atol(decimal_part);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	4618      	mov	r0, r3
 8002eec:	f011 fbfc 	bl	80146e8 <atol>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (dec_len == 1) {
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d106      	bne.n	8002f08 <ParseDecimalVolume+0xd4>
        decimal *= 10;  // "5.5" → 50 сотых
 8002efa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f06:	e008      	b.n	8002f1a <ParseDecimalVolume+0xe6>
    } else if (dec_len > 2) {
 8002f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d905      	bls.n	8002f1a <ParseDecimalVolume+0xe6>
        decimal = decimal / 10;  // Ограничение 2 цифры
 8002f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f10:	4a09      	ldr	r2, [pc, #36]	@ (8002f38 <ParseDecimalVolume+0x104>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	08db      	lsrs	r3, r3, #3
 8002f18:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    if (decimal > 99) decimal = 99;
 8002f1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1c:	2b63      	cmp	r3, #99	@ 0x63
 8002f1e:	d901      	bls.n	8002f24 <ParseDecimalVolume+0xf0>
 8002f20:	2363      	movs	r3, #99	@ 0x63
 8002f22:	647b      	str	r3, [r7, #68]	@ 0x44

    return liters * 100 + decimal;
 8002f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f26:	2264      	movs	r2, #100	@ 0x64
 8002f28:	fb03 f202 	mul.w	r2, r3, r2
 8002f2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f2e:	4413      	add	r3, r2
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3748      	adds	r7, #72	@ 0x48
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	cccccccd 	.word	0xcccccccd

08002f3c <UI_Init>:
// Variables for error message display
static char error_message[32];
static uint32_t error_display_start = 0;
static uint32_t error_display_duration = 3000;  // 3 seconds

void UI_Init(void) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
    Keyboard_Init();
 8002f40:	f7fe fc4c 	bl	80017dc <Keyboard_Init>
    Dispenser_Init();
 8002f44:	f7fd fbba 	bl	80006bc <Dispenser_Init>
    global_price = EEPROM_LoadPrice();
 8002f48:	f7fe fa05 	bl	8001356 <EEPROM_LoadPrice>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	4a17      	ldr	r2, [pc, #92]	@ (8002fac <UI_Init+0x70>)
 8002f50:	6013      	str	r3, [r2, #0]
    
    // Строгая валидация с диапазоном 0-9999
    if (global_price > 9999) {
 8002f52:	4b16      	ldr	r3, [pc, #88]	@ (8002fac <UI_Init+0x70>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d90f      	bls.n	8002f7e <UI_Init+0x42>
        UsbLog_Printf("WARNING: Invalid price from EEPROM: %lu, using default 1100\r\n", 
 8002f5e:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <UI_Init+0x70>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4619      	mov	r1, r3
 8002f64:	4812      	ldr	r0, [pc, #72]	@ (8002fb0 <UI_Init+0x74>)
 8002f66:	f7fe fd43 	bl	80019f0 <UsbLog_Printf>
                     (unsigned long)global_price);
        global_price = 1100;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <UI_Init+0x70>)
 8002f6c:	f240 424c 	movw	r2, #1100	@ 0x44c
 8002f70:	601a      	str	r2, [r3, #0]
        
        // Сохраняем корректное значение обратно в EEPROM
        EEPROM_SavePrice(global_price);
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <UI_Init+0x70>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe f9ce 	bl	8001318 <EEPROM_SavePrice>
 8002f7c:	e005      	b.n	8002f8a <UI_Init+0x4e>
    } else {
        UsbLog_Printf("Loaded price from EEPROM: %lu\r\n", (unsigned long)global_price);
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <UI_Init+0x70>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4619      	mov	r1, r3
 8002f84:	480b      	ldr	r0, [pc, #44]	@ (8002fb4 <UI_Init+0x78>)
 8002f86:	f7fe fd33 	bl	80019f0 <UsbLog_Printf>
    }
    memset(input_buf, 0, sizeof(input_buf));
 8002f8a:	220b      	movs	r2, #11
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	480a      	ldr	r0, [pc, #40]	@ (8002fb8 <UI_Init+0x7c>)
 8002f90:	f011 fcca 	bl	8014928 <memset>
    input_pos = 0;
 8002f94:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <UI_Init+0x80>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]
    target_volume_cl = 0;
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <UI_Init+0x84>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
    target_amount = 0;
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <UI_Init+0x88>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	24001144 	.word	0x24001144
 8002fb0:	080158c4 	.word	0x080158c4
 8002fb4:	08015904 	.word	0x08015904
 8002fb8:	24001148 	.word	0x24001148
 8002fbc:	24001153 	.word	0x24001153
 8002fc0:	24001158 	.word	0x24001158
 8002fc4:	2400115c 	.word	0x2400115c

08002fc8 <DrawMain>:

static void DrawMain(void) {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b088      	sub	sp, #32
 8002fcc:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8002fce:	4826      	ldr	r0, [pc, #152]	@ (8003068 <DrawMain+0xa0>)
 8002fd0:	f7ff fb49 	bl	8002666 <SSD1309_Clear>
    
    if (g_dispenser.status == DS_CALLING) {
 8002fd4:	4b25      	ldr	r3, [pc, #148]	@ (800306c <DrawMain+0xa4>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d107      	bne.n	8002fec <DrawMain+0x24>
        SSD1309_DrawString8x8(&oled, 112, 0, "*", SSD1309_COLOR_WHITE);
 8002fdc:	2301      	movs	r3, #1
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	4b23      	ldr	r3, [pc, #140]	@ (8003070 <DrawMain+0xa8>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2170      	movs	r1, #112	@ 0x70
 8002fe6:	4820      	ldr	r0, [pc, #128]	@ (8003068 <DrawMain+0xa0>)
 8002fe8:	f7ff fbf6 	bl	80027d8 <SSD1309_DrawString8x8>
    }
    
    SSD1309_DrawString8x8(&oled, 0, 0,  "MAIN MENU", SSD1309_COLOR_WHITE);
 8002fec:	2301      	movs	r3, #1
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	4b20      	ldr	r3, [pc, #128]	@ (8003074 <DrawMain+0xac>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	481c      	ldr	r0, [pc, #112]	@ (8003068 <DrawMain+0xa0>)
 8002ff8:	f7ff fbee 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	e009      	b.n	8003016 <DrawMain+0x4e>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	b299      	uxth	r1, r3
 8003006:	2301      	movs	r3, #1
 8003008:	2209      	movs	r2, #9
 800300a:	4817      	ldr	r0, [pc, #92]	@ (8003068 <DrawMain+0xa0>)
 800300c:	f7ff fb3f 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3301      	adds	r3, #1
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b7f      	cmp	r3, #127	@ 0x7f
 800301a:	ddf2      	ble.n	8003002 <DrawMain+0x3a>
    }
    sprintf(buf, "Price: %u", (unsigned int)global_price);
 800301c:	4b16      	ldr	r3, [pc, #88]	@ (8003078 <DrawMain+0xb0>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	463b      	mov	r3, r7
 8003022:	4916      	ldr	r1, [pc, #88]	@ (800307c <DrawMain+0xb4>)
 8003024:	4618      	mov	r0, r3
 8003026:	f011 fc21 	bl	801486c <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 800302a:	463b      	mov	r3, r7
 800302c:	2201      	movs	r2, #1
 800302e:	9200      	str	r2, [sp, #0]
 8003030:	2210      	movs	r2, #16
 8003032:	2100      	movs	r1, #0
 8003034:	480c      	ldr	r0, [pc, #48]	@ (8003068 <DrawMain+0xa0>)
 8003036:	f7ff fbcf 	bl	80027d8 <SSD1309_DrawString8x8>

    SSD1309_DrawString8x8(&oled, 0, 32, "TOT:Totalal", SSD1309_COLOR_WHITE);
 800303a:	2301      	movs	r3, #1
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <DrawMain+0xb8>)
 8003040:	2220      	movs	r2, #32
 8003042:	2100      	movs	r1, #0
 8003044:	4808      	ldr	r0, [pc, #32]	@ (8003068 <DrawMain+0xa0>)
 8003046:	f7ff fbc7 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "CAL:Vol SEL:Amt", SSD1309_COLOR_WHITE);
 800304a:	2301      	movs	r3, #1
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	4b0d      	ldr	r3, [pc, #52]	@ (8003084 <DrawMain+0xbc>)
 8003050:	2230      	movs	r2, #48	@ 0x30
 8003052:	2100      	movs	r1, #0
 8003054:	4804      	ldr	r0, [pc, #16]	@ (8003068 <DrawMain+0xa0>)
 8003056:	f7ff fbbf 	bl	80027d8 <SSD1309_DrawString8x8>

    SSD1309_UpdateAsync(&oled);
 800305a:	4803      	ldr	r0, [pc, #12]	@ (8003068 <DrawMain+0xa0>)
 800305c:	f7ff fae4 	bl	8002628 <SSD1309_UpdateAsync>
}
 8003060:	bf00      	nop
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	24000320 	.word	0x24000320
 800306c:	240001c0 	.word	0x240001c0
 8003070:	08015924 	.word	0x08015924
 8003074:	08015928 	.word	0x08015928
 8003078:	24001144 	.word	0x24001144
 800307c:	08015934 	.word	0x08015934
 8003080:	08015940 	.word	0x08015940
 8003084:	0801594c 	.word	0x0801594c

08003088 <DrawTotalizer>:

static void DrawTotalizer(void) {
 8003088:	b590      	push	{r4, r7, lr}
 800308a:	b089      	sub	sp, #36	@ 0x24
 800308c:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 800308e:	4826      	ldr	r0, [pc, #152]	@ (8003128 <DrawTotalizer+0xa0>)
 8003090:	f7ff fae9 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "TOTALIZER", SSD1309_COLOR_WHITE);
 8003094:	2301      	movs	r3, #1
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	4b24      	ldr	r3, [pc, #144]	@ (800312c <DrawTotalizer+0xa4>)
 800309a:	2200      	movs	r2, #0
 800309c:	2100      	movs	r1, #0
 800309e:	4822      	ldr	r0, [pc, #136]	@ (8003128 <DrawTotalizer+0xa0>)
 80030a0:	f7ff fb9a 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	e009      	b.n	80030be <DrawTotalizer+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	b299      	uxth	r1, r3
 80030ae:	2301      	movs	r3, #1
 80030b0:	2209      	movs	r2, #9
 80030b2:	481d      	ldr	r0, [pc, #116]	@ (8003128 <DrawTotalizer+0xa0>)
 80030b4:	f7ff faeb 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	3301      	adds	r3, #1
 80030bc:	617b      	str	r3, [r7, #20]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80030c2:	ddf2      	ble.n	80030aa <DrawTotalizer+0x22>
    }
    sprintf(buf, "TOT: %u.%02u", 
        (unsigned int)(g_dispenser.totalizer / 100), 
 80030c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003130 <DrawTotalizer+0xa8>)
 80030c6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80030ca:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80030ce:	f04f 0300 	mov.w	r3, #0
 80030d2:	f7fd f95d 	bl	8000390 <__aeabi_uldivmod>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
    sprintf(buf, "TOT: %u.%02u", 
 80030da:	4614      	mov	r4, r2
        (unsigned int)(g_dispenser.totalizer % 100));
 80030dc:	4b14      	ldr	r3, [pc, #80]	@ (8003130 <DrawTotalizer+0xa8>)
 80030de:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80030e2:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80030e6:	f04f 0300 	mov.w	r3, #0
 80030ea:	f7fd f951 	bl	8000390 <__aeabi_uldivmod>
    sprintf(buf, "TOT: %u.%02u", 
 80030ee:	4613      	mov	r3, r2
 80030f0:	4638      	mov	r0, r7
 80030f2:	4622      	mov	r2, r4
 80030f4:	490f      	ldr	r1, [pc, #60]	@ (8003134 <DrawTotalizer+0xac>)
 80030f6:	f011 fbb9 	bl	801486c <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 24, buf, SSD1309_COLOR_WHITE);
 80030fa:	463b      	mov	r3, r7
 80030fc:	2201      	movs	r2, #1
 80030fe:	9200      	str	r2, [sp, #0]
 8003100:	2218      	movs	r2, #24
 8003102:	2100      	movs	r1, #0
 8003104:	4808      	ldr	r0, [pc, #32]	@ (8003128 <DrawTotalizer+0xa0>)
 8003106:	f7ff fb67 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC: Back", SSD1309_COLOR_WHITE);
 800310a:	2301      	movs	r3, #1
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <DrawTotalizer+0xb0>)
 8003110:	2230      	movs	r2, #48	@ 0x30
 8003112:	2100      	movs	r1, #0
 8003114:	4804      	ldr	r0, [pc, #16]	@ (8003128 <DrawTotalizer+0xa0>)
 8003116:	f7ff fb5f 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 800311a:	4803      	ldr	r0, [pc, #12]	@ (8003128 <DrawTotalizer+0xa0>)
 800311c:	f7ff fa84 	bl	8002628 <SSD1309_UpdateAsync>
}
 8003120:	bf00      	nop
 8003122:	371c      	adds	r7, #28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd90      	pop	{r4, r7, pc}
 8003128:	24000320 	.word	0x24000320
 800312c:	0801595c 	.word	0x0801595c
 8003130:	240001c0 	.word	0x240001c0
 8003134:	08015968 	.word	0x08015968
 8003138:	08015978 	.word	0x08015978

0800313c <DrawSetPrice>:

static void DrawSetPrice(void) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003142:	481d      	ldr	r0, [pc, #116]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003144:	f7ff fa8f 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "SET PRICE:", SSD1309_COLOR_WHITE);
 8003148:	2301      	movs	r3, #1
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <DrawSetPrice+0x80>)
 800314e:	2200      	movs	r2, #0
 8003150:	2100      	movs	r1, #0
 8003152:	4819      	ldr	r0, [pc, #100]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003154:	f7ff fb40 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003158:	2300      	movs	r3, #0
 800315a:	607b      	str	r3, [r7, #4]
 800315c:	e009      	b.n	8003172 <DrawSetPrice+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	b299      	uxth	r1, r3
 8003162:	2301      	movs	r3, #1
 8003164:	2209      	movs	r2, #9
 8003166:	4814      	ldr	r0, [pc, #80]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003168:	f7ff fa91 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3301      	adds	r3, #1
 8003170:	607b      	str	r3, [r7, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b7f      	cmp	r3, #127	@ 0x7f
 8003176:	ddf2      	ble.n	800315e <DrawSetPrice+0x22>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003178:	2301      	movs	r3, #1
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	4b10      	ldr	r3, [pc, #64]	@ (80031c0 <DrawSetPrice+0x84>)
 800317e:	2210      	movs	r2, #16
 8003180:	2100      	movs	r1, #0
 8003182:	480d      	ldr	r0, [pc, #52]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003184:	f7ff fb28 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003188:	2301      	movs	r3, #1
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	4b0d      	ldr	r3, [pc, #52]	@ (80031c4 <DrawSetPrice+0x88>)
 800318e:	2220      	movs	r2, #32
 8003190:	2100      	movs	r1, #0
 8003192:	4809      	ldr	r0, [pc, #36]	@ (80031b8 <DrawSetPrice+0x7c>)
 8003194:	f7ff fb20 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003198:	2301      	movs	r3, #1
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <DrawSetPrice+0x8c>)
 800319e:	2230      	movs	r2, #48	@ 0x30
 80031a0:	2100      	movs	r1, #0
 80031a2:	4805      	ldr	r0, [pc, #20]	@ (80031b8 <DrawSetPrice+0x7c>)
 80031a4:	f7ff fb18 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80031a8:	4803      	ldr	r0, [pc, #12]	@ (80031b8 <DrawSetPrice+0x7c>)
 80031aa:	f7ff fa3d 	bl	8002628 <SSD1309_UpdateAsync>
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	24000320 	.word	0x24000320
 80031bc:	08015984 	.word	0x08015984
 80031c0:	24001148 	.word	0x24001148
 80031c4:	08015990 	.word	0x08015990
 80031c8:	080159a0 	.word	0x080159a0

080031cc <DrawInputVolume>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputVolume(void) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 80031d2:	481d      	ldr	r0, [pc, #116]	@ (8003248 <DrawInputVolume+0x7c>)
 80031d4:	f7ff fa47 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "VOLUME...", SSD1309_COLOR_WHITE);
 80031d8:	2301      	movs	r3, #1
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <DrawInputVolume+0x80>)
 80031de:	2200      	movs	r2, #0
 80031e0:	2100      	movs	r1, #0
 80031e2:	4819      	ldr	r0, [pc, #100]	@ (8003248 <DrawInputVolume+0x7c>)
 80031e4:	f7ff faf8 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 80031e8:	2300      	movs	r3, #0
 80031ea:	607b      	str	r3, [r7, #4]
 80031ec:	e009      	b.n	8003202 <DrawInputVolume+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	b299      	uxth	r1, r3
 80031f2:	2301      	movs	r3, #1
 80031f4:	2209      	movs	r2, #9
 80031f6:	4814      	ldr	r0, [pc, #80]	@ (8003248 <DrawInputVolume+0x7c>)
 80031f8:	f7ff fa49 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3301      	adds	r3, #1
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b7f      	cmp	r3, #127	@ 0x7f
 8003206:	ddf2      	ble.n	80031ee <DrawInputVolume+0x22>
    }

    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003208:	2301      	movs	r3, #1
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <DrawInputVolume+0x84>)
 800320e:	2210      	movs	r2, #16
 8003210:	2100      	movs	r1, #0
 8003212:	480d      	ldr	r0, [pc, #52]	@ (8003248 <DrawInputVolume+0x7c>)
 8003214:	f7ff fae0 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003218:	2301      	movs	r3, #1
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	4b0d      	ldr	r3, [pc, #52]	@ (8003254 <DrawInputVolume+0x88>)
 800321e:	2220      	movs	r2, #32
 8003220:	2100      	movs	r1, #0
 8003222:	4809      	ldr	r0, [pc, #36]	@ (8003248 <DrawInputVolume+0x7c>)
 8003224:	f7ff fad8 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003228:	2301      	movs	r3, #1
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	4b0a      	ldr	r3, [pc, #40]	@ (8003258 <DrawInputVolume+0x8c>)
 800322e:	2230      	movs	r2, #48	@ 0x30
 8003230:	2100      	movs	r1, #0
 8003232:	4805      	ldr	r0, [pc, #20]	@ (8003248 <DrawInputVolume+0x7c>)
 8003234:	f7ff fad0 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003238:	4803      	ldr	r0, [pc, #12]	@ (8003248 <DrawInputVolume+0x7c>)
 800323a:	f7ff f9f5 	bl	8002628 <SSD1309_UpdateAsync>
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	24000320 	.word	0x24000320
 800324c:	080159ac 	.word	0x080159ac
 8003250:	24001148 	.word	0x24001148
 8003254:	08015990 	.word	0x08015990
 8003258:	080159a0 	.word	0x080159a0

0800325c <DrawInputAmount>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputAmount(void) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003262:	481d      	ldr	r0, [pc, #116]	@ (80032d8 <DrawInputAmount+0x7c>)
 8003264:	f7ff f9ff 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "AMOUNT...", SSD1309_COLOR_WHITE);
 8003268:	2301      	movs	r3, #1
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	4b1b      	ldr	r3, [pc, #108]	@ (80032dc <DrawInputAmount+0x80>)
 800326e:	2200      	movs	r2, #0
 8003270:	2100      	movs	r1, #0
 8003272:	4819      	ldr	r0, [pc, #100]	@ (80032d8 <DrawInputAmount+0x7c>)
 8003274:	f7ff fab0 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003278:	2300      	movs	r3, #0
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	e009      	b.n	8003292 <DrawInputAmount+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	b299      	uxth	r1, r3
 8003282:	2301      	movs	r3, #1
 8003284:	2209      	movs	r2, #9
 8003286:	4814      	ldr	r0, [pc, #80]	@ (80032d8 <DrawInputAmount+0x7c>)
 8003288:	f7ff fa01 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3301      	adds	r3, #1
 8003290:	607b      	str	r3, [r7, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2b7f      	cmp	r3, #127	@ 0x7f
 8003296:	ddf2      	ble.n	800327e <DrawInputAmount+0x22>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003298:	2301      	movs	r3, #1
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	4b10      	ldr	r3, [pc, #64]	@ (80032e0 <DrawInputAmount+0x84>)
 800329e:	2210      	movs	r2, #16
 80032a0:	2100      	movs	r1, #0
 80032a2:	480d      	ldr	r0, [pc, #52]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032a4:	f7ff fa98 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 80032a8:	2301      	movs	r3, #1
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	4b0d      	ldr	r3, [pc, #52]	@ (80032e4 <DrawInputAmount+0x88>)
 80032ae:	2220      	movs	r2, #32
 80032b0:	2100      	movs	r1, #0
 80032b2:	4809      	ldr	r0, [pc, #36]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032b4:	f7ff fa90 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 80032b8:	2301      	movs	r3, #1
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	4b0a      	ldr	r3, [pc, #40]	@ (80032e8 <DrawInputAmount+0x8c>)
 80032be:	2230      	movs	r2, #48	@ 0x30
 80032c0:	2100      	movs	r1, #0
 80032c2:	4805      	ldr	r0, [pc, #20]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032c4:	f7ff fa88 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80032c8:	4803      	ldr	r0, [pc, #12]	@ (80032d8 <DrawInputAmount+0x7c>)
 80032ca:	f7ff f9ad 	bl	8002628 <SSD1309_UpdateAsync>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	24000320 	.word	0x24000320
 80032dc:	080159b8 	.word	0x080159b8
 80032e0:	24001148 	.word	0x24001148
 80032e4:	08015990 	.word	0x08015990
 80032e8:	080159a0 	.word	0x080159a0

080032ec <DrawFuelling>:

static void DrawFuelling(void) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b090      	sub	sp, #64	@ 0x40
 80032f0:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 80032f2:	4886      	ldr	r0, [pc, #536]	@ (800350c <DrawFuelling+0x220>)
 80032f4:	f7ff f9b7 	bl	8002666 <SSD1309_Clear>
    
    const char* st = "????";
 80032f8:	4b85      	ldr	r3, [pc, #532]	@ (8003510 <DrawFuelling+0x224>)
 80032fa:	637b      	str	r3, [r7, #52]	@ 0x34
    switch (g_dispenser.status) {
 80032fc:	4b85      	ldr	r3, [pc, #532]	@ (8003514 <DrawFuelling+0x228>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d82a      	bhi.n	800335a <DrawFuelling+0x6e>
 8003304:	a201      	add	r2, pc, #4	@ (adr r2, 800330c <DrawFuelling+0x20>)
 8003306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330a:	bf00      	nop
 800330c:	08003331 	.word	0x08003331
 8003310:	08003337 	.word	0x08003337
 8003314:	0800333d 	.word	0x0800333d
 8003318:	08003343 	.word	0x08003343
 800331c:	0800335b 	.word	0x0800335b
 8003320:	08003349 	.word	0x08003349
 8003324:	0800335b 	.word	0x0800335b
 8003328:	0800334f 	.word	0x0800334f
 800332c:	08003355 	.word	0x08003355
        case DS_IDLE: st = "IDLE"; break;
 8003330:	4b79      	ldr	r3, [pc, #484]	@ (8003518 <DrawFuelling+0x22c>)
 8003332:	637b      	str	r3, [r7, #52]	@ 0x34
 8003334:	e014      	b.n	8003360 <DrawFuelling+0x74>
        case DS_CALLING: st = "CALL"; break;
 8003336:	4b79      	ldr	r3, [pc, #484]	@ (800351c <DrawFuelling+0x230>)
 8003338:	637b      	str	r3, [r7, #52]	@ 0x34
 800333a:	e011      	b.n	8003360 <DrawFuelling+0x74>
        case DS_AUTHORIZED: st = "AUTH"; break;
 800333c:	4b78      	ldr	r3, [pc, #480]	@ (8003520 <DrawFuelling+0x234>)
 800333e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003340:	e00e      	b.n	8003360 <DrawFuelling+0x74>
        case DS_STARTED: st = "START"; break;
 8003342:	4b78      	ldr	r3, [pc, #480]	@ (8003524 <DrawFuelling+0x238>)
 8003344:	637b      	str	r3, [r7, #52]	@ 0x34
 8003346:	e00b      	b.n	8003360 <DrawFuelling+0x74>
        case DS_FUELLING: st = "FUEL"; break;
 8003348:	4b77      	ldr	r3, [pc, #476]	@ (8003528 <DrawFuelling+0x23c>)
 800334a:	637b      	str	r3, [r7, #52]	@ 0x34
 800334c:	e008      	b.n	8003360 <DrawFuelling+0x74>
        case DS_STOP: st = "STOP"; break;
 800334e:	4b77      	ldr	r3, [pc, #476]	@ (800352c <DrawFuelling+0x240>)
 8003350:	637b      	str	r3, [r7, #52]	@ 0x34
 8003352:	e005      	b.n	8003360 <DrawFuelling+0x74>
        case DS_END: st = "END"; break;
 8003354:	4b76      	ldr	r3, [pc, #472]	@ (8003530 <DrawFuelling+0x244>)
 8003356:	637b      	str	r3, [r7, #52]	@ 0x34
 8003358:	e002      	b.n	8003360 <DrawFuelling+0x74>
        default: st = "WAIT"; break;
 800335a:	4b76      	ldr	r3, [pc, #472]	@ (8003534 <DrawFuelling+0x248>)
 800335c:	637b      	str	r3, [r7, #52]	@ 0x34
 800335e:	bf00      	nop
    }
    
    SSD1309_DrawString8x8(&oled, 0, 0, st, SSD1309_COLOR_WHITE);
 8003360:	2301      	movs	r3, #1
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003366:	2200      	movs	r2, #0
 8003368:	2100      	movs	r1, #0
 800336a:	4868      	ldr	r0, [pc, #416]	@ (800350c <DrawFuelling+0x220>)
 800336c:	f7ff fa34 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003370:	2300      	movs	r3, #0
 8003372:	633b      	str	r3, [r7, #48]	@ 0x30
 8003374:	e009      	b.n	800338a <DrawFuelling+0x9e>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003378:	b299      	uxth	r1, r3
 800337a:	2301      	movs	r3, #1
 800337c:	2209      	movs	r2, #9
 800337e:	4863      	ldr	r0, [pc, #396]	@ (800350c <DrawFuelling+0x220>)
 8003380:	f7ff f985 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003386:	3301      	adds	r3, #1
 8003388:	633b      	str	r3, [r7, #48]	@ 0x30
 800338a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338c:	2b7f      	cmp	r3, #127	@ 0x7f
 800338e:	ddf2      	ble.n	8003376 <DrawFuelling+0x8a>
    }

    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(g_dispenser.volume_cl / 100), 
 8003390:	4b60      	ldr	r3, [pc, #384]	@ (8003514 <DrawFuelling+0x228>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	4a68      	ldr	r2, [pc, #416]	@ (8003538 <DrawFuelling+0x24c>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	0959      	lsrs	r1, r3, #5
        (unsigned int)(g_dispenser.volume_cl % 100));
 800339c:	4b5d      	ldr	r3, [pc, #372]	@ (8003514 <DrawFuelling+0x228>)
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <DrawFuelling+0x24c>)
 80033a2:	fba3 0302 	umull	r0, r3, r3, r2
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2064      	movs	r0, #100	@ 0x64
 80033aa:	fb00 f303 	mul.w	r3, r0, r3
 80033ae:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 80033b0:	1d38      	adds	r0, r7, #4
 80033b2:	460a      	mov	r2, r1
 80033b4:	4961      	ldr	r1, [pc, #388]	@ (800353c <DrawFuelling+0x250>)
 80033b6:	f011 fa59 	bl	801486c <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 80033ba:	1d3b      	adds	r3, r7, #4
 80033bc:	2201      	movs	r2, #1
 80033be:	9200      	str	r2, [sp, #0]
 80033c0:	2210      	movs	r2, #16
 80033c2:	2100      	movs	r1, #0
 80033c4:	4851      	ldr	r0, [pc, #324]	@ (800350c <DrawFuelling+0x220>)
 80033c6:	f7ff fa07 	bl	80027d8 <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)g_dispenser.amount);
 80033ca:	4b52      	ldr	r3, [pc, #328]	@ (8003514 <DrawFuelling+0x228>)
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	1d3b      	adds	r3, r7, #4
 80033d0:	495b      	ldr	r1, [pc, #364]	@ (8003540 <DrawFuelling+0x254>)
 80033d2:	4618      	mov	r0, r3
 80033d4:	f011 fa4a 	bl	801486c <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 80033d8:	1d3b      	adds	r3, r7, #4
 80033da:	2201      	movs	r2, #1
 80033dc:	9200      	str	r2, [sp, #0]
 80033de:	2220      	movs	r2, #32
 80033e0:	2100      	movs	r1, #0
 80033e2:	484a      	ldr	r0, [pc, #296]	@ (800350c <DrawFuelling+0x220>)
 80033e4:	f7ff f9f8 	bl	80027d8 <SSD1309_DrawString8x8>
    
    uint8_t progress_percent = 0;
 80033e8:	2300      	movs	r3, #0
 80033ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (prev_transaction_mode == UI_STATE_INPUT_VOLUME && target_volume_cl > 0) {
 80033ee:	4b55      	ldr	r3, [pc, #340]	@ (8003544 <DrawFuelling+0x258>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d10f      	bne.n	8003416 <DrawFuelling+0x12a>
 80033f6:	4b54      	ldr	r3, [pc, #336]	@ (8003548 <DrawFuelling+0x25c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <DrawFuelling+0x12a>
        progress_percent = (g_dispenser.volume_cl * 100) / target_volume_cl;
 80033fe:	4b45      	ldr	r3, [pc, #276]	@ (8003514 <DrawFuelling+0x228>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2264      	movs	r2, #100	@ 0x64
 8003404:	fb03 f202 	mul.w	r2, r3, r2
 8003408:	4b4f      	ldr	r3, [pc, #316]	@ (8003548 <DrawFuelling+0x25c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003410:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003414:	e012      	b.n	800343c <DrawFuelling+0x150>
    } else if (prev_transaction_mode == UI_STATE_INPUT_AMOUNT && target_amount > 0) {
 8003416:	4b4b      	ldr	r3, [pc, #300]	@ (8003544 <DrawFuelling+0x258>)
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	2b04      	cmp	r3, #4
 800341c:	d10e      	bne.n	800343c <DrawFuelling+0x150>
 800341e:	4b4b      	ldr	r3, [pc, #300]	@ (800354c <DrawFuelling+0x260>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <DrawFuelling+0x150>
        progress_percent = (g_dispenser.amount * 100) / target_amount;
 8003426:	4b3b      	ldr	r3, [pc, #236]	@ (8003514 <DrawFuelling+0x228>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2264      	movs	r2, #100	@ 0x64
 800342c:	fb03 f202 	mul.w	r2, r3, r2
 8003430:	4b46      	ldr	r3, [pc, #280]	@ (800354c <DrawFuelling+0x260>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	fbb2 f3f3 	udiv	r3, r2, r3
 8003438:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    if (progress_percent > 100) progress_percent = 100;
 800343c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003440:	2b64      	cmp	r3, #100	@ 0x64
 8003442:	d902      	bls.n	800344a <DrawFuelling+0x15e>
 8003444:	2364      	movs	r3, #100	@ 0x64
 8003446:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    for (int x = 0; x < 128; x++) {
 800344a:	2300      	movs	r3, #0
 800344c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800344e:	e010      	b.n	8003472 <DrawFuelling+0x186>
        SSD1309_DrawPixel(&oled, x, 56, SSD1309_COLOR_WHITE);
 8003450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003452:	b299      	uxth	r1, r3
 8003454:	2301      	movs	r3, #1
 8003456:	2238      	movs	r2, #56	@ 0x38
 8003458:	482c      	ldr	r0, [pc, #176]	@ (800350c <DrawFuelling+0x220>)
 800345a:	f7ff f918 	bl	800268e <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, x, 63, SSD1309_COLOR_WHITE);
 800345e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003460:	b299      	uxth	r1, r3
 8003462:	2301      	movs	r3, #1
 8003464:	223f      	movs	r2, #63	@ 0x3f
 8003466:	4829      	ldr	r0, [pc, #164]	@ (800350c <DrawFuelling+0x220>)
 8003468:	f7ff f911 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800346c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346e:	3301      	adds	r3, #1
 8003470:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003474:	2b7f      	cmp	r3, #127	@ 0x7f
 8003476:	ddeb      	ble.n	8003450 <DrawFuelling+0x164>
    }
    for (int y = 56; y <= 63; y++) {
 8003478:	2338      	movs	r3, #56	@ 0x38
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
 800347c:	e010      	b.n	80034a0 <DrawFuelling+0x1b4>
        SSD1309_DrawPixel(&oled, 0, y, SSD1309_COLOR_WHITE);
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	b29a      	uxth	r2, r3
 8003482:	2301      	movs	r3, #1
 8003484:	2100      	movs	r1, #0
 8003486:	4821      	ldr	r0, [pc, #132]	@ (800350c <DrawFuelling+0x220>)
 8003488:	f7ff f901 	bl	800268e <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, 127, y, SSD1309_COLOR_WHITE);
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	b29a      	uxth	r2, r3
 8003490:	2301      	movs	r3, #1
 8003492:	217f      	movs	r1, #127	@ 0x7f
 8003494:	481d      	ldr	r0, [pc, #116]	@ (800350c <DrawFuelling+0x220>)
 8003496:	f7ff f8fa 	bl	800268e <SSD1309_DrawPixel>
    for (int y = 56; y <= 63; y++) {
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	3301      	adds	r3, #1
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
 80034a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80034a4:	ddeb      	ble.n	800347e <DrawFuelling+0x192>
    }
    
    uint8_t fill_width = (progress_percent * 125) / 100;
 80034a6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80034aa:	4613      	mov	r3, r2
 80034ac:	015b      	lsls	r3, r3, #5
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	4a20      	ldr	r2, [pc, #128]	@ (8003538 <DrawFuelling+0x24c>)
 80034b6:	fb82 1203 	smull	r1, r2, r2, r3
 80034ba:	1152      	asrs	r2, r2, #5
 80034bc:	17db      	asrs	r3, r3, #31
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	76fb      	strb	r3, [r7, #27]
    for (int x = 1; x <= fill_width && x < 127; x++) {
 80034c2:	2301      	movs	r3, #1
 80034c4:	623b      	str	r3, [r7, #32]
 80034c6:	e013      	b.n	80034f0 <DrawFuelling+0x204>
        for (int y = 57; y <= 62; y++) {
 80034c8:	2339      	movs	r3, #57	@ 0x39
 80034ca:	61fb      	str	r3, [r7, #28]
 80034cc:	e00a      	b.n	80034e4 <DrawFuelling+0x1f8>
            SSD1309_DrawPixel(&oled, x, y, SSD1309_COLOR_WHITE);
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	b299      	uxth	r1, r3
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	2301      	movs	r3, #1
 80034d8:	480c      	ldr	r0, [pc, #48]	@ (800350c <DrawFuelling+0x220>)
 80034da:	f7ff f8d8 	bl	800268e <SSD1309_DrawPixel>
        for (int y = 57; y <= 62; y++) {
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3301      	adds	r3, #1
 80034e2:	61fb      	str	r3, [r7, #28]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80034e8:	ddf1      	ble.n	80034ce <DrawFuelling+0x1e2>
    for (int x = 1; x <= fill_width && x < 127; x++) {
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	3301      	adds	r3, #1
 80034ee:	623b      	str	r3, [r7, #32]
 80034f0:	7efb      	ldrb	r3, [r7, #27]
 80034f2:	6a3a      	ldr	r2, [r7, #32]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	dc02      	bgt.n	80034fe <DrawFuelling+0x212>
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	2b7e      	cmp	r3, #126	@ 0x7e
 80034fc:	dde4      	ble.n	80034c8 <DrawFuelling+0x1dc>
        }
    }
    
    SSD1309_UpdateAsync(&oled);
 80034fe:	4803      	ldr	r0, [pc, #12]	@ (800350c <DrawFuelling+0x220>)
 8003500:	f7ff f892 	bl	8002628 <SSD1309_UpdateAsync>
}
 8003504:	bf00      	nop
 8003506:	3738      	adds	r7, #56	@ 0x38
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	24000320 	.word	0x24000320
 8003510:	080159c4 	.word	0x080159c4
 8003514:	240001c0 	.word	0x240001c0
 8003518:	080159cc 	.word	0x080159cc
 800351c:	080159d4 	.word	0x080159d4
 8003520:	080159dc 	.word	0x080159dc
 8003524:	080159e4 	.word	0x080159e4
 8003528:	080159ec 	.word	0x080159ec
 800352c:	080159f4 	.word	0x080159f4
 8003530:	080159fc 	.word	0x080159fc
 8003534:	08015a00 	.word	0x08015a00
 8003538:	51eb851f 	.word	0x51eb851f
 800353c:	08015a08 	.word	0x08015a08
 8003540:	08015a14 	.word	0x08015a14
 8003544:	24000040 	.word	0x24000040
 8003548:	24001158 	.word	0x24001158
 800354c:	2400115c 	.word	0x2400115c

08003550 <DrawTransactionResult>:

static void DrawTransactionResult(void) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8003556:	482f      	ldr	r0, [pc, #188]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003558:	f7ff f885 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "TRANSACTION END", SSD1309_COLOR_WHITE);
 800355c:	2301      	movs	r3, #1
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	4b2d      	ldr	r3, [pc, #180]	@ (8003618 <DrawTransactionResult+0xc8>)
 8003562:	2200      	movs	r2, #0
 8003564:	2100      	movs	r1, #0
 8003566:	482b      	ldr	r0, [pc, #172]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003568:	f7ff f936 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]
 8003570:	e009      	b.n	8003586 <DrawTransactionResult+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	b299      	uxth	r1, r3
 8003576:	2301      	movs	r3, #1
 8003578:	2209      	movs	r2, #9
 800357a:	4826      	ldr	r0, [pc, #152]	@ (8003614 <DrawTransactionResult+0xc4>)
 800357c:	f7ff f887 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	3301      	adds	r3, #1
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2b7f      	cmp	r3, #127	@ 0x7f
 800358a:	ddf2      	ble.n	8003572 <DrawTransactionResult+0x22>
    }
    
    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(g_dispenser.volume_cl / 100), 
 800358c:	4b23      	ldr	r3, [pc, #140]	@ (800361c <DrawTransactionResult+0xcc>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	4a23      	ldr	r2, [pc, #140]	@ (8003620 <DrawTransactionResult+0xd0>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	0959      	lsrs	r1, r3, #5
        (unsigned int)(g_dispenser.volume_cl % 100));
 8003598:	4b20      	ldr	r3, [pc, #128]	@ (800361c <DrawTransactionResult+0xcc>)
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	4b20      	ldr	r3, [pc, #128]	@ (8003620 <DrawTransactionResult+0xd0>)
 800359e:	fba3 0302 	umull	r0, r3, r3, r2
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	2064      	movs	r0, #100	@ 0x64
 80035a6:	fb00 f303 	mul.w	r3, r0, r3
 80035aa:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 80035ac:	4638      	mov	r0, r7
 80035ae:	460a      	mov	r2, r1
 80035b0:	491c      	ldr	r1, [pc, #112]	@ (8003624 <DrawTransactionResult+0xd4>)
 80035b2:	f011 f95b 	bl	801486c <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 80035b6:	463b      	mov	r3, r7
 80035b8:	2201      	movs	r2, #1
 80035ba:	9200      	str	r2, [sp, #0]
 80035bc:	2210      	movs	r2, #16
 80035be:	2100      	movs	r1, #0
 80035c0:	4814      	ldr	r0, [pc, #80]	@ (8003614 <DrawTransactionResult+0xc4>)
 80035c2:	f7ff f909 	bl	80027d8 <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)g_dispenser.amount);
 80035c6:	4b15      	ldr	r3, [pc, #84]	@ (800361c <DrawTransactionResult+0xcc>)
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	463b      	mov	r3, r7
 80035cc:	4916      	ldr	r1, [pc, #88]	@ (8003628 <DrawTransactionResult+0xd8>)
 80035ce:	4618      	mov	r0, r3
 80035d0:	f011 f94c 	bl	801486c <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 80035d4:	463b      	mov	r3, r7
 80035d6:	2201      	movs	r2, #1
 80035d8:	9200      	str	r2, [sp, #0]
 80035da:	2220      	movs	r2, #32
 80035dc:	2100      	movs	r1, #0
 80035de:	480d      	ldr	r0, [pc, #52]	@ (8003614 <DrawTransactionResult+0xc4>)
 80035e0:	f7ff f8fa 	bl	80027d8 <SSD1309_DrawString8x8>
    
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Repeat", SSD1309_COLOR_WHITE);
 80035e4:	2301      	movs	r3, #1
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	4b10      	ldr	r3, [pc, #64]	@ (800362c <DrawTransactionResult+0xdc>)
 80035ea:	2230      	movs	r2, #48	@ 0x30
 80035ec:	2100      	movs	r1, #0
 80035ee:	4809      	ldr	r0, [pc, #36]	@ (8003614 <DrawTransactionResult+0xc4>)
 80035f0:	f7ff f8f2 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 56, "RES:Menu", SSD1309_COLOR_WHITE);
 80035f4:	2301      	movs	r3, #1
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <DrawTransactionResult+0xe0>)
 80035fa:	2238      	movs	r2, #56	@ 0x38
 80035fc:	2100      	movs	r1, #0
 80035fe:	4805      	ldr	r0, [pc, #20]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003600:	f7ff f8ea 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003604:	4803      	ldr	r0, [pc, #12]	@ (8003614 <DrawTransactionResult+0xc4>)
 8003606:	f7ff f80f 	bl	8002628 <SSD1309_UpdateAsync>
}
 800360a:	bf00      	nop
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	24000320 	.word	0x24000320
 8003618:	08015a1c 	.word	0x08015a1c
 800361c:	240001c0 	.word	0x240001c0
 8003620:	51eb851f 	.word	0x51eb851f
 8003624:	08015a08 	.word	0x08015a08
 8003628:	08015a14 	.word	0x08015a14
 800362c:	08015a2c 	.word	0x08015a2c
 8003630:	08015a38 	.word	0x08015a38

08003634 <ShowErrorMessage>:

// Функция для отображения сообщения об ошибке
static void ShowErrorMessage(const char* msg) {
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
    strncpy(error_message, msg, sizeof(error_message) - 1);
 800363c:	221f      	movs	r2, #31
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	4808      	ldr	r0, [pc, #32]	@ (8003664 <ShowErrorMessage+0x30>)
 8003642:	f011 f986 	bl	8014952 <strncpy>
    error_message[sizeof(error_message) - 1] = '\0';  // Гарантируем null-терминатор
 8003646:	4b07      	ldr	r3, [pc, #28]	@ (8003664 <ShowErrorMessage+0x30>)
 8003648:	2200      	movs	r2, #0
 800364a:	77da      	strb	r2, [r3, #31]
    error_display_start = HAL_GetTick();
 800364c:	f000 fdbe 	bl	80041cc <HAL_GetTick>
 8003650:	4603      	mov	r3, r0
 8003652:	4a05      	ldr	r2, [pc, #20]	@ (8003668 <ShowErrorMessage+0x34>)
 8003654:	6013      	str	r3, [r2, #0]
    ui_state = UI_STATE_ERROR_MESSAGE;
 8003656:	4b05      	ldr	r3, [pc, #20]	@ (800366c <ShowErrorMessage+0x38>)
 8003658:	2207      	movs	r2, #7
 800365a:	701a      	strb	r2, [r3, #0]
}
 800365c:	bf00      	nop
 800365e:	3708      	adds	r7, #8
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	2400116c 	.word	0x2400116c
 8003668:	2400118c 	.word	0x2400118c
 800366c:	24001140 	.word	0x24001140

08003670 <DrawErrorMessage>:

static void DrawErrorMessage(void) {
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003676:	4810      	ldr	r0, [pc, #64]	@ (80036b8 <DrawErrorMessage+0x48>)
 8003678:	f7fe fff5 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 8, "ERROR", SSD1309_COLOR_WHITE);
 800367c:	2301      	movs	r3, #1
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	4b0e      	ldr	r3, [pc, #56]	@ (80036bc <DrawErrorMessage+0x4c>)
 8003682:	2208      	movs	r2, #8
 8003684:	2100      	movs	r1, #0
 8003686:	480c      	ldr	r0, [pc, #48]	@ (80036b8 <DrawErrorMessage+0x48>)
 8003688:	f7ff f8a6 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, error_message, SSD1309_COLOR_WHITE);
 800368c:	2301      	movs	r3, #1
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <DrawErrorMessage+0x50>)
 8003692:	2220      	movs	r2, #32
 8003694:	2100      	movs	r1, #0
 8003696:	4808      	ldr	r0, [pc, #32]	@ (80036b8 <DrawErrorMessage+0x48>)
 8003698:	f7ff f89e 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 56, "Press any key...", SSD1309_COLOR_WHITE);
 800369c:	2301      	movs	r3, #1
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <DrawErrorMessage+0x54>)
 80036a2:	2238      	movs	r2, #56	@ 0x38
 80036a4:	2100      	movs	r1, #0
 80036a6:	4804      	ldr	r0, [pc, #16]	@ (80036b8 <DrawErrorMessage+0x48>)
 80036a8:	f7ff f896 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80036ac:	4802      	ldr	r0, [pc, #8]	@ (80036b8 <DrawErrorMessage+0x48>)
 80036ae:	f7fe ffbb 	bl	8002628 <SSD1309_UpdateAsync>
}
 80036b2:	bf00      	nop
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	24000320 	.word	0x24000320
 80036bc:	08015a44 	.word	0x08015a44
 80036c0:	2400116c 	.word	0x2400116c
 80036c4:	08015a4c 	.word	0x08015a4c

080036c8 <UI_ProcessInput>:

void UI_ProcessInput(void) {
 80036c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ca:	b095      	sub	sp, #84	@ 0x54
 80036cc:	af04      	add	r7, sp, #16
    char key = Keyboard_GetKey();
 80036ce:	f7fe f90f 	bl	80018f0 <Keyboard_GetKey>
 80036d2:	4603      	mov	r3, r0
 80036d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (key != 0) {
 80036d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <UI_ProcessInput+0x24>
        UsbLog_Printf("Key: %c\r\n", key);
 80036e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80036e4:	4619      	mov	r1, r3
 80036e6:	489d      	ldr	r0, [pc, #628]	@ (800395c <UI_ProcessInput+0x294>)
 80036e8:	f7fe f982 	bl	80019f0 <UsbLog_Printf>
    }
    
    switch (ui_state) {
 80036ec:	4b9c      	ldr	r3, [pc, #624]	@ (8003960 <UI_ProcessInput+0x298>)
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b07      	cmp	r3, #7
 80036f2:	f200 8328 	bhi.w	8003d46 <UI_ProcessInput+0x67e>
 80036f6:	a201      	add	r2, pc, #4	@ (adr r2, 80036fc <UI_ProcessInput+0x34>)
 80036f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fc:	0800371d 	.word	0x0800371d
 8003700:	0800379f 	.word	0x0800379f
 8003704:	080037b1 	.word	0x080037b1
 8003708:	08003865 	.word	0x08003865
 800370c:	08003a63 	.word	0x08003a63
 8003710:	08003b91 	.word	0x08003b91
 8003714:	08003cc5 	.word	0x08003cc5
 8003718:	08003d19 	.word	0x08003d19
        case UI_STATE_MAIN:
            if (key == 'A') {
 800371c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003720:	2b41      	cmp	r3, #65	@ 0x41
 8003722:	d105      	bne.n	8003730 <UI_ProcessInput+0x68>
                Dispenser_RequestTotalizer();
 8003724:	f7fd fd06 	bl	8001134 <Dispenser_RequestTotalizer>
                ui_state = UI_STATE_TOTALIZER;
 8003728:	4b8d      	ldr	r3, [pc, #564]	@ (8003960 <UI_ProcessInput+0x298>)
 800372a:	2201      	movs	r2, #1
 800372c:	701a      	strb	r2, [r3, #0]
            } else if (key == 'G') {
                ui_state = UI_STATE_SET_PRICE;
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            }
            break;
 800372e:	e2fb      	b.n	8003d28 <UI_ProcessInput+0x660>
            } else if (key == 'B') {
 8003730:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003734:	2b42      	cmp	r3, #66	@ 0x42
 8003736:	d10e      	bne.n	8003756 <UI_ProcessInput+0x8e>
                ui_state = UI_STATE_INPUT_VOLUME;
 8003738:	4b89      	ldr	r3, [pc, #548]	@ (8003960 <UI_ProcessInput+0x298>)
 800373a:	2203      	movs	r2, #3
 800373c:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_VOLUME;
 800373e:	4b89      	ldr	r3, [pc, #548]	@ (8003964 <UI_ProcessInput+0x29c>)
 8003740:	2203      	movs	r2, #3
 8003742:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 8003744:	4b88      	ldr	r3, [pc, #544]	@ (8003968 <UI_ProcessInput+0x2a0>)
 8003746:	2200      	movs	r2, #0
 8003748:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 800374a:	220b      	movs	r2, #11
 800374c:	2100      	movs	r1, #0
 800374e:	4887      	ldr	r0, [pc, #540]	@ (800396c <UI_ProcessInput+0x2a4>)
 8003750:	f011 f8ea 	bl	8014928 <memset>
            break;
 8003754:	e2e8      	b.n	8003d28 <UI_ProcessInput+0x660>
            } else if (key == 'C') {
 8003756:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800375a:	2b43      	cmp	r3, #67	@ 0x43
 800375c:	d10e      	bne.n	800377c <UI_ProcessInput+0xb4>
                ui_state = UI_STATE_INPUT_AMOUNT;
 800375e:	4b80      	ldr	r3, [pc, #512]	@ (8003960 <UI_ProcessInput+0x298>)
 8003760:	2204      	movs	r2, #4
 8003762:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_AMOUNT;
 8003764:	4b7f      	ldr	r3, [pc, #508]	@ (8003964 <UI_ProcessInput+0x29c>)
 8003766:	2204      	movs	r2, #4
 8003768:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 800376a:	4b7f      	ldr	r3, [pc, #508]	@ (8003968 <UI_ProcessInput+0x2a0>)
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003770:	220b      	movs	r2, #11
 8003772:	2100      	movs	r1, #0
 8003774:	487d      	ldr	r0, [pc, #500]	@ (800396c <UI_ProcessInput+0x2a4>)
 8003776:	f011 f8d7 	bl	8014928 <memset>
            break;
 800377a:	e2d5      	b.n	8003d28 <UI_ProcessInput+0x660>
            } else if (key == 'G') {
 800377c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003780:	2b47      	cmp	r3, #71	@ 0x47
 8003782:	f040 82d1 	bne.w	8003d28 <UI_ProcessInput+0x660>
                ui_state = UI_STATE_SET_PRICE;
 8003786:	4b76      	ldr	r3, [pc, #472]	@ (8003960 <UI_ProcessInput+0x298>)
 8003788:	2202      	movs	r2, #2
 800378a:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 800378c:	4b76      	ldr	r3, [pc, #472]	@ (8003968 <UI_ProcessInput+0x2a0>)
 800378e:	2200      	movs	r2, #0
 8003790:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003792:	220b      	movs	r2, #11
 8003794:	2100      	movs	r1, #0
 8003796:	4875      	ldr	r0, [pc, #468]	@ (800396c <UI_ProcessInput+0x2a4>)
 8003798:	f011 f8c6 	bl	8014928 <memset>
            break;
 800379c:	e2c4      	b.n	8003d28 <UI_ProcessInput+0x660>
            
        case UI_STATE_TOTALIZER:
            if (key == 'F') {
 800379e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037a2:	2b46      	cmp	r3, #70	@ 0x46
 80037a4:	f040 82c2 	bne.w	8003d2c <UI_ProcessInput+0x664>
                ui_state = UI_STATE_MAIN;
 80037a8:	4b6d      	ldr	r3, [pc, #436]	@ (8003960 <UI_ProcessInput+0x298>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	701a      	strb	r2, [r3, #0]
            }
            break;
 80037ae:	e2bd      	b.n	8003d2c <UI_ProcessInput+0x664>
            
        case UI_STATE_SET_PRICE:
            if (key >= '0' && key <= '9') {
 80037b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80037b6:	d919      	bls.n	80037ec <UI_ProcessInput+0x124>
 80037b8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037bc:	2b39      	cmp	r3, #57	@ 0x39
 80037be:	d815      	bhi.n	80037ec <UI_ProcessInput+0x124>
                if (input_pos < 10) {
 80037c0:	4b69      	ldr	r3, [pc, #420]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b09      	cmp	r3, #9
 80037c6:	d84c      	bhi.n	8003862 <UI_ProcessInput+0x19a>
                    input_buf[input_pos++] = key;
 80037c8:	4b67      	ldr	r3, [pc, #412]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	b2d1      	uxtb	r1, r2
 80037d0:	4a65      	ldr	r2, [pc, #404]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80037d2:	7011      	strb	r1, [r2, #0]
 80037d4:	4619      	mov	r1, r3
 80037d6:	4a65      	ldr	r2, [pc, #404]	@ (800396c <UI_ProcessInput+0x2a4>)
 80037d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037dc:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 80037de:	4b62      	ldr	r3, [pc, #392]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	461a      	mov	r2, r3
 80037e4:	4b61      	ldr	r3, [pc, #388]	@ (800396c <UI_ProcessInput+0x2a4>)
 80037e6:	2100      	movs	r1, #0
 80037e8:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 80037ea:	e03a      	b.n	8003862 <UI_ProcessInput+0x19a>
                }
            } else if (key == 'K') {
 80037ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037f0:	2b4b      	cmp	r3, #75	@ 0x4b
 80037f2:	d120      	bne.n	8003836 <UI_ProcessInput+0x16e>
                uint32_t new_price = atol(input_buf);
 80037f4:	485d      	ldr	r0, [pc, #372]	@ (800396c <UI_ProcessInput+0x2a4>)
 80037f6:	f010 ff77 	bl	80146e8 <atol>
 80037fa:	4603      	mov	r3, r0
 80037fc:	623b      	str	r3, [r7, #32]
                if (new_price <= 9999) {
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003804:	4293      	cmp	r3, r2
 8003806:	d811      	bhi.n	800382c <UI_ProcessInput+0x164>
                    global_price = new_price;
 8003808:	4a59      	ldr	r2, [pc, #356]	@ (8003970 <UI_ProcessInput+0x2a8>)
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	6013      	str	r3, [r2, #0]
                    EEPROM_SavePrice(global_price);
 800380e:	4b58      	ldr	r3, [pc, #352]	@ (8003970 <UI_ProcessInput+0x2a8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f7fd fd80 	bl	8001318 <EEPROM_SavePrice>
                    UsbLog_Printf("Price set to: %lu\r\n", (unsigned long)global_price);
 8003818:	4b55      	ldr	r3, [pc, #340]	@ (8003970 <UI_ProcessInput+0x2a8>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4619      	mov	r1, r3
 800381e:	4855      	ldr	r0, [pc, #340]	@ (8003974 <UI_ProcessInput+0x2ac>)
 8003820:	f7fe f8e6 	bl	80019f0 <UsbLog_Printf>
                    ui_state = UI_STATE_MAIN;
 8003824:	4b4e      	ldr	r3, [pc, #312]	@ (8003960 <UI_ProcessInput+0x298>)
 8003826:	2200      	movs	r2, #0
 8003828:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 800382a:	e281      	b.n	8003d30 <UI_ProcessInput+0x668>
                    UsbLog_Printf("ERROR: Price must be 0-9999, got: %lu\r\n", (unsigned long)new_price);
 800382c:	6a39      	ldr	r1, [r7, #32]
 800382e:	4852      	ldr	r0, [pc, #328]	@ (8003978 <UI_ProcessInput+0x2b0>)
 8003830:	f7fe f8de 	bl	80019f0 <UsbLog_Printf>
            break;
 8003834:	e27c      	b.n	8003d30 <UI_ProcessInput+0x668>
            } else if (key == 'E') {
 8003836:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800383a:	2b45      	cmp	r3, #69	@ 0x45
 800383c:	d108      	bne.n	8003850 <UI_ProcessInput+0x188>
                input_pos = 0;
 800383e:	4b4a      	ldr	r3, [pc, #296]	@ (8003968 <UI_ProcessInput+0x2a0>)
 8003840:	2200      	movs	r2, #0
 8003842:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003844:	220b      	movs	r2, #11
 8003846:	2100      	movs	r1, #0
 8003848:	4848      	ldr	r0, [pc, #288]	@ (800396c <UI_ProcessInput+0x2a4>)
 800384a:	f011 f86d 	bl	8014928 <memset>
            break;
 800384e:	e26f      	b.n	8003d30 <UI_ProcessInput+0x668>
            } else if (key == 'F') {
 8003850:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003854:	2b46      	cmp	r3, #70	@ 0x46
 8003856:	f040 826b 	bne.w	8003d30 <UI_ProcessInput+0x668>
                ui_state = UI_STATE_MAIN;
 800385a:	4b41      	ldr	r3, [pc, #260]	@ (8003960 <UI_ProcessInput+0x298>)
 800385c:	2200      	movs	r2, #0
 800385e:	701a      	strb	r2, [r3, #0]
            break;
 8003860:	e266      	b.n	8003d30 <UI_ProcessInput+0x668>
 8003862:	e265      	b.n	8003d30 <UI_ProcessInput+0x668>
            
        case UI_STATE_INPUT_VOLUME:
            if (key >= '0' && key <= '9') {
 8003864:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003868:	2b2f      	cmp	r3, #47	@ 0x2f
 800386a:	d91a      	bls.n	80038a2 <UI_ProcessInput+0x1da>
 800386c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003870:	2b39      	cmp	r3, #57	@ 0x39
 8003872:	d816      	bhi.n	80038a2 <UI_ProcessInput+0x1da>
                if (input_pos < INPUT_BUF_MAX_CHARS) {
 8003874:	4b3c      	ldr	r3, [pc, #240]	@ (8003968 <UI_ProcessInput+0x2a0>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	2b09      	cmp	r3, #9
 800387a:	f200 80f1 	bhi.w	8003a60 <UI_ProcessInput+0x398>
                    input_buf[input_pos++] = key;
 800387e:	4b3a      	ldr	r3, [pc, #232]	@ (8003968 <UI_ProcessInput+0x2a0>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	b2d1      	uxtb	r1, r2
 8003886:	4a38      	ldr	r2, [pc, #224]	@ (8003968 <UI_ProcessInput+0x2a0>)
 8003888:	7011      	strb	r1, [r2, #0]
 800388a:	4619      	mov	r1, r3
 800388c:	4a37      	ldr	r2, [pc, #220]	@ (800396c <UI_ProcessInput+0x2a4>)
 800388e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003892:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 8003894:	4b34      	ldr	r3, [pc, #208]	@ (8003968 <UI_ProcessInput+0x2a0>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	461a      	mov	r2, r3
 800389a:	4b34      	ldr	r3, [pc, #208]	@ (800396c <UI_ProcessInput+0x2a4>)
 800389c:	2100      	movs	r1, #0
 800389e:	5499      	strb	r1, [r3, r2]
                if (input_pos < INPUT_BUF_MAX_CHARS) {
 80038a0:	e0de      	b.n	8003a60 <UI_ProcessInput+0x398>
                }
            }
            // ✅ НОВОЕ: Обработка точки
            else if (key == '.') {
 80038a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80038a8:	d122      	bne.n	80038f0 <UI_ProcessInput+0x228>
                if (strchr(input_buf, '.') == NULL && input_pos > 0 && input_pos < INPUT_BUF_MAX_CHARS) {
 80038aa:	212e      	movs	r1, #46	@ 0x2e
 80038ac:	482f      	ldr	r0, [pc, #188]	@ (800396c <UI_ProcessInput+0x2a4>)
 80038ae:	f011 f843 	bl	8014938 <strchr>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f040 823d 	bne.w	8003d34 <UI_ProcessInput+0x66c>
 80038ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 8238 	beq.w	8003d34 <UI_ProcessInput+0x66c>
 80038c4:	4b28      	ldr	r3, [pc, #160]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b09      	cmp	r3, #9
 80038ca:	f200 8233 	bhi.w	8003d34 <UI_ProcessInput+0x66c>
                    input_buf[input_pos++] = '.';
 80038ce:	4b26      	ldr	r3, [pc, #152]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	b2d1      	uxtb	r1, r2
 80038d6:	4a24      	ldr	r2, [pc, #144]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80038d8:	7011      	strb	r1, [r2, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	4b23      	ldr	r3, [pc, #140]	@ (800396c <UI_ProcessInput+0x2a4>)
 80038de:	212e      	movs	r1, #46	@ 0x2e
 80038e0:	5499      	strb	r1, [r3, r2]
                    input_buf[input_pos] = '\0';
 80038e2:	4b21      	ldr	r3, [pc, #132]	@ (8003968 <UI_ProcessInput+0x2a0>)
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	461a      	mov	r2, r3
 80038e8:	4b20      	ldr	r3, [pc, #128]	@ (800396c <UI_ProcessInput+0x2a4>)
 80038ea:	2100      	movs	r1, #0
 80038ec:	5499      	strb	r1, [r3, r2]
                memset(input_buf, 0, sizeof(input_buf));
            }
            else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 80038ee:	e221      	b.n	8003d34 <UI_ProcessInput+0x66c>
            else if (key == 'K') {
 80038f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038f4:	2b4b      	cmp	r3, #75	@ 0x4b
 80038f6:	f040 809d 	bne.w	8003a34 <UI_ProcessInput+0x36c>
                uint32_t volume_cl = ParseDecimalVolume(input_buf);
 80038fa:	481c      	ldr	r0, [pc, #112]	@ (800396c <UI_ProcessInput+0x2a4>)
 80038fc:	f7ff fa9a 	bl	8002e34 <ParseDecimalVolume>
 8003900:	62f8      	str	r0, [r7, #44]	@ 0x2c
                if (volume_cl > 0) {
 8003902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 8215 	beq.w	8003d34 <UI_ProcessInput+0x66c>
                    uint32_t max_volume_by_price = (999900 * 100) / global_price;  // 999900 коп / цена в коп
 800390a:	4b19      	ldr	r3, [pc, #100]	@ (8003970 <UI_ProcessInput+0x2a8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1b      	ldr	r2, [pc, #108]	@ (800397c <UI_ProcessInput+0x2b4>)
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
 8003914:	62bb      	str	r3, [r7, #40]	@ 0x28
                    uint32_t max_volume_limit = (max_volume_by_price < 90000) ? max_volume_by_price : 90000;
 8003916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003918:	4a19      	ldr	r2, [pc, #100]	@ (8003980 <UI_ProcessInput+0x2b8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	bf28      	it	cs
 800391e:	4613      	movcs	r3, r2
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (volume_cl <= max_volume_limit) {
 8003922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	429a      	cmp	r2, r3
 8003928:	d834      	bhi.n	8003994 <UI_ProcessInput+0x2cc>
                        target_volume_cl = volume_cl;
 800392a:	4a16      	ldr	r2, [pc, #88]	@ (8003984 <UI_ProcessInput+0x2bc>)
 800392c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800392e:	6013      	str	r3, [r2, #0]
                        target_amount = 0;
 8003930:	4b15      	ldr	r3, [pc, #84]	@ (8003988 <UI_ProcessInput+0x2c0>)
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
                        transaction_closed = 0;
 8003936:	4b15      	ldr	r3, [pc, #84]	@ (800398c <UI_ProcessInput+0x2c4>)
 8003938:	2200      	movs	r2, #0
 800393a:	701a      	strb	r2, [r3, #0]
                        fuelling_entry_tick = HAL_GetTick();
 800393c:	f000 fc46 	bl	80041cc <HAL_GetTick>
 8003940:	4603      	mov	r3, r0
 8003942:	4a13      	ldr	r2, [pc, #76]	@ (8003990 <UI_ProcessInput+0x2c8>)
 8003944:	6013      	str	r3, [r2, #0]
                        Dispenser_StartVolume(1, volume_cl, global_price);
 8003946:	4b0a      	ldr	r3, [pc, #40]	@ (8003970 <UI_ProcessInput+0x2a8>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800394e:	2001      	movs	r0, #1
 8003950:	f7fd fb88 	bl	8001064 <Dispenser_StartVolume>
                        ui_state = UI_STATE_FUELLING;
 8003954:	4b02      	ldr	r3, [pc, #8]	@ (8003960 <UI_ProcessInput+0x298>)
 8003956:	2205      	movs	r2, #5
 8003958:	701a      	strb	r2, [r3, #0]
            break;
 800395a:	e1eb      	b.n	8003d34 <UI_ProcessInput+0x66c>
 800395c:	08015a60 	.word	0x08015a60
 8003960:	24001140 	.word	0x24001140
 8003964:	24000040 	.word	0x24000040
 8003968:	24001153 	.word	0x24001153
 800396c:	24001148 	.word	0x24001148
 8003970:	24001144 	.word	0x24001144
 8003974:	08015a6c 	.word	0x08015a6c
 8003978:	08015a80 	.word	0x08015a80
 800397c:	05f5b9f0 	.word	0x05f5b9f0
 8003980:	00015f90 	.word	0x00015f90
 8003984:	24001158 	.word	0x24001158
 8003988:	2400115c 	.word	0x2400115c
 800398c:	24001164 	.word	0x24001164
 8003990:	24001168 	.word	0x24001168
                            (unsigned int)(volume_cl/100), (unsigned int)(volume_cl%100),
 8003994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003996:	4aa4      	ldr	r2, [pc, #656]	@ (8003c28 <UI_ProcessInput+0x560>)
 8003998:	fba2 2303 	umull	r2, r3, r2, r3
 800399c:	095d      	lsrs	r5, r3, #5
 800399e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a0:	4aa1      	ldr	r2, [pc, #644]	@ (8003c28 <UI_ProcessInput+0x560>)
 80039a2:	fba2 1203 	umull	r1, r2, r2, r3
 80039a6:	0951      	lsrs	r1, r2, #5
 80039a8:	2264      	movs	r2, #100	@ 0x64
 80039aa:	fb01 f202 	mul.w	r2, r1, r2
 80039ae:	1a99      	subs	r1, r3, r2
                            (unsigned int)(max_volume_limit/100), (unsigned int)(max_volume_limit%100),
 80039b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b2:	4a9d      	ldr	r2, [pc, #628]	@ (8003c28 <UI_ProcessInput+0x560>)
 80039b4:	fba2 2303 	umull	r2, r3, r2, r3
 80039b8:	095e      	lsrs	r6, r3, #5
 80039ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039bc:	4b9a      	ldr	r3, [pc, #616]	@ (8003c28 <UI_ProcessInput+0x560>)
 80039be:	fba3 0302 	umull	r0, r3, r3, r2
 80039c2:	095b      	lsrs	r3, r3, #5
 80039c4:	2064      	movs	r0, #100	@ 0x64
 80039c6:	fb00 f303 	mul.w	r3, r0, r3
 80039ca:	1ad3      	subs	r3, r2, r3
                        UsbLog_Printf("ERROR: Volume %u.%02u L exceeds max %u.%02u L (price %u.%02u)\r\n", 
 80039cc:	4a97      	ldr	r2, [pc, #604]	@ (8003c2c <UI_ProcessInput+0x564>)
 80039ce:	6812      	ldr	r2, [r2, #0]
                            (unsigned int)(global_price/100), (unsigned int)(global_price%100));
 80039d0:	4895      	ldr	r0, [pc, #596]	@ (8003c28 <UI_ProcessInput+0x560>)
 80039d2:	fba0 0202 	umull	r0, r2, r0, r2
 80039d6:	0954      	lsrs	r4, r2, #5
                        UsbLog_Printf("ERROR: Volume %u.%02u L exceeds max %u.%02u L (price %u.%02u)\r\n", 
 80039d8:	4a94      	ldr	r2, [pc, #592]	@ (8003c2c <UI_ProcessInput+0x564>)
 80039da:	6810      	ldr	r0, [r2, #0]
                            (unsigned int)(global_price/100), (unsigned int)(global_price%100));
 80039dc:	4a92      	ldr	r2, [pc, #584]	@ (8003c28 <UI_ProcessInput+0x560>)
 80039de:	fba2 c200 	umull	ip, r2, r2, r0
 80039e2:	0952      	lsrs	r2, r2, #5
 80039e4:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 80039e8:	fb0c f202 	mul.w	r2, ip, r2
 80039ec:	1a82      	subs	r2, r0, r2
                        UsbLog_Printf("ERROR: Volume %u.%02u L exceeds max %u.%02u L (price %u.%02u)\r\n", 
 80039ee:	9202      	str	r2, [sp, #8]
 80039f0:	9401      	str	r4, [sp, #4]
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	4633      	mov	r3, r6
 80039f6:	460a      	mov	r2, r1
 80039f8:	4629      	mov	r1, r5
 80039fa:	488d      	ldr	r0, [pc, #564]	@ (8003c30 <UI_ProcessInput+0x568>)
 80039fc:	f7fd fff8 	bl	80019f0 <UsbLog_Printf>
                            (unsigned int)(max_volume_limit/100), (unsigned int)(max_volume_limit%100));
 8003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a02:	4a89      	ldr	r2, [pc, #548]	@ (8003c28 <UI_ProcessInput+0x560>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	0959      	lsrs	r1, r3, #5
 8003a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0c:	4b86      	ldr	r3, [pc, #536]	@ (8003c28 <UI_ProcessInput+0x560>)
 8003a0e:	fba3 0302 	umull	r0, r3, r3, r2
 8003a12:	095b      	lsrs	r3, r3, #5
 8003a14:	2064      	movs	r0, #100	@ 0x64
 8003a16:	fb00 f303 	mul.w	r3, r0, r3
 8003a1a:	1ad3      	subs	r3, r2, r3
                        snprintf(error_msg, sizeof(error_msg), "Max %u.%02u L", 
 8003a1c:	4638      	mov	r0, r7
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	460b      	mov	r3, r1
 8003a22:	4a84      	ldr	r2, [pc, #528]	@ (8003c34 <UI_ProcessInput+0x56c>)
 8003a24:	2120      	movs	r1, #32
 8003a26:	f010 feeb 	bl	8014800 <sniprintf>
                        ShowErrorMessage(error_msg);
 8003a2a:	463b      	mov	r3, r7
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff fe01 	bl	8003634 <ShowErrorMessage>
            break;
 8003a32:	e17f      	b.n	8003d34 <UI_ProcessInput+0x66c>
            else if (key == 'E') {
 8003a34:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003a38:	2b45      	cmp	r3, #69	@ 0x45
 8003a3a:	d108      	bne.n	8003a4e <UI_ProcessInput+0x386>
                input_pos = 0;
 8003a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c38 <UI_ProcessInput+0x570>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003a42:	220b      	movs	r2, #11
 8003a44:	2100      	movs	r1, #0
 8003a46:	487d      	ldr	r0, [pc, #500]	@ (8003c3c <UI_ProcessInput+0x574>)
 8003a48:	f010 ff6e 	bl	8014928 <memset>
            break;
 8003a4c:	e172      	b.n	8003d34 <UI_ProcessInput+0x66c>
            else if (key == 'F') {
 8003a4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003a52:	2b46      	cmp	r3, #70	@ 0x46
 8003a54:	f040 816e 	bne.w	8003d34 <UI_ProcessInput+0x66c>
                ui_state = UI_STATE_MAIN;
 8003a58:	4b79      	ldr	r3, [pc, #484]	@ (8003c40 <UI_ProcessInput+0x578>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	701a      	strb	r2, [r3, #0]
            break;
 8003a5e:	e169      	b.n	8003d34 <UI_ProcessInput+0x66c>
 8003a60:	e168      	b.n	8003d34 <UI_ProcessInput+0x66c>
            
        case UI_STATE_INPUT_AMOUNT:
            if (key >= '0' && key <= '9') {
 8003a62:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003a66:	2b2f      	cmp	r3, #47	@ 0x2f
 8003a68:	d91a      	bls.n	8003aa0 <UI_ProcessInput+0x3d8>
 8003a6a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003a6e:	2b39      	cmp	r3, #57	@ 0x39
 8003a70:	d816      	bhi.n	8003aa0 <UI_ProcessInput+0x3d8>
                if (input_pos < 10) {
 8003a72:	4b71      	ldr	r3, [pc, #452]	@ (8003c38 <UI_ProcessInput+0x570>)
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2b09      	cmp	r3, #9
 8003a78:	f200 8089 	bhi.w	8003b8e <UI_ProcessInput+0x4c6>
                    input_buf[input_pos++] = key;
 8003a7c:	4b6e      	ldr	r3, [pc, #440]	@ (8003c38 <UI_ProcessInput+0x570>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	b2d1      	uxtb	r1, r2
 8003a84:	4a6c      	ldr	r2, [pc, #432]	@ (8003c38 <UI_ProcessInput+0x570>)
 8003a86:	7011      	strb	r1, [r2, #0]
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4a6c      	ldr	r2, [pc, #432]	@ (8003c3c <UI_ProcessInput+0x574>)
 8003a8c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003a90:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 8003a92:	4b69      	ldr	r3, [pc, #420]	@ (8003c38 <UI_ProcessInput+0x570>)
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	4b68      	ldr	r3, [pc, #416]	@ (8003c3c <UI_ProcessInput+0x574>)
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 8003a9e:	e076      	b.n	8003b8e <UI_ProcessInput+0x4c6>
                }
            } else if (key == 'K') {
 8003aa0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003aa4:	2b4b      	cmp	r3, #75	@ 0x4b
 8003aa6:	d15c      	bne.n	8003b62 <UI_ProcessInput+0x49a>
                uint32_t amount = atol(input_buf);
 8003aa8:	4864      	ldr	r0, [pc, #400]	@ (8003c3c <UI_ProcessInput+0x574>)
 8003aaa:	f010 fe1d 	bl	80146e8 <atol>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (amount > 0) {
 8003ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 813f 	beq.w	8003d38 <UI_ProcessInput+0x670>
                    // Рассчитываем динамический лимит суммы на основе цены и максимального объёма
                    uint32_t max_amount_by_volume = (90000 * global_price) / 100;  // 900.00 л * цена в копейках
 8003aba:	4b5c      	ldr	r3, [pc, #368]	@ (8003c2c <UI_ProcessInput+0x564>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a61      	ldr	r2, [pc, #388]	@ (8003c44 <UI_ProcessInput+0x57c>)
 8003ac0:	fb02 f303 	mul.w	r3, r2, r3
 8003ac4:	4a58      	ldr	r2, [pc, #352]	@ (8003c28 <UI_ProcessInput+0x560>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	095b      	lsrs	r3, r3, #5
 8003acc:	637b      	str	r3, [r7, #52]	@ 0x34
                    uint32_t max_amount_limit = (max_amount_by_volume < 999900) ? max_amount_by_volume : 999900;
 8003ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad0:	4a5d      	ldr	r2, [pc, #372]	@ (8003c48 <UI_ProcessInput+0x580>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	bf28      	it	cs
 8003ad6:	4613      	movcs	r3, r2
 8003ad8:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    if (amount <= max_amount_limit) {
 8003ada:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d818      	bhi.n	8003b14 <UI_ProcessInput+0x44c>
                        target_amount = amount;
 8003ae2:	4a5a      	ldr	r2, [pc, #360]	@ (8003c4c <UI_ProcessInput+0x584>)
 8003ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae6:	6013      	str	r3, [r2, #0]
                        target_volume_cl = 0;
 8003ae8:	4b59      	ldr	r3, [pc, #356]	@ (8003c50 <UI_ProcessInput+0x588>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
                        transaction_closed = 0;
 8003aee:	4b59      	ldr	r3, [pc, #356]	@ (8003c54 <UI_ProcessInput+0x58c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
                        fuelling_entry_tick = HAL_GetTick();
 8003af4:	f000 fb6a 	bl	80041cc <HAL_GetTick>
 8003af8:	4603      	mov	r3, r0
 8003afa:	4a57      	ldr	r2, [pc, #348]	@ (8003c58 <UI_ProcessInput+0x590>)
 8003afc:	6013      	str	r3, [r2, #0]
                        Dispenser_StartAmount(1, amount, global_price);
 8003afe:	4b4b      	ldr	r3, [pc, #300]	@ (8003c2c <UI_ProcessInput+0x564>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b06:	2001      	movs	r0, #1
 8003b08:	f7fd fae0 	bl	80010cc <Dispenser_StartAmount>
                        ui_state = UI_STATE_FUELLING;
 8003b0c:	4b4c      	ldr	r3, [pc, #304]	@ (8003c40 <UI_ProcessInput+0x578>)
 8003b0e:	2205      	movs	r2, #5
 8003b10:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003b12:	e111      	b.n	8003d38 <UI_ProcessInput+0x670>
                        UsbLog_Printf("ERROR: Amount %lu exceeds max %lu (price %u.%02u, max vol %u.%02u L)\r\n", 
 8003b14:	4b45      	ldr	r3, [pc, #276]	@ (8003c2c <UI_ProcessInput+0x564>)
 8003b16:	681b      	ldr	r3, [r3, #0]
                            (unsigned int)(global_price/100), (unsigned int)(global_price%100),
 8003b18:	4a43      	ldr	r2, [pc, #268]	@ (8003c28 <UI_ProcessInput+0x560>)
 8003b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1e:	0959      	lsrs	r1, r3, #5
                        UsbLog_Printf("ERROR: Amount %lu exceeds max %lu (price %u.%02u, max vol %u.%02u L)\r\n", 
 8003b20:	4b42      	ldr	r3, [pc, #264]	@ (8003c2c <UI_ProcessInput+0x564>)
 8003b22:	681a      	ldr	r2, [r3, #0]
                            (unsigned int)(global_price/100), (unsigned int)(global_price%100),
 8003b24:	4b40      	ldr	r3, [pc, #256]	@ (8003c28 <UI_ProcessInput+0x560>)
 8003b26:	fba3 0302 	umull	r0, r3, r3, r2
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	2064      	movs	r0, #100	@ 0x64
 8003b2e:	fb00 f303 	mul.w	r3, r0, r3
 8003b32:	1ad3      	subs	r3, r2, r3
                        UsbLog_Printf("ERROR: Amount %lu exceeds max %lu (price %u.%02u, max vol %u.%02u L)\r\n", 
 8003b34:	2200      	movs	r2, #0
 8003b36:	9202      	str	r2, [sp, #8]
 8003b38:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8003b3c:	9201      	str	r2, [sp, #4]
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	460b      	mov	r3, r1
 8003b42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b44:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b46:	4845      	ldr	r0, [pc, #276]	@ (8003c5c <UI_ProcessInput+0x594>)
 8003b48:	f7fd ff52 	bl	80019f0 <UsbLog_Printf>
                        snprintf(error_msg, sizeof(error_msg), "Max %lu", (unsigned long)max_amount_limit);
 8003b4c:	4638      	mov	r0, r7
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b50:	4a43      	ldr	r2, [pc, #268]	@ (8003c60 <UI_ProcessInput+0x598>)
 8003b52:	2120      	movs	r1, #32
 8003b54:	f010 fe54 	bl	8014800 <sniprintf>
                        ShowErrorMessage(error_msg);
 8003b58:	463b      	mov	r3, r7
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff fd6a 	bl	8003634 <ShowErrorMessage>
            break;
 8003b60:	e0ea      	b.n	8003d38 <UI_ProcessInput+0x670>
            } else if (key == 'E') {
 8003b62:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b66:	2b45      	cmp	r3, #69	@ 0x45
 8003b68:	d108      	bne.n	8003b7c <UI_ProcessInput+0x4b4>
                input_pos = 0;
 8003b6a:	4b33      	ldr	r3, [pc, #204]	@ (8003c38 <UI_ProcessInput+0x570>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003b70:	220b      	movs	r2, #11
 8003b72:	2100      	movs	r1, #0
 8003b74:	4831      	ldr	r0, [pc, #196]	@ (8003c3c <UI_ProcessInput+0x574>)
 8003b76:	f010 fed7 	bl	8014928 <memset>
            break;
 8003b7a:	e0dd      	b.n	8003d38 <UI_ProcessInput+0x670>
            } else if (key == 'F') {
 8003b7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b80:	2b46      	cmp	r3, #70	@ 0x46
 8003b82:	f040 80d9 	bne.w	8003d38 <UI_ProcessInput+0x670>
                ui_state = UI_STATE_MAIN;
 8003b86:	4b2e      	ldr	r3, [pc, #184]	@ (8003c40 <UI_ProcessInput+0x578>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
            break;
 8003b8c:	e0d4      	b.n	8003d38 <UI_ProcessInput+0x670>
 8003b8e:	e0d3      	b.n	8003d38 <UI_ProcessInput+0x670>
            
        case UI_STATE_FUELLING:
            if ((HAL_GetTick() - fuelling_entry_tick) > FUELLING_TIMEOUT_MS) {
 8003b90:	f000 fb1c 	bl	80041cc <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	4b30      	ldr	r3, [pc, #192]	@ (8003c58 <UI_ProcessInput+0x590>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d91c      	bls.n	8003bde <UI_ProcessInput+0x516>
                UsbLog_Printf("Fuelling timeout\r\n");
 8003ba4:	482f      	ldr	r0, [pc, #188]	@ (8003c64 <UI_ProcessInput+0x59c>)
 8003ba6:	f7fd ff23 	bl	80019f0 <UsbLog_Printf>
                if (!transaction_closed && (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0)) {
 8003baa:	4b2a      	ldr	r3, [pc, #168]	@ (8003c54 <UI_ProcessInput+0x58c>)
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d111      	bne.n	8003bd6 <UI_ProcessInput+0x50e>
 8003bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8003c68 <UI_ProcessInput+0x5a0>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d103      	bne.n	8003bc2 <UI_ProcessInput+0x4fa>
 8003bba:	4b2b      	ldr	r3, [pc, #172]	@ (8003c68 <UI_ProcessInput+0x5a0>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d009      	beq.n	8003bd6 <UI_ProcessInput+0x50e>
                    Dispenser_CloseTransaction();
 8003bc2:	f7fd fac1 	bl	8001148 <Dispenser_CloseTransaction>
                    transaction_closed = 1;
 8003bc6:	4b23      	ldr	r3, [pc, #140]	@ (8003c54 <UI_ProcessInput+0x58c>)
 8003bc8:	2201      	movs	r2, #1
 8003bca:	701a      	strb	r2, [r3, #0]
                    transaction_end_tick = HAL_GetTick();
 8003bcc:	f000 fafe 	bl	80041cc <HAL_GetTick>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	4a26      	ldr	r2, [pc, #152]	@ (8003c6c <UI_ProcessInput+0x5a4>)
 8003bd4:	6013      	str	r3, [r2, #0]
                }
                ui_state = UI_STATE_TRANSACTION_RESULT;
 8003bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c40 <UI_ProcessInput+0x578>)
 8003bd8:	2206      	movs	r2, #6
 8003bda:	701a      	strb	r2, [r3, #0]
                break;
 8003bdc:	e0b3      	b.n	8003d46 <UI_ProcessInput+0x67e>
            }
            
            if (g_dispenser.status == DS_IDLE || g_dispenser.status == DS_CALLING) {
 8003bde:	4b22      	ldr	r3, [pc, #136]	@ (8003c68 <UI_ProcessInput+0x5a0>)
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <UI_ProcessInput+0x526>
 8003be6:	4b20      	ldr	r3, [pc, #128]	@ (8003c68 <UI_ProcessInput+0x5a0>)
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d142      	bne.n	8003c74 <UI_ProcessInput+0x5ac>
                if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 8003bee:	4b1e      	ldr	r3, [pc, #120]	@ (8003c68 <UI_ProcessInput+0x5a0>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d103      	bne.n	8003bfe <UI_ProcessInput+0x536>
 8003bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8003c68 <UI_ProcessInput+0x5a0>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d053      	beq.n	8003ca6 <UI_ProcessInput+0x5de>
                    UsbLog_Printf("Dispenser returned to IDLE/CALLING with data\r\n");
 8003bfe:	481c      	ldr	r0, [pc, #112]	@ (8003c70 <UI_ProcessInput+0x5a8>)
 8003c00:	f7fd fef6 	bl	80019f0 <UsbLog_Printf>
                    if (!transaction_closed) {
 8003c04:	4b13      	ldr	r3, [pc, #76]	@ (8003c54 <UI_ProcessInput+0x58c>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d109      	bne.n	8003c20 <UI_ProcessInput+0x558>
                        Dispenser_CloseTransaction();
 8003c0c:	f7fd fa9c 	bl	8001148 <Dispenser_CloseTransaction>
                        transaction_closed = 1;
 8003c10:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <UI_ProcessInput+0x58c>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	701a      	strb	r2, [r3, #0]
                        transaction_end_tick = HAL_GetTick();
 8003c16:	f000 fad9 	bl	80041cc <HAL_GetTick>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	4a13      	ldr	r2, [pc, #76]	@ (8003c6c <UI_ProcessInput+0x5a4>)
 8003c1e:	6013      	str	r3, [r2, #0]
                    }
                    ui_state = UI_STATE_TRANSACTION_RESULT;
 8003c20:	4b07      	ldr	r3, [pc, #28]	@ (8003c40 <UI_ProcessInput+0x578>)
 8003c22:	2206      	movs	r2, #6
 8003c24:	701a      	strb	r2, [r3, #0]
                    break;
 8003c26:	e08e      	b.n	8003d46 <UI_ProcessInput+0x67e>
 8003c28:	51eb851f 	.word	0x51eb851f
 8003c2c:	24001144 	.word	0x24001144
 8003c30:	08015aa8 	.word	0x08015aa8
 8003c34:	08015ae8 	.word	0x08015ae8
 8003c38:	24001153 	.word	0x24001153
 8003c3c:	24001148 	.word	0x24001148
 8003c40:	24001140 	.word	0x24001140
 8003c44:	00015f90 	.word	0x00015f90
 8003c48:	000f41dc 	.word	0x000f41dc
 8003c4c:	2400115c 	.word	0x2400115c
 8003c50:	24001158 	.word	0x24001158
 8003c54:	24001164 	.word	0x24001164
 8003c58:	24001168 	.word	0x24001168
 8003c5c:	08015af8 	.word	0x08015af8
 8003c60:	08015b40 	.word	0x08015b40
 8003c64:	08015b48 	.word	0x08015b48
 8003c68:	240001c0 	.word	0x240001c0
 8003c6c:	24001160 	.word	0x24001160
 8003c70:	08015b5c 	.word	0x08015b5c
                }
            }
            else if (g_dispenser.status == DS_END) {
 8003c74:	4b36      	ldr	r3, [pc, #216]	@ (8003d50 <UI_ProcessInput+0x688>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d115      	bne.n	8003ca8 <UI_ProcessInput+0x5e0>
                if (!transaction_closed) {
 8003c7c:	4b35      	ldr	r3, [pc, #212]	@ (8003d54 <UI_ProcessInput+0x68c>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10c      	bne.n	8003c9e <UI_ProcessInput+0x5d6>
                    UsbLog_Printf("Transaction END detected\r\n");
 8003c84:	4834      	ldr	r0, [pc, #208]	@ (8003d58 <UI_ProcessInput+0x690>)
 8003c86:	f7fd feb3 	bl	80019f0 <UsbLog_Printf>
                    Dispenser_CloseTransaction();
 8003c8a:	f7fd fa5d 	bl	8001148 <Dispenser_CloseTransaction>
                    transaction_closed = 1;
 8003c8e:	4b31      	ldr	r3, [pc, #196]	@ (8003d54 <UI_ProcessInput+0x68c>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	701a      	strb	r2, [r3, #0]
                    transaction_end_tick = HAL_GetTick();
 8003c94:	f000 fa9a 	bl	80041cc <HAL_GetTick>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	4a30      	ldr	r2, [pc, #192]	@ (8003d5c <UI_ProcessInput+0x694>)
 8003c9c:	6013      	str	r3, [r2, #0]
                }
                ui_state = UI_STATE_TRANSACTION_RESULT;
 8003c9e:	4b30      	ldr	r3, [pc, #192]	@ (8003d60 <UI_ProcessInput+0x698>)
 8003ca0:	2206      	movs	r2, #6
 8003ca2:	701a      	strb	r2, [r3, #0]
                break;
 8003ca4:	e04f      	b.n	8003d46 <UI_ProcessInput+0x67e>
                if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 8003ca6:	bf00      	nop
            }
            
            if (key == 'F') {
 8003ca8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003cac:	2b46      	cmp	r3, #70	@ 0x46
 8003cae:	d145      	bne.n	8003d3c <UI_ProcessInput+0x674>
                UsbLog_Printf("Manual exit from fuelling\r\n");
 8003cb0:	482c      	ldr	r0, [pc, #176]	@ (8003d64 <UI_ProcessInput+0x69c>)
 8003cb2:	f7fd fe9d 	bl	80019f0 <UsbLog_Printf>
                ui_state = UI_STATE_MAIN;
 8003cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d60 <UI_ProcessInput+0x698>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]
                transaction_closed = 0;
 8003cbc:	4b25      	ldr	r3, [pc, #148]	@ (8003d54 <UI_ProcessInput+0x68c>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003cc2:	e03b      	b.n	8003d3c <UI_ProcessInput+0x674>
            
        case UI_STATE_TRANSACTION_RESULT:
            if ((HAL_GetTick() - transaction_end_tick) > 30000) {
 8003cc4:	f000 fa82 	bl	80041cc <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	4b24      	ldr	r3, [pc, #144]	@ (8003d5c <UI_ProcessInput+0x694>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	f247 5230 	movw	r2, #30000	@ 0x7530
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d906      	bls.n	8003ce6 <UI_ProcessInput+0x61e>
                ui_state = UI_STATE_MAIN;
 8003cd8:	4b21      	ldr	r3, [pc, #132]	@ (8003d60 <UI_ProcessInput+0x698>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	701a      	strb	r2, [r3, #0]
                transaction_closed = 0;
 8003cde:	4b1d      	ldr	r3, [pc, #116]	@ (8003d54 <UI_ProcessInput+0x68c>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
                break;
 8003ce4:	e02f      	b.n	8003d46 <UI_ProcessInput+0x67e>
            }
            
            if (key == 'F') {
 8003ce6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003cea:	2b46      	cmp	r3, #70	@ 0x46
 8003cec:	d10c      	bne.n	8003d08 <UI_ProcessInput+0x640>
                ui_state = prev_transaction_mode;
 8003cee:	4b1e      	ldr	r3, [pc, #120]	@ (8003d68 <UI_ProcessInput+0x6a0>)
 8003cf0:	781a      	ldrb	r2, [r3, #0]
 8003cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d60 <UI_ProcessInput+0x698>)
 8003cf4:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 8003cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8003d6c <UI_ProcessInput+0x6a4>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003cfc:	220b      	movs	r2, #11
 8003cfe:	2100      	movs	r1, #0
 8003d00:	481b      	ldr	r0, [pc, #108]	@ (8003d70 <UI_ProcessInput+0x6a8>)
 8003d02:	f010 fe11 	bl	8014928 <memset>
            } else if (key == 'E') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003d06:	e01b      	b.n	8003d40 <UI_ProcessInput+0x678>
            } else if (key == 'E') {
 8003d08:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003d0c:	2b45      	cmp	r3, #69	@ 0x45
 8003d0e:	d117      	bne.n	8003d40 <UI_ProcessInput+0x678>
                ui_state = UI_STATE_MAIN;
 8003d10:	4b13      	ldr	r3, [pc, #76]	@ (8003d60 <UI_ProcessInput+0x698>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	701a      	strb	r2, [r3, #0]
            break;
 8003d16:	e013      	b.n	8003d40 <UI_ProcessInput+0x678>
            
        case UI_STATE_ERROR_MESSAGE:
            // При любом нажатии клавиши возвращаемся в главное меню
            if (key != 0) {
 8003d18:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d011      	beq.n	8003d44 <UI_ProcessInput+0x67c>
                ui_state = UI_STATE_MAIN;
 8003d20:	4b0f      	ldr	r3, [pc, #60]	@ (8003d60 <UI_ProcessInput+0x698>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003d26:	e00d      	b.n	8003d44 <UI_ProcessInput+0x67c>
            break;
 8003d28:	bf00      	nop
 8003d2a:	e00c      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d2c:	bf00      	nop
 8003d2e:	e00a      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d30:	bf00      	nop
 8003d32:	e008      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d34:	bf00      	nop
 8003d36:	e006      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d38:	bf00      	nop
 8003d3a:	e004      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d3c:	bf00      	nop
 8003d3e:	e002      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d40:	bf00      	nop
 8003d42:	e000      	b.n	8003d46 <UI_ProcessInput+0x67e>
            break;
 8003d44:	bf00      	nop
    }
}
 8003d46:	bf00      	nop
 8003d48:	3744      	adds	r7, #68	@ 0x44
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	240001c0 	.word	0x240001c0
 8003d54:	24001164 	.word	0x24001164
 8003d58:	08015b8c 	.word	0x08015b8c
 8003d5c:	24001160 	.word	0x24001160
 8003d60:	24001140 	.word	0x24001140
 8003d64:	08015ba8 	.word	0x08015ba8
 8003d68:	24000040 	.word	0x24000040
 8003d6c:	24001153 	.word	0x24001153
 8003d70:	24001148 	.word	0x24001148

08003d74 <UI_Draw>:

void UI_Draw(void) {
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8003d7a:	f000 fa27 	bl	80041cc <HAL_GetTick>
 8003d7e:	6078      	str	r0, [r7, #4]
    
    if (now - last_ui_draw_tick < 33) { 
 8003d80:	4b24      	ldr	r3, [pc, #144]	@ (8003e14 <UI_Draw+0xa0>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b20      	cmp	r3, #32
 8003d8a:	d93c      	bls.n	8003e06 <UI_Draw+0x92>
        return;
    }
    last_ui_draw_tick = now;
 8003d8c:	4a21      	ldr	r2, [pc, #132]	@ (8003e14 <UI_Draw+0xa0>)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6013      	str	r3, [r2, #0]

    switch (ui_state) {
 8003d92:	4b21      	ldr	r3, [pc, #132]	@ (8003e18 <UI_Draw+0xa4>)
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	2b07      	cmp	r3, #7
 8003d98:	d838      	bhi.n	8003e0c <UI_Draw+0x98>
 8003d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8003da0 <UI_Draw+0x2c>)
 8003d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da0:	08003dc1 	.word	0x08003dc1
 8003da4:	08003dc7 	.word	0x08003dc7
 8003da8:	08003dcd 	.word	0x08003dcd
 8003dac:	08003dd3 	.word	0x08003dd3
 8003db0:	08003dd9 	.word	0x08003dd9
 8003db4:	08003ddf 	.word	0x08003ddf
 8003db8:	08003de5 	.word	0x08003de5
 8003dbc:	08003deb 	.word	0x08003deb
        case UI_STATE_MAIN:
            DrawMain();
 8003dc0:	f7ff f902 	bl	8002fc8 <DrawMain>
            break;
 8003dc4:	e022      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_TOTALIZER:
            DrawTotalizer();
 8003dc6:	f7ff f95f 	bl	8003088 <DrawTotalizer>
            break;
 8003dca:	e01f      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_SET_PRICE:
            DrawSetPrice();
 8003dcc:	f7ff f9b6 	bl	800313c <DrawSetPrice>
            break;
 8003dd0:	e01c      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_INPUT_VOLUME:
            DrawInputVolume();
 8003dd2:	f7ff f9fb 	bl	80031cc <DrawInputVolume>
            break;
 8003dd6:	e019      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_INPUT_AMOUNT:
            DrawInputAmount();
 8003dd8:	f7ff fa40 	bl	800325c <DrawInputAmount>
            break;
 8003ddc:	e016      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_FUELLING:
            DrawFuelling();
 8003dde:	f7ff fa85 	bl	80032ec <DrawFuelling>
            break;
 8003de2:	e013      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_TRANSACTION_RESULT:
            DrawTransactionResult();
 8003de4:	f7ff fbb4 	bl	8003550 <DrawTransactionResult>
            break;
 8003de8:	e010      	b.n	8003e0c <UI_Draw+0x98>
        case UI_STATE_ERROR_MESSAGE:
            DrawErrorMessage();
 8003dea:	f7ff fc41 	bl	8003670 <DrawErrorMessage>
            // Автоматический возврат после таймаута или при нажатии любой клавиши
            if ((now - error_display_start) > error_display_duration) {
 8003dee:	4b0b      	ldr	r3, [pc, #44]	@ (8003e1c <UI_Draw+0xa8>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	1ad2      	subs	r2, r2, r3
 8003df6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e20 <UI_Draw+0xac>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d905      	bls.n	8003e0a <UI_Draw+0x96>
                ui_state = UI_STATE_MAIN;
 8003dfe:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <UI_Draw+0xa4>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003e04:	e001      	b.n	8003e0a <UI_Draw+0x96>
        return;
 8003e06:	bf00      	nop
 8003e08:	e000      	b.n	8003e0c <UI_Draw+0x98>
            break;
 8003e0a:	bf00      	nop
    }
}
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	24001154 	.word	0x24001154
 8003e18:	24001140 	.word	0x24001140
 8003e1c:	2400118c 	.word	0x2400118c
 8003e20:	24000044 	.word	0x24000044

08003e24 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003e28:	4b22      	ldr	r3, [pc, #136]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e2a:	4a23      	ldr	r2, [pc, #140]	@ (8003eb8 <MX_USART2_UART_Init+0x94>)
 8003e2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003e2e:	4b21      	ldr	r3, [pc, #132]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e30:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003e34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e36:	4b1f      	ldr	r3, [pc, #124]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e42:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e48:	4b1a      	ldr	r3, [pc, #104]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e4a:	220c      	movs	r2, #12
 8003e4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e4e:	4b19      	ldr	r3, [pc, #100]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e54:	4b17      	ldr	r3, [pc, #92]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e5a:	4b16      	ldr	r3, [pc, #88]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003e60:	4b14      	ldr	r3, [pc, #80]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e66:	4b13      	ldr	r3, [pc, #76]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e6c:	4811      	ldr	r0, [pc, #68]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e6e:	f00a fba5 	bl	800e5bc <HAL_UART_Init>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003e78:	f7fd ff66 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	480d      	ldr	r0, [pc, #52]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e80:	f00c fa6f 	bl	8010362 <HAL_UARTEx_SetTxFifoThreshold>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003e8a:	f7fd ff5d 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e8e:	2100      	movs	r1, #0
 8003e90:	4808      	ldr	r0, [pc, #32]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003e92:	f00c faa4 	bl	80103de <HAL_UARTEx_SetRxFifoThreshold>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003e9c:	f7fd ff54 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003ea0:	4804      	ldr	r0, [pc, #16]	@ (8003eb4 <MX_USART2_UART_Init+0x90>)
 8003ea2:	f00c fa25 	bl	80102f0 <HAL_UARTEx_DisableFifoMode>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003eac:	f7fd ff4c 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003eb0:	bf00      	nop
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	24001190 	.word	0x24001190
 8003eb8:	40004400 	.word	0x40004400

08003ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b0ba      	sub	sp, #232	@ 0xe8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ec4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]
 8003ecc:	605a      	str	r2, [r3, #4]
 8003ece:	609a      	str	r2, [r3, #8]
 8003ed0:	60da      	str	r2, [r3, #12]
 8003ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ed4:	f107 0310 	add.w	r3, r7, #16
 8003ed8:	22c0      	movs	r2, #192	@ 0xc0
 8003eda:	2100      	movs	r1, #0
 8003edc:	4618      	mov	r0, r3
 8003ede:	f010 fd23 	bl	8014928 <memset>
  if(uartHandle->Instance==USART2)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a59      	ldr	r2, [pc, #356]	@ (800404c <HAL_UART_MspInit+0x190>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	f040 80ab 	bne.w	8004044 <HAL_UART_MspInit+0x188>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003eee:	f04f 0202 	mov.w	r2, #2
 8003ef2:	f04f 0300 	mov.w	r3, #0
 8003ef6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003efa:	2300      	movs	r3, #0
 8003efc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f00:	f107 0310 	add.w	r3, r7, #16
 8003f04:	4618      	mov	r0, r3
 8003f06:	f007 fb35 	bl	800b574 <HAL_RCCEx_PeriphCLKConfig>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8003f10:	f7fd ff1a 	bl	8001d48 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f14:	4b4e      	ldr	r3, [pc, #312]	@ (8004050 <HAL_UART_MspInit+0x194>)
 8003f16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f1a:	4a4d      	ldr	r2, [pc, #308]	@ (8004050 <HAL_UART_MspInit+0x194>)
 8003f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f24:	4b4a      	ldr	r3, [pc, #296]	@ (8004050 <HAL_UART_MspInit+0x194>)
 8003f26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f32:	4b47      	ldr	r3, [pc, #284]	@ (8004050 <HAL_UART_MspInit+0x194>)
 8003f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f38:	4a45      	ldr	r2, [pc, #276]	@ (8004050 <HAL_UART_MspInit+0x194>)
 8003f3a:	f043 0301 	orr.w	r3, r3, #1
 8003f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f42:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <HAL_UART_MspInit+0x194>)
 8003f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	60bb      	str	r3, [r7, #8]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f50:	230c      	movs	r3, #12
 8003f52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f56:	2302      	movs	r3, #2
 8003f58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f62:	2302      	movs	r3, #2
 8003f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f68:	2307      	movs	r3, #7
 8003f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003f72:	4619      	mov	r1, r3
 8003f74:	4837      	ldr	r0, [pc, #220]	@ (8004054 <HAL_UART_MspInit+0x198>)
 8003f76:	f003 f943 	bl	8007200 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8003f7a:	4b37      	ldr	r3, [pc, #220]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003f7c:	4a37      	ldr	r2, [pc, #220]	@ (800405c <HAL_UART_MspInit+0x1a0>)
 8003f7e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003f80:	4b35      	ldr	r3, [pc, #212]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003f82:	222b      	movs	r2, #43	@ 0x2b
 8003f84:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f86:	4b34      	ldr	r3, [pc, #208]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f8c:	4b32      	ldr	r3, [pc, #200]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003f92:	4b31      	ldr	r3, [pc, #196]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003f94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f98:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003fac:	4b2a      	ldr	r3, [pc, #168]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003fb2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003fb4:	4b28      	ldr	r3, [pc, #160]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003fba:	4827      	ldr	r0, [pc, #156]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fbc:	f000 faca 	bl	8004554 <HAL_DMA_Init>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8003fc6:	f7fd febf 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a22      	ldr	r2, [pc, #136]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003fd2:	4a21      	ldr	r2, [pc, #132]	@ (8004058 <HAL_UART_MspInit+0x19c>)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8003fd8:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8003fda:	4a22      	ldr	r2, [pc, #136]	@ (8004064 <HAL_UART_MspInit+0x1a8>)
 8003fdc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003fde:	4b20      	ldr	r3, [pc, #128]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8003fe0:	222c      	movs	r2, #44	@ 0x2c
 8003fe2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003fe4:	4b1e      	ldr	r3, [pc, #120]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8003fe6:	2240      	movs	r2, #64	@ 0x40
 8003fe8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fea:	4b1d      	ldr	r3, [pc, #116]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8003ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ff6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ff8:	4b19      	ldr	r3, [pc, #100]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ffe:	4b18      	ldr	r3, [pc, #96]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8004000:	2200      	movs	r2, #0
 8004002:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004004:	4b16      	ldr	r3, [pc, #88]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8004006:	2200      	movs	r2, #0
 8004008:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800400a:	4b15      	ldr	r3, [pc, #84]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 800400c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004010:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004012:	4b13      	ldr	r3, [pc, #76]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8004014:	2200      	movs	r2, #0
 8004016:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004018:	4811      	ldr	r0, [pc, #68]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 800401a:	f000 fa9b 	bl	8004554 <HAL_DMA_Init>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8004024:	f7fd fe90 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a0d      	ldr	r2, [pc, #52]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 800402c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800402e:	4a0c      	ldr	r2, [pc, #48]	@ (8004060 <HAL_UART_MspInit+0x1a4>)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004034:	2200      	movs	r2, #0
 8004036:	2102      	movs	r1, #2
 8004038:	2026      	movs	r0, #38	@ 0x26
 800403a:	f000 f9de 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800403e:	2026      	movs	r0, #38	@ 0x26
 8004040:	f000 f9f5 	bl	800442e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004044:	bf00      	nop
 8004046:	37e8      	adds	r7, #232	@ 0xe8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40004400 	.word	0x40004400
 8004050:	58024400 	.word	0x58024400
 8004054:	58020000 	.word	0x58020000
 8004058:	24001224 	.word	0x24001224
 800405c:	40020028 	.word	0x40020028
 8004060:	2400129c 	.word	0x2400129c
 8004064:	40020040 	.word	0x40020040

08004068 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004068:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80040a4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800406c:	f7fe fde6 	bl	8002c3c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004070:	f7fe fd44 	bl	8002afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004074:	480c      	ldr	r0, [pc, #48]	@ (80040a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004076:	490d      	ldr	r1, [pc, #52]	@ (80040ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004078:	4a0d      	ldr	r2, [pc, #52]	@ (80040b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800407a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800407c:	e002      	b.n	8004084 <LoopCopyDataInit>

0800407e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800407e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004082:	3304      	adds	r3, #4

08004084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004088:	d3f9      	bcc.n	800407e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800408a:	4a0a      	ldr	r2, [pc, #40]	@ (80040b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800408c:	4c0a      	ldr	r4, [pc, #40]	@ (80040b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800408e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004090:	e001      	b.n	8004096 <LoopFillZerobss>

08004092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004094:	3204      	adds	r2, #4

08004096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004098:	d3fb      	bcc.n	8004092 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800409a:	f010 fc73 	bl	8014984 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800409e:	f7fd fd37 	bl	8001b10 <main>
  bx  lr
 80040a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040a4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80040a8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80040ac:	24000194 	.word	0x24000194
  ldr r2, =_sidata
 80040b0:	080160a4 	.word	0x080160a4
  ldr r2, =_sbss
 80040b4:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 80040b8:	24003044 	.word	0x24003044

080040bc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040bc:	e7fe      	b.n	80040bc <ADC3_IRQHandler>
	...

080040c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040c6:	2003      	movs	r0, #3
 80040c8:	f000 f98c 	bl	80043e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80040cc:	f007 f87c 	bl	800b1c8 <HAL_RCC_GetSysClockFreq>
 80040d0:	4602      	mov	r2, r0
 80040d2:	4b15      	ldr	r3, [pc, #84]	@ (8004128 <HAL_Init+0x68>)
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	0a1b      	lsrs	r3, r3, #8
 80040d8:	f003 030f 	and.w	r3, r3, #15
 80040dc:	4913      	ldr	r1, [pc, #76]	@ (800412c <HAL_Init+0x6c>)
 80040de:	5ccb      	ldrb	r3, [r1, r3]
 80040e0:	f003 031f 	and.w	r3, r3, #31
 80040e4:	fa22 f303 	lsr.w	r3, r2, r3
 80040e8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004128 <HAL_Init+0x68>)
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	f003 030f 	and.w	r3, r3, #15
 80040f2:	4a0e      	ldr	r2, [pc, #56]	@ (800412c <HAL_Init+0x6c>)
 80040f4:	5cd3      	ldrb	r3, [r2, r3]
 80040f6:	f003 031f 	and.w	r3, r3, #31
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004100:	4a0b      	ldr	r2, [pc, #44]	@ (8004130 <HAL_Init+0x70>)
 8004102:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004104:	4a0b      	ldr	r2, [pc, #44]	@ (8004134 <HAL_Init+0x74>)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800410a:	200f      	movs	r0, #15
 800410c:	f000 f814 	bl	8004138 <HAL_InitTick>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e002      	b.n	8004120 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800411a:	f7fe fbf7 	bl	800290c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	58024400 	.word	0x58024400
 800412c:	08015f20 	.word	0x08015f20
 8004130:	2400003c 	.word	0x2400003c
 8004134:	24000038 	.word	0x24000038

08004138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004140:	4b15      	ldr	r3, [pc, #84]	@ (8004198 <HAL_InitTick+0x60>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e021      	b.n	8004190 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800414c:	4b13      	ldr	r3, [pc, #76]	@ (800419c <HAL_InitTick+0x64>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4b11      	ldr	r3, [pc, #68]	@ (8004198 <HAL_InitTick+0x60>)
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	4619      	mov	r1, r3
 8004156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800415a:	fbb3 f3f1 	udiv	r3, r3, r1
 800415e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004162:	4618      	mov	r0, r3
 8004164:	f000 f971 	bl	800444a <HAL_SYSTICK_Config>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e00e      	b.n	8004190 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b0f      	cmp	r3, #15
 8004176:	d80a      	bhi.n	800418e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004178:	2200      	movs	r2, #0
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	f04f 30ff 	mov.w	r0, #4294967295
 8004180:	f000 f93b 	bl	80043fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004184:	4a06      	ldr	r2, [pc, #24]	@ (80041a0 <HAL_InitTick+0x68>)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	e000      	b.n	8004190 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
}
 8004190:	4618      	mov	r0, r3
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	2400004c 	.word	0x2400004c
 800419c:	24000038 	.word	0x24000038
 80041a0:	24000048 	.word	0x24000048

080041a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041a8:	4b06      	ldr	r3, [pc, #24]	@ (80041c4 <HAL_IncTick+0x20>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_IncTick+0x24>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4413      	add	r3, r2
 80041b4:	4a04      	ldr	r2, [pc, #16]	@ (80041c8 <HAL_IncTick+0x24>)
 80041b6:	6013      	str	r3, [r2, #0]
}
 80041b8:	bf00      	nop
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	2400004c 	.word	0x2400004c
 80041c8:	24001314 	.word	0x24001314

080041cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  return uwTick;
 80041d0:	4b03      	ldr	r3, [pc, #12]	@ (80041e0 <HAL_GetTick+0x14>)
 80041d2:	681b      	ldr	r3, [r3, #0]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	24001314 	.word	0x24001314

080041e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041ec:	f7ff ffee 	bl	80041cc <HAL_GetTick>
 80041f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d005      	beq.n	800420a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <HAL_Delay+0x44>)
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4413      	add	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800420a:	bf00      	nop
 800420c:	f7ff ffde 	bl	80041cc <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	429a      	cmp	r2, r3
 800421a:	d8f7      	bhi.n	800420c <HAL_Delay+0x28>
  {
  }
}
 800421c:	bf00      	nop
 800421e:	bf00      	nop
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	2400004c 	.word	0x2400004c

0800422c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004230:	4b03      	ldr	r3, [pc, #12]	@ (8004240 <HAL_GetREVID+0x14>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	0c1b      	lsrs	r3, r3, #16
}
 8004236:	4618      	mov	r0, r3
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	5c001000 	.word	0x5c001000

08004244 <__NVIC_SetPriorityGrouping>:
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004254:	4b0b      	ldr	r3, [pc, #44]	@ (8004284 <__NVIC_SetPriorityGrouping+0x40>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004260:	4013      	ands	r3, r2
 8004262:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800426c:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <__NVIC_SetPriorityGrouping+0x44>)
 800426e:	4313      	orrs	r3, r2
 8004270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004272:	4a04      	ldr	r2, [pc, #16]	@ (8004284 <__NVIC_SetPriorityGrouping+0x40>)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	60d3      	str	r3, [r2, #12]
}
 8004278:	bf00      	nop
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	e000ed00 	.word	0xe000ed00
 8004288:	05fa0000 	.word	0x05fa0000

0800428c <__NVIC_GetPriorityGrouping>:
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004290:	4b04      	ldr	r3, [pc, #16]	@ (80042a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	0a1b      	lsrs	r3, r3, #8
 8004296:	f003 0307 	and.w	r3, r3, #7
}
 800429a:	4618      	mov	r0, r3
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	e000ed00 	.word	0xe000ed00

080042a8 <__NVIC_EnableIRQ>:
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	4603      	mov	r3, r0
 80042b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80042b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	db0b      	blt.n	80042d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	f003 021f 	and.w	r2, r3, #31
 80042c0:	4907      	ldr	r1, [pc, #28]	@ (80042e0 <__NVIC_EnableIRQ+0x38>)
 80042c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042c6:	095b      	lsrs	r3, r3, #5
 80042c8:	2001      	movs	r0, #1
 80042ca:	fa00 f202 	lsl.w	r2, r0, r2
 80042ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	e000e100 	.word	0xe000e100

080042e4 <__NVIC_SetPriority>:
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	4603      	mov	r3, r0
 80042ec:	6039      	str	r1, [r7, #0]
 80042ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80042f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	db0a      	blt.n	800430e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	490c      	ldr	r1, [pc, #48]	@ (8004330 <__NVIC_SetPriority+0x4c>)
 80042fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004302:	0112      	lsls	r2, r2, #4
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	440b      	add	r3, r1
 8004308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800430c:	e00a      	b.n	8004324 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	b2da      	uxtb	r2, r3
 8004312:	4908      	ldr	r1, [pc, #32]	@ (8004334 <__NVIC_SetPriority+0x50>)
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	3b04      	subs	r3, #4
 800431c:	0112      	lsls	r2, r2, #4
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	440b      	add	r3, r1
 8004322:	761a      	strb	r2, [r3, #24]
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr
 8004330:	e000e100 	.word	0xe000e100
 8004334:	e000ed00 	.word	0xe000ed00

08004338 <NVIC_EncodePriority>:
{
 8004338:	b480      	push	{r7}
 800433a:	b089      	sub	sp, #36	@ 0x24
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	f1c3 0307 	rsb	r3, r3, #7
 8004352:	2b04      	cmp	r3, #4
 8004354:	bf28      	it	cs
 8004356:	2304      	movcs	r3, #4
 8004358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	3304      	adds	r3, #4
 800435e:	2b06      	cmp	r3, #6
 8004360:	d902      	bls.n	8004368 <NVIC_EncodePriority+0x30>
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	3b03      	subs	r3, #3
 8004366:	e000      	b.n	800436a <NVIC_EncodePriority+0x32>
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800436c:	f04f 32ff 	mov.w	r2, #4294967295
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	43da      	mvns	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	401a      	ands	r2, r3
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004380:	f04f 31ff 	mov.w	r1, #4294967295
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	fa01 f303 	lsl.w	r3, r1, r3
 800438a:	43d9      	mvns	r1, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004390:	4313      	orrs	r3, r2
}
 8004392:	4618      	mov	r0, r3
 8004394:	3724      	adds	r7, #36	@ 0x24
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
	...

080043a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043b0:	d301      	bcc.n	80043b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043b2:	2301      	movs	r3, #1
 80043b4:	e00f      	b.n	80043d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043b6:	4a0a      	ldr	r2, [pc, #40]	@ (80043e0 <SysTick_Config+0x40>)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043be:	210f      	movs	r1, #15
 80043c0:	f04f 30ff 	mov.w	r0, #4294967295
 80043c4:	f7ff ff8e 	bl	80042e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043c8:	4b05      	ldr	r3, [pc, #20]	@ (80043e0 <SysTick_Config+0x40>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ce:	4b04      	ldr	r3, [pc, #16]	@ (80043e0 <SysTick_Config+0x40>)
 80043d0:	2207      	movs	r2, #7
 80043d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	e000e010 	.word	0xe000e010

080043e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f7ff ff29 	bl	8004244 <__NVIC_SetPriorityGrouping>
}
 80043f2:	bf00      	nop
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b086      	sub	sp, #24
 80043fe:	af00      	add	r7, sp, #0
 8004400:	4603      	mov	r3, r0
 8004402:	60b9      	str	r1, [r7, #8]
 8004404:	607a      	str	r2, [r7, #4]
 8004406:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004408:	f7ff ff40 	bl	800428c <__NVIC_GetPriorityGrouping>
 800440c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	6978      	ldr	r0, [r7, #20]
 8004414:	f7ff ff90 	bl	8004338 <NVIC_EncodePriority>
 8004418:	4602      	mov	r2, r0
 800441a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800441e:	4611      	mov	r1, r2
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff ff5f 	bl	80042e4 <__NVIC_SetPriority>
}
 8004426:	bf00      	nop
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b082      	sub	sp, #8
 8004432:	af00      	add	r7, sp, #0
 8004434:	4603      	mov	r3, r0
 8004436:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004438:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff ff33 	bl	80042a8 <__NVIC_EnableIRQ>
}
 8004442:	bf00      	nop
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff ffa4 	bl	80043a0 <SysTick_Config>
 8004458:	4603      	mov	r3, r0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004464:	b480      	push	{r7}
 8004466:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004468:	f3bf 8f5f 	dmb	sy
}
 800446c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800446e:	4b07      	ldr	r3, [pc, #28]	@ (800448c <HAL_MPU_Disable+0x28>)
 8004470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004472:	4a06      	ldr	r2, [pc, #24]	@ (800448c <HAL_MPU_Disable+0x28>)
 8004474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004478:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800447a:	4b05      	ldr	r3, [pc, #20]	@ (8004490 <HAL_MPU_Disable+0x2c>)
 800447c:	2200      	movs	r2, #0
 800447e:	605a      	str	r2, [r3, #4]
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	e000ed00 	.word	0xe000ed00
 8004490:	e000ed90 	.word	0xe000ed90

08004494 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800449c:	4a0b      	ldr	r2, [pc, #44]	@ (80044cc <HAL_MPU_Enable+0x38>)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f043 0301 	orr.w	r3, r3, #1
 80044a4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80044a6:	4b0a      	ldr	r3, [pc, #40]	@ (80044d0 <HAL_MPU_Enable+0x3c>)
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	4a09      	ldr	r2, [pc, #36]	@ (80044d0 <HAL_MPU_Enable+0x3c>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80044b2:	f3bf 8f4f 	dsb	sy
}
 80044b6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80044b8:	f3bf 8f6f 	isb	sy
}
 80044bc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	e000ed90 	.word	0xe000ed90
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	785a      	ldrb	r2, [r3, #1]
 80044e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004550 <HAL_MPU_ConfigRegion+0x7c>)
 80044e2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80044e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004550 <HAL_MPU_ConfigRegion+0x7c>)
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	4a19      	ldr	r2, [pc, #100]	@ (8004550 <HAL_MPU_ConfigRegion+0x7c>)
 80044ea:	f023 0301 	bic.w	r3, r3, #1
 80044ee:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80044f0:	4a17      	ldr	r2, [pc, #92]	@ (8004550 <HAL_MPU_ConfigRegion+0x7c>)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	7b1b      	ldrb	r3, [r3, #12]
 80044fc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	7adb      	ldrb	r3, [r3, #11]
 8004502:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004504:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	7a9b      	ldrb	r3, [r3, #10]
 800450a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800450c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	7b5b      	ldrb	r3, [r3, #13]
 8004512:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004514:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	7b9b      	ldrb	r3, [r3, #14]
 800451a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800451c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	7bdb      	ldrb	r3, [r3, #15]
 8004522:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004524:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	7a5b      	ldrb	r3, [r3, #9]
 800452a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800452c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	7a1b      	ldrb	r3, [r3, #8]
 8004532:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004534:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	7812      	ldrb	r2, [r2, #0]
 800453a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800453c:	4a04      	ldr	r2, [pc, #16]	@ (8004550 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800453e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004540:	6113      	str	r3, [r2, #16]
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	e000ed90 	.word	0xe000ed90

08004554 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800455c:	f7ff fe36 	bl	80041cc <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e316      	b.n	8004b9a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a66      	ldr	r2, [pc, #408]	@ (800470c <HAL_DMA_Init+0x1b8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d04a      	beq.n	800460c <HAL_DMA_Init+0xb8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a65      	ldr	r2, [pc, #404]	@ (8004710 <HAL_DMA_Init+0x1bc>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d045      	beq.n	800460c <HAL_DMA_Init+0xb8>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a63      	ldr	r2, [pc, #396]	@ (8004714 <HAL_DMA_Init+0x1c0>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d040      	beq.n	800460c <HAL_DMA_Init+0xb8>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a62      	ldr	r2, [pc, #392]	@ (8004718 <HAL_DMA_Init+0x1c4>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d03b      	beq.n	800460c <HAL_DMA_Init+0xb8>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a60      	ldr	r2, [pc, #384]	@ (800471c <HAL_DMA_Init+0x1c8>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d036      	beq.n	800460c <HAL_DMA_Init+0xb8>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a5f      	ldr	r2, [pc, #380]	@ (8004720 <HAL_DMA_Init+0x1cc>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d031      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a5d      	ldr	r2, [pc, #372]	@ (8004724 <HAL_DMA_Init+0x1d0>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d02c      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a5c      	ldr	r2, [pc, #368]	@ (8004728 <HAL_DMA_Init+0x1d4>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d027      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a5a      	ldr	r2, [pc, #360]	@ (800472c <HAL_DMA_Init+0x1d8>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d022      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a59      	ldr	r2, [pc, #356]	@ (8004730 <HAL_DMA_Init+0x1dc>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d01d      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a57      	ldr	r2, [pc, #348]	@ (8004734 <HAL_DMA_Init+0x1e0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d018      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a56      	ldr	r2, [pc, #344]	@ (8004738 <HAL_DMA_Init+0x1e4>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a54      	ldr	r2, [pc, #336]	@ (800473c <HAL_DMA_Init+0x1e8>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00e      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a53      	ldr	r2, [pc, #332]	@ (8004740 <HAL_DMA_Init+0x1ec>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d009      	beq.n	800460c <HAL_DMA_Init+0xb8>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a51      	ldr	r2, [pc, #324]	@ (8004744 <HAL_DMA_Init+0x1f0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d004      	beq.n	800460c <HAL_DMA_Init+0xb8>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a50      	ldr	r2, [pc, #320]	@ (8004748 <HAL_DMA_Init+0x1f4>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d101      	bne.n	8004610 <HAL_DMA_Init+0xbc>
 800460c:	2301      	movs	r3, #1
 800460e:	e000      	b.n	8004612 <HAL_DMA_Init+0xbe>
 8004610:	2300      	movs	r3, #0
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 813b 	beq.w	800488e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2202      	movs	r2, #2
 800461c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a37      	ldr	r2, [pc, #220]	@ (800470c <HAL_DMA_Init+0x1b8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d04a      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a36      	ldr	r2, [pc, #216]	@ (8004710 <HAL_DMA_Init+0x1bc>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d045      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a34      	ldr	r2, [pc, #208]	@ (8004714 <HAL_DMA_Init+0x1c0>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d040      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a33      	ldr	r2, [pc, #204]	@ (8004718 <HAL_DMA_Init+0x1c4>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d03b      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a31      	ldr	r2, [pc, #196]	@ (800471c <HAL_DMA_Init+0x1c8>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d036      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a30      	ldr	r2, [pc, #192]	@ (8004720 <HAL_DMA_Init+0x1cc>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d031      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a2e      	ldr	r2, [pc, #184]	@ (8004724 <HAL_DMA_Init+0x1d0>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d02c      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a2d      	ldr	r2, [pc, #180]	@ (8004728 <HAL_DMA_Init+0x1d4>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d027      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a2b      	ldr	r2, [pc, #172]	@ (800472c <HAL_DMA_Init+0x1d8>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d022      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a2a      	ldr	r2, [pc, #168]	@ (8004730 <HAL_DMA_Init+0x1dc>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d01d      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a28      	ldr	r2, [pc, #160]	@ (8004734 <HAL_DMA_Init+0x1e0>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d018      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a27      	ldr	r2, [pc, #156]	@ (8004738 <HAL_DMA_Init+0x1e4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d013      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a25      	ldr	r2, [pc, #148]	@ (800473c <HAL_DMA_Init+0x1e8>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00e      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a24      	ldr	r2, [pc, #144]	@ (8004740 <HAL_DMA_Init+0x1ec>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d009      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a22      	ldr	r2, [pc, #136]	@ (8004744 <HAL_DMA_Init+0x1f0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d004      	beq.n	80046c8 <HAL_DMA_Init+0x174>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a21      	ldr	r2, [pc, #132]	@ (8004748 <HAL_DMA_Init+0x1f4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d108      	bne.n	80046da <HAL_DMA_Init+0x186>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 0201 	bic.w	r2, r2, #1
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	e007      	b.n	80046ea <HAL_DMA_Init+0x196>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0201 	bic.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80046ea:	e02f      	b.n	800474c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046ec:	f7ff fd6e 	bl	80041cc <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b05      	cmp	r3, #5
 80046f8:	d928      	bls.n	800474c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2220      	movs	r2, #32
 80046fe:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2203      	movs	r2, #3
 8004704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e246      	b.n	8004b9a <HAL_DMA_Init+0x646>
 800470c:	40020010 	.word	0x40020010
 8004710:	40020028 	.word	0x40020028
 8004714:	40020040 	.word	0x40020040
 8004718:	40020058 	.word	0x40020058
 800471c:	40020070 	.word	0x40020070
 8004720:	40020088 	.word	0x40020088
 8004724:	400200a0 	.word	0x400200a0
 8004728:	400200b8 	.word	0x400200b8
 800472c:	40020410 	.word	0x40020410
 8004730:	40020428 	.word	0x40020428
 8004734:	40020440 	.word	0x40020440
 8004738:	40020458 	.word	0x40020458
 800473c:	40020470 	.word	0x40020470
 8004740:	40020488 	.word	0x40020488
 8004744:	400204a0 	.word	0x400204a0
 8004748:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1c8      	bne.n	80046ec <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	4b83      	ldr	r3, [pc, #524]	@ (8004974 <HAL_DMA_Init+0x420>)
 8004766:	4013      	ands	r3, r2
 8004768:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004772:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800477e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	4313      	orrs	r3, r2
 8004796:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	2b04      	cmp	r3, #4
 800479e:	d107      	bne.n	80047b0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a8:	4313      	orrs	r3, r2
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80047b0:	4b71      	ldr	r3, [pc, #452]	@ (8004978 <HAL_DMA_Init+0x424>)
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	4b71      	ldr	r3, [pc, #452]	@ (800497c <HAL_DMA_Init+0x428>)
 80047b6:	4013      	ands	r3, r2
 80047b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047bc:	d328      	bcc.n	8004810 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b28      	cmp	r3, #40	@ 0x28
 80047c4:	d903      	bls.n	80047ce <HAL_DMA_Init+0x27a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80047cc:	d917      	bls.n	80047fe <HAL_DMA_Init+0x2aa>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80047d4:	d903      	bls.n	80047de <HAL_DMA_Init+0x28a>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b42      	cmp	r3, #66	@ 0x42
 80047dc:	d90f      	bls.n	80047fe <HAL_DMA_Init+0x2aa>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b46      	cmp	r3, #70	@ 0x46
 80047e4:	d903      	bls.n	80047ee <HAL_DMA_Init+0x29a>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b48      	cmp	r3, #72	@ 0x48
 80047ec:	d907      	bls.n	80047fe <HAL_DMA_Init+0x2aa>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	2b4e      	cmp	r3, #78	@ 0x4e
 80047f4:	d905      	bls.n	8004802 <HAL_DMA_Init+0x2ae>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b52      	cmp	r3, #82	@ 0x52
 80047fc:	d801      	bhi.n	8004802 <HAL_DMA_Init+0x2ae>
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <HAL_DMA_Init+0x2b0>
 8004802:	2300      	movs	r3, #0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800480e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f023 0307 	bic.w	r3, r3, #7
 8004826:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004836:	2b04      	cmp	r3, #4
 8004838:	d117      	bne.n	800486a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00e      	beq.n	800486a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f002 fb4d 	bl	8006eec <DMA_CheckFifoParam>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2240      	movs	r2, #64	@ 0x40
 800485c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e197      	b.n	8004b9a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f002 fa88 	bl	8006d88 <DMA_CalcBaseAndBitshift>
 8004878:	4603      	mov	r3, r0
 800487a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004880:	f003 031f 	and.w	r3, r3, #31
 8004884:	223f      	movs	r2, #63	@ 0x3f
 8004886:	409a      	lsls	r2, r3
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	609a      	str	r2, [r3, #8]
 800488c:	e0cd      	b.n	8004a2a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a3b      	ldr	r2, [pc, #236]	@ (8004980 <HAL_DMA_Init+0x42c>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d022      	beq.n	80048de <HAL_DMA_Init+0x38a>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a39      	ldr	r2, [pc, #228]	@ (8004984 <HAL_DMA_Init+0x430>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d01d      	beq.n	80048de <HAL_DMA_Init+0x38a>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a38      	ldr	r2, [pc, #224]	@ (8004988 <HAL_DMA_Init+0x434>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d018      	beq.n	80048de <HAL_DMA_Init+0x38a>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a36      	ldr	r2, [pc, #216]	@ (800498c <HAL_DMA_Init+0x438>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <HAL_DMA_Init+0x38a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a35      	ldr	r2, [pc, #212]	@ (8004990 <HAL_DMA_Init+0x43c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d00e      	beq.n	80048de <HAL_DMA_Init+0x38a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a33      	ldr	r2, [pc, #204]	@ (8004994 <HAL_DMA_Init+0x440>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d009      	beq.n	80048de <HAL_DMA_Init+0x38a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a32      	ldr	r2, [pc, #200]	@ (8004998 <HAL_DMA_Init+0x444>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d004      	beq.n	80048de <HAL_DMA_Init+0x38a>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a30      	ldr	r2, [pc, #192]	@ (800499c <HAL_DMA_Init+0x448>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d101      	bne.n	80048e2 <HAL_DMA_Init+0x38e>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <HAL_DMA_Init+0x390>
 80048e2:	2300      	movs	r3, #0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 8097 	beq.w	8004a18 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a24      	ldr	r2, [pc, #144]	@ (8004980 <HAL_DMA_Init+0x42c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d021      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a22      	ldr	r2, [pc, #136]	@ (8004984 <HAL_DMA_Init+0x430>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d01c      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a21      	ldr	r2, [pc, #132]	@ (8004988 <HAL_DMA_Init+0x434>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d017      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a1f      	ldr	r2, [pc, #124]	@ (800498c <HAL_DMA_Init+0x438>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d012      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a1e      	ldr	r2, [pc, #120]	@ (8004990 <HAL_DMA_Init+0x43c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00d      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a1c      	ldr	r2, [pc, #112]	@ (8004994 <HAL_DMA_Init+0x440>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d008      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a1b      	ldr	r2, [pc, #108]	@ (8004998 <HAL_DMA_Init+0x444>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d003      	beq.n	8004938 <HAL_DMA_Init+0x3e4>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a19      	ldr	r2, [pc, #100]	@ (800499c <HAL_DMA_Init+0x448>)
 8004936:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2202      	movs	r2, #2
 800493c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004950:	697a      	ldr	r2, [r7, #20]
 8004952:	4b13      	ldr	r3, [pc, #76]	@ (80049a0 <HAL_DMA_Init+0x44c>)
 8004954:	4013      	ands	r3, r2
 8004956:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b40      	cmp	r3, #64	@ 0x40
 800495e:	d021      	beq.n	80049a4 <HAL_DMA_Init+0x450>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	2b80      	cmp	r3, #128	@ 0x80
 8004966:	d102      	bne.n	800496e <HAL_DMA_Init+0x41a>
 8004968:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800496c:	e01b      	b.n	80049a6 <HAL_DMA_Init+0x452>
 800496e:	2300      	movs	r3, #0
 8004970:	e019      	b.n	80049a6 <HAL_DMA_Init+0x452>
 8004972:	bf00      	nop
 8004974:	fe10803f 	.word	0xfe10803f
 8004978:	5c001000 	.word	0x5c001000
 800497c:	ffff0000 	.word	0xffff0000
 8004980:	58025408 	.word	0x58025408
 8004984:	5802541c 	.word	0x5802541c
 8004988:	58025430 	.word	0x58025430
 800498c:	58025444 	.word	0x58025444
 8004990:	58025458 	.word	0x58025458
 8004994:	5802546c 	.word	0x5802546c
 8004998:	58025480 	.word	0x58025480
 800499c:	58025494 	.word	0x58025494
 80049a0:	fffe000f 	.word	0xfffe000f
 80049a4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68d2      	ldr	r2, [r2, #12]
 80049aa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80049ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80049b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80049bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80049c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80049cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80049d4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	4313      	orrs	r3, r2
 80049da:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	4b6e      	ldr	r3, [pc, #440]	@ (8004ba4 <HAL_DMA_Init+0x650>)
 80049ec:	4413      	add	r3, r2
 80049ee:	4a6e      	ldr	r2, [pc, #440]	@ (8004ba8 <HAL_DMA_Init+0x654>)
 80049f0:	fba2 2303 	umull	r2, r3, r2, r3
 80049f4:	091b      	lsrs	r3, r3, #4
 80049f6:	009a      	lsls	r2, r3, #2
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f002 f9c3 	bl	8006d88 <DMA_CalcBaseAndBitshift>
 8004a02:	4603      	mov	r3, r0
 8004a04:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a0a:	f003 031f 	and.w	r3, r3, #31
 8004a0e:	2201      	movs	r2, #1
 8004a10:	409a      	lsls	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	605a      	str	r2, [r3, #4]
 8004a16:	e008      	b.n	8004a2a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2240      	movs	r2, #64	@ 0x40
 8004a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2203      	movs	r2, #3
 8004a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e0b7      	b.n	8004b9a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a5f      	ldr	r2, [pc, #380]	@ (8004bac <HAL_DMA_Init+0x658>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d072      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a5d      	ldr	r2, [pc, #372]	@ (8004bb0 <HAL_DMA_Init+0x65c>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d06d      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a5c      	ldr	r2, [pc, #368]	@ (8004bb4 <HAL_DMA_Init+0x660>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d068      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a5a      	ldr	r2, [pc, #360]	@ (8004bb8 <HAL_DMA_Init+0x664>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d063      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a59      	ldr	r2, [pc, #356]	@ (8004bbc <HAL_DMA_Init+0x668>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d05e      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a57      	ldr	r2, [pc, #348]	@ (8004bc0 <HAL_DMA_Init+0x66c>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d059      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a56      	ldr	r2, [pc, #344]	@ (8004bc4 <HAL_DMA_Init+0x670>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d054      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a54      	ldr	r2, [pc, #336]	@ (8004bc8 <HAL_DMA_Init+0x674>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d04f      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a53      	ldr	r2, [pc, #332]	@ (8004bcc <HAL_DMA_Init+0x678>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d04a      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a51      	ldr	r2, [pc, #324]	@ (8004bd0 <HAL_DMA_Init+0x67c>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d045      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a50      	ldr	r2, [pc, #320]	@ (8004bd4 <HAL_DMA_Init+0x680>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d040      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a4e      	ldr	r2, [pc, #312]	@ (8004bd8 <HAL_DMA_Init+0x684>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d03b      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a4d      	ldr	r2, [pc, #308]	@ (8004bdc <HAL_DMA_Init+0x688>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d036      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a4b      	ldr	r2, [pc, #300]	@ (8004be0 <HAL_DMA_Init+0x68c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d031      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a4a      	ldr	r2, [pc, #296]	@ (8004be4 <HAL_DMA_Init+0x690>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d02c      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a48      	ldr	r2, [pc, #288]	@ (8004be8 <HAL_DMA_Init+0x694>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d027      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a47      	ldr	r2, [pc, #284]	@ (8004bec <HAL_DMA_Init+0x698>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d022      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a45      	ldr	r2, [pc, #276]	@ (8004bf0 <HAL_DMA_Init+0x69c>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d01d      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a44      	ldr	r2, [pc, #272]	@ (8004bf4 <HAL_DMA_Init+0x6a0>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d018      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a42      	ldr	r2, [pc, #264]	@ (8004bf8 <HAL_DMA_Init+0x6a4>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d013      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a41      	ldr	r2, [pc, #260]	@ (8004bfc <HAL_DMA_Init+0x6a8>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d00e      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a3f      	ldr	r2, [pc, #252]	@ (8004c00 <HAL_DMA_Init+0x6ac>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d009      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c04 <HAL_DMA_Init+0x6b0>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d004      	beq.n	8004b1a <HAL_DMA_Init+0x5c6>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a3c      	ldr	r2, [pc, #240]	@ (8004c08 <HAL_DMA_Init+0x6b4>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d101      	bne.n	8004b1e <HAL_DMA_Init+0x5ca>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <HAL_DMA_Init+0x5cc>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d032      	beq.n	8004b8a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f002 fa5d 	bl	8006fe4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	2b80      	cmp	r3, #128	@ 0x80
 8004b30:	d102      	bne.n	8004b38 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b4c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d010      	beq.n	8004b78 <HAL_DMA_Init+0x624>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d80c      	bhi.n	8004b78 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f002 fada 	bl	8007118 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b74:	605a      	str	r2, [r3, #4]
 8004b76:	e008      	b.n	8004b8a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	a7fdabf8 	.word	0xa7fdabf8
 8004ba8:	cccccccd 	.word	0xcccccccd
 8004bac:	40020010 	.word	0x40020010
 8004bb0:	40020028 	.word	0x40020028
 8004bb4:	40020040 	.word	0x40020040
 8004bb8:	40020058 	.word	0x40020058
 8004bbc:	40020070 	.word	0x40020070
 8004bc0:	40020088 	.word	0x40020088
 8004bc4:	400200a0 	.word	0x400200a0
 8004bc8:	400200b8 	.word	0x400200b8
 8004bcc:	40020410 	.word	0x40020410
 8004bd0:	40020428 	.word	0x40020428
 8004bd4:	40020440 	.word	0x40020440
 8004bd8:	40020458 	.word	0x40020458
 8004bdc:	40020470 	.word	0x40020470
 8004be0:	40020488 	.word	0x40020488
 8004be4:	400204a0 	.word	0x400204a0
 8004be8:	400204b8 	.word	0x400204b8
 8004bec:	58025408 	.word	0x58025408
 8004bf0:	5802541c 	.word	0x5802541c
 8004bf4:	58025430 	.word	0x58025430
 8004bf8:	58025444 	.word	0x58025444
 8004bfc:	58025458 	.word	0x58025458
 8004c00:	5802546c 	.word	0x5802546c
 8004c04:	58025480 	.word	0x58025480
 8004c08:	58025494 	.word	0x58025494

08004c0c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
 8004c18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e226      	b.n	8005076 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d101      	bne.n	8004c36 <HAL_DMA_Start_IT+0x2a>
 8004c32:	2302      	movs	r3, #2
 8004c34:	e21f      	b.n	8005076 <HAL_DMA_Start_IT+0x46a>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	f040 820a 	bne.w	8005060 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a68      	ldr	r2, [pc, #416]	@ (8004e00 <HAL_DMA_Start_IT+0x1f4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d04a      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a66      	ldr	r2, [pc, #408]	@ (8004e04 <HAL_DMA_Start_IT+0x1f8>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d045      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a65      	ldr	r2, [pc, #404]	@ (8004e08 <HAL_DMA_Start_IT+0x1fc>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d040      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a63      	ldr	r2, [pc, #396]	@ (8004e0c <HAL_DMA_Start_IT+0x200>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d03b      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a62      	ldr	r2, [pc, #392]	@ (8004e10 <HAL_DMA_Start_IT+0x204>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d036      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a60      	ldr	r2, [pc, #384]	@ (8004e14 <HAL_DMA_Start_IT+0x208>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d031      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a5f      	ldr	r2, [pc, #380]	@ (8004e18 <HAL_DMA_Start_IT+0x20c>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d02c      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a5d      	ldr	r2, [pc, #372]	@ (8004e1c <HAL_DMA_Start_IT+0x210>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d027      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a5c      	ldr	r2, [pc, #368]	@ (8004e20 <HAL_DMA_Start_IT+0x214>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d022      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a5a      	ldr	r2, [pc, #360]	@ (8004e24 <HAL_DMA_Start_IT+0x218>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d01d      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a59      	ldr	r2, [pc, #356]	@ (8004e28 <HAL_DMA_Start_IT+0x21c>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d018      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a57      	ldr	r2, [pc, #348]	@ (8004e2c <HAL_DMA_Start_IT+0x220>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d013      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a56      	ldr	r2, [pc, #344]	@ (8004e30 <HAL_DMA_Start_IT+0x224>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00e      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a54      	ldr	r2, [pc, #336]	@ (8004e34 <HAL_DMA_Start_IT+0x228>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d009      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a53      	ldr	r2, [pc, #332]	@ (8004e38 <HAL_DMA_Start_IT+0x22c>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d004      	beq.n	8004cfa <HAL_DMA_Start_IT+0xee>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a51      	ldr	r2, [pc, #324]	@ (8004e3c <HAL_DMA_Start_IT+0x230>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d108      	bne.n	8004d0c <HAL_DMA_Start_IT+0x100>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0201 	bic.w	r2, r2, #1
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	e007      	b.n	8004d1c <HAL_DMA_Start_IT+0x110>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0201 	bic.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	68b9      	ldr	r1, [r7, #8]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f001 fe84 	bl	8006a30 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a34      	ldr	r2, [pc, #208]	@ (8004e00 <HAL_DMA_Start_IT+0x1f4>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d04a      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a33      	ldr	r2, [pc, #204]	@ (8004e04 <HAL_DMA_Start_IT+0x1f8>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d045      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a31      	ldr	r2, [pc, #196]	@ (8004e08 <HAL_DMA_Start_IT+0x1fc>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d040      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a30      	ldr	r2, [pc, #192]	@ (8004e0c <HAL_DMA_Start_IT+0x200>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d03b      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a2e      	ldr	r2, [pc, #184]	@ (8004e10 <HAL_DMA_Start_IT+0x204>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d036      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a2d      	ldr	r2, [pc, #180]	@ (8004e14 <HAL_DMA_Start_IT+0x208>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d031      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a2b      	ldr	r2, [pc, #172]	@ (8004e18 <HAL_DMA_Start_IT+0x20c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d02c      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a2a      	ldr	r2, [pc, #168]	@ (8004e1c <HAL_DMA_Start_IT+0x210>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d027      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a28      	ldr	r2, [pc, #160]	@ (8004e20 <HAL_DMA_Start_IT+0x214>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d022      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a27      	ldr	r2, [pc, #156]	@ (8004e24 <HAL_DMA_Start_IT+0x218>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d01d      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a25      	ldr	r2, [pc, #148]	@ (8004e28 <HAL_DMA_Start_IT+0x21c>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d018      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a24      	ldr	r2, [pc, #144]	@ (8004e2c <HAL_DMA_Start_IT+0x220>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d013      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a22      	ldr	r2, [pc, #136]	@ (8004e30 <HAL_DMA_Start_IT+0x224>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d00e      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a21      	ldr	r2, [pc, #132]	@ (8004e34 <HAL_DMA_Start_IT+0x228>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d009      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e38 <HAL_DMA_Start_IT+0x22c>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d004      	beq.n	8004dc8 <HAL_DMA_Start_IT+0x1bc>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e3c <HAL_DMA_Start_IT+0x230>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d101      	bne.n	8004dcc <HAL_DMA_Start_IT+0x1c0>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e000      	b.n	8004dce <HAL_DMA_Start_IT+0x1c2>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d036      	beq.n	8004e40 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f023 021e 	bic.w	r2, r3, #30
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0216 	orr.w	r2, r2, #22
 8004de4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d03e      	beq.n	8004e6c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f042 0208 	orr.w	r2, r2, #8
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	e035      	b.n	8004e6c <HAL_DMA_Start_IT+0x260>
 8004e00:	40020010 	.word	0x40020010
 8004e04:	40020028 	.word	0x40020028
 8004e08:	40020040 	.word	0x40020040
 8004e0c:	40020058 	.word	0x40020058
 8004e10:	40020070 	.word	0x40020070
 8004e14:	40020088 	.word	0x40020088
 8004e18:	400200a0 	.word	0x400200a0
 8004e1c:	400200b8 	.word	0x400200b8
 8004e20:	40020410 	.word	0x40020410
 8004e24:	40020428 	.word	0x40020428
 8004e28:	40020440 	.word	0x40020440
 8004e2c:	40020458 	.word	0x40020458
 8004e30:	40020470 	.word	0x40020470
 8004e34:	40020488 	.word	0x40020488
 8004e38:	400204a0 	.word	0x400204a0
 8004e3c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f023 020e 	bic.w	r2, r3, #14
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 020a 	orr.w	r2, r2, #10
 8004e52:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d007      	beq.n	8004e6c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0204 	orr.w	r2, r2, #4
 8004e6a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a83      	ldr	r2, [pc, #524]	@ (8005080 <HAL_DMA_Start_IT+0x474>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d072      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a82      	ldr	r2, [pc, #520]	@ (8005084 <HAL_DMA_Start_IT+0x478>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d06d      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a80      	ldr	r2, [pc, #512]	@ (8005088 <HAL_DMA_Start_IT+0x47c>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d068      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a7f      	ldr	r2, [pc, #508]	@ (800508c <HAL_DMA_Start_IT+0x480>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d063      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a7d      	ldr	r2, [pc, #500]	@ (8005090 <HAL_DMA_Start_IT+0x484>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d05e      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a7c      	ldr	r2, [pc, #496]	@ (8005094 <HAL_DMA_Start_IT+0x488>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d059      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a7a      	ldr	r2, [pc, #488]	@ (8005098 <HAL_DMA_Start_IT+0x48c>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d054      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a79      	ldr	r2, [pc, #484]	@ (800509c <HAL_DMA_Start_IT+0x490>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d04f      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a77      	ldr	r2, [pc, #476]	@ (80050a0 <HAL_DMA_Start_IT+0x494>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d04a      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a76      	ldr	r2, [pc, #472]	@ (80050a4 <HAL_DMA_Start_IT+0x498>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d045      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a74      	ldr	r2, [pc, #464]	@ (80050a8 <HAL_DMA_Start_IT+0x49c>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d040      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a73      	ldr	r2, [pc, #460]	@ (80050ac <HAL_DMA_Start_IT+0x4a0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d03b      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a71      	ldr	r2, [pc, #452]	@ (80050b0 <HAL_DMA_Start_IT+0x4a4>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d036      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a70      	ldr	r2, [pc, #448]	@ (80050b4 <HAL_DMA_Start_IT+0x4a8>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d031      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a6e      	ldr	r2, [pc, #440]	@ (80050b8 <HAL_DMA_Start_IT+0x4ac>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d02c      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a6d      	ldr	r2, [pc, #436]	@ (80050bc <HAL_DMA_Start_IT+0x4b0>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d027      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a6b      	ldr	r2, [pc, #428]	@ (80050c0 <HAL_DMA_Start_IT+0x4b4>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d022      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a6a      	ldr	r2, [pc, #424]	@ (80050c4 <HAL_DMA_Start_IT+0x4b8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d01d      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a68      	ldr	r2, [pc, #416]	@ (80050c8 <HAL_DMA_Start_IT+0x4bc>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d018      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a67      	ldr	r2, [pc, #412]	@ (80050cc <HAL_DMA_Start_IT+0x4c0>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d013      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a65      	ldr	r2, [pc, #404]	@ (80050d0 <HAL_DMA_Start_IT+0x4c4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d00e      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a64      	ldr	r2, [pc, #400]	@ (80050d4 <HAL_DMA_Start_IT+0x4c8>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d009      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a62      	ldr	r2, [pc, #392]	@ (80050d8 <HAL_DMA_Start_IT+0x4cc>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d004      	beq.n	8004f5c <HAL_DMA_Start_IT+0x350>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a61      	ldr	r2, [pc, #388]	@ (80050dc <HAL_DMA_Start_IT+0x4d0>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d101      	bne.n	8004f60 <HAL_DMA_Start_IT+0x354>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <HAL_DMA_Start_IT+0x356>
 8004f60:	2300      	movs	r3, #0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d01a      	beq.n	8004f9c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d007      	beq.n	8004f84 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f82:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d007      	beq.n	8004f9c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f9a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a37      	ldr	r2, [pc, #220]	@ (8005080 <HAL_DMA_Start_IT+0x474>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d04a      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a36      	ldr	r2, [pc, #216]	@ (8005084 <HAL_DMA_Start_IT+0x478>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d045      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a34      	ldr	r2, [pc, #208]	@ (8005088 <HAL_DMA_Start_IT+0x47c>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d040      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a33      	ldr	r2, [pc, #204]	@ (800508c <HAL_DMA_Start_IT+0x480>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d03b      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a31      	ldr	r2, [pc, #196]	@ (8005090 <HAL_DMA_Start_IT+0x484>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d036      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a30      	ldr	r2, [pc, #192]	@ (8005094 <HAL_DMA_Start_IT+0x488>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d031      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a2e      	ldr	r2, [pc, #184]	@ (8005098 <HAL_DMA_Start_IT+0x48c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d02c      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a2d      	ldr	r2, [pc, #180]	@ (800509c <HAL_DMA_Start_IT+0x490>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d027      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a2b      	ldr	r2, [pc, #172]	@ (80050a0 <HAL_DMA_Start_IT+0x494>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d022      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a2a      	ldr	r2, [pc, #168]	@ (80050a4 <HAL_DMA_Start_IT+0x498>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d01d      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a28      	ldr	r2, [pc, #160]	@ (80050a8 <HAL_DMA_Start_IT+0x49c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d018      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a27      	ldr	r2, [pc, #156]	@ (80050ac <HAL_DMA_Start_IT+0x4a0>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d013      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a25      	ldr	r2, [pc, #148]	@ (80050b0 <HAL_DMA_Start_IT+0x4a4>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00e      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a24      	ldr	r2, [pc, #144]	@ (80050b4 <HAL_DMA_Start_IT+0x4a8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d009      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a22      	ldr	r2, [pc, #136]	@ (80050b8 <HAL_DMA_Start_IT+0x4ac>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <HAL_DMA_Start_IT+0x430>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a21      	ldr	r2, [pc, #132]	@ (80050bc <HAL_DMA_Start_IT+0x4b0>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d108      	bne.n	800504e <HAL_DMA_Start_IT+0x442>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0201 	orr.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	e012      	b.n	8005074 <HAL_DMA_Start_IT+0x468>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f042 0201 	orr.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	e009      	b.n	8005074 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005066:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005074:	7dfb      	ldrb	r3, [r7, #23]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	40020010 	.word	0x40020010
 8005084:	40020028 	.word	0x40020028
 8005088:	40020040 	.word	0x40020040
 800508c:	40020058 	.word	0x40020058
 8005090:	40020070 	.word	0x40020070
 8005094:	40020088 	.word	0x40020088
 8005098:	400200a0 	.word	0x400200a0
 800509c:	400200b8 	.word	0x400200b8
 80050a0:	40020410 	.word	0x40020410
 80050a4:	40020428 	.word	0x40020428
 80050a8:	40020440 	.word	0x40020440
 80050ac:	40020458 	.word	0x40020458
 80050b0:	40020470 	.word	0x40020470
 80050b4:	40020488 	.word	0x40020488
 80050b8:	400204a0 	.word	0x400204a0
 80050bc:	400204b8 	.word	0x400204b8
 80050c0:	58025408 	.word	0x58025408
 80050c4:	5802541c 	.word	0x5802541c
 80050c8:	58025430 	.word	0x58025430
 80050cc:	58025444 	.word	0x58025444
 80050d0:	58025458 	.word	0x58025458
 80050d4:	5802546c 	.word	0x5802546c
 80050d8:	58025480 	.word	0x58025480
 80050dc:	58025494 	.word	0x58025494

080050e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80050e8:	f7ff f870 	bl	80041cc <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d101      	bne.n	80050f8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e2dc      	b.n	80056b2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d008      	beq.n	8005116 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2280      	movs	r2, #128	@ 0x80
 8005108:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e2cd      	b.n	80056b2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a76      	ldr	r2, [pc, #472]	@ (80052f4 <HAL_DMA_Abort+0x214>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d04a      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a74      	ldr	r2, [pc, #464]	@ (80052f8 <HAL_DMA_Abort+0x218>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d045      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a73      	ldr	r2, [pc, #460]	@ (80052fc <HAL_DMA_Abort+0x21c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d040      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a71      	ldr	r2, [pc, #452]	@ (8005300 <HAL_DMA_Abort+0x220>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d03b      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a70      	ldr	r2, [pc, #448]	@ (8005304 <HAL_DMA_Abort+0x224>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d036      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a6e      	ldr	r2, [pc, #440]	@ (8005308 <HAL_DMA_Abort+0x228>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d031      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a6d      	ldr	r2, [pc, #436]	@ (800530c <HAL_DMA_Abort+0x22c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d02c      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a6b      	ldr	r2, [pc, #428]	@ (8005310 <HAL_DMA_Abort+0x230>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d027      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a6a      	ldr	r2, [pc, #424]	@ (8005314 <HAL_DMA_Abort+0x234>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d022      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a68      	ldr	r2, [pc, #416]	@ (8005318 <HAL_DMA_Abort+0x238>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d01d      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a67      	ldr	r2, [pc, #412]	@ (800531c <HAL_DMA_Abort+0x23c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d018      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a65      	ldr	r2, [pc, #404]	@ (8005320 <HAL_DMA_Abort+0x240>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d013      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a64      	ldr	r2, [pc, #400]	@ (8005324 <HAL_DMA_Abort+0x244>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d00e      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a62      	ldr	r2, [pc, #392]	@ (8005328 <HAL_DMA_Abort+0x248>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d009      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a61      	ldr	r2, [pc, #388]	@ (800532c <HAL_DMA_Abort+0x24c>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d004      	beq.n	80051b6 <HAL_DMA_Abort+0xd6>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a5f      	ldr	r2, [pc, #380]	@ (8005330 <HAL_DMA_Abort+0x250>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d101      	bne.n	80051ba <HAL_DMA_Abort+0xda>
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <HAL_DMA_Abort+0xdc>
 80051ba:	2300      	movs	r3, #0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d013      	beq.n	80051e8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 021e 	bic.w	r2, r2, #30
 80051ce:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695a      	ldr	r2, [r3, #20]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051de:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	e00a      	b.n	80051fe <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 020e 	bic.w	r2, r2, #14
 80051f6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a3c      	ldr	r2, [pc, #240]	@ (80052f4 <HAL_DMA_Abort+0x214>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d072      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a3a      	ldr	r2, [pc, #232]	@ (80052f8 <HAL_DMA_Abort+0x218>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d06d      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a39      	ldr	r2, [pc, #228]	@ (80052fc <HAL_DMA_Abort+0x21c>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d068      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a37      	ldr	r2, [pc, #220]	@ (8005300 <HAL_DMA_Abort+0x220>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d063      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a36      	ldr	r2, [pc, #216]	@ (8005304 <HAL_DMA_Abort+0x224>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d05e      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a34      	ldr	r2, [pc, #208]	@ (8005308 <HAL_DMA_Abort+0x228>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d059      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a33      	ldr	r2, [pc, #204]	@ (800530c <HAL_DMA_Abort+0x22c>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d054      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a31      	ldr	r2, [pc, #196]	@ (8005310 <HAL_DMA_Abort+0x230>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d04f      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a30      	ldr	r2, [pc, #192]	@ (8005314 <HAL_DMA_Abort+0x234>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d04a      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a2e      	ldr	r2, [pc, #184]	@ (8005318 <HAL_DMA_Abort+0x238>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d045      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a2d      	ldr	r2, [pc, #180]	@ (800531c <HAL_DMA_Abort+0x23c>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d040      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a2b      	ldr	r2, [pc, #172]	@ (8005320 <HAL_DMA_Abort+0x240>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d03b      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a2a      	ldr	r2, [pc, #168]	@ (8005324 <HAL_DMA_Abort+0x244>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d036      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a28      	ldr	r2, [pc, #160]	@ (8005328 <HAL_DMA_Abort+0x248>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d031      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a27      	ldr	r2, [pc, #156]	@ (800532c <HAL_DMA_Abort+0x24c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d02c      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a25      	ldr	r2, [pc, #148]	@ (8005330 <HAL_DMA_Abort+0x250>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d027      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a24      	ldr	r2, [pc, #144]	@ (8005334 <HAL_DMA_Abort+0x254>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d022      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a22      	ldr	r2, [pc, #136]	@ (8005338 <HAL_DMA_Abort+0x258>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d01d      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a21      	ldr	r2, [pc, #132]	@ (800533c <HAL_DMA_Abort+0x25c>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d018      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005340 <HAL_DMA_Abort+0x260>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d013      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005344 <HAL_DMA_Abort+0x264>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d00e      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005348 <HAL_DMA_Abort+0x268>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d009      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a1b      	ldr	r2, [pc, #108]	@ (800534c <HAL_DMA_Abort+0x26c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d004      	beq.n	80052ee <HAL_DMA_Abort+0x20e>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a19      	ldr	r2, [pc, #100]	@ (8005350 <HAL_DMA_Abort+0x270>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d132      	bne.n	8005354 <HAL_DMA_Abort+0x274>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e031      	b.n	8005356 <HAL_DMA_Abort+0x276>
 80052f2:	bf00      	nop
 80052f4:	40020010 	.word	0x40020010
 80052f8:	40020028 	.word	0x40020028
 80052fc:	40020040 	.word	0x40020040
 8005300:	40020058 	.word	0x40020058
 8005304:	40020070 	.word	0x40020070
 8005308:	40020088 	.word	0x40020088
 800530c:	400200a0 	.word	0x400200a0
 8005310:	400200b8 	.word	0x400200b8
 8005314:	40020410 	.word	0x40020410
 8005318:	40020428 	.word	0x40020428
 800531c:	40020440 	.word	0x40020440
 8005320:	40020458 	.word	0x40020458
 8005324:	40020470 	.word	0x40020470
 8005328:	40020488 	.word	0x40020488
 800532c:	400204a0 	.word	0x400204a0
 8005330:	400204b8 	.word	0x400204b8
 8005334:	58025408 	.word	0x58025408
 8005338:	5802541c 	.word	0x5802541c
 800533c:	58025430 	.word	0x58025430
 8005340:	58025444 	.word	0x58025444
 8005344:	58025458 	.word	0x58025458
 8005348:	5802546c 	.word	0x5802546c
 800534c:	58025480 	.word	0x58025480
 8005350:	58025494 	.word	0x58025494
 8005354:	2300      	movs	r3, #0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d007      	beq.n	800536a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005368:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a6d      	ldr	r2, [pc, #436]	@ (8005524 <HAL_DMA_Abort+0x444>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d04a      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a6b      	ldr	r2, [pc, #428]	@ (8005528 <HAL_DMA_Abort+0x448>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d045      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a6a      	ldr	r2, [pc, #424]	@ (800552c <HAL_DMA_Abort+0x44c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d040      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a68      	ldr	r2, [pc, #416]	@ (8005530 <HAL_DMA_Abort+0x450>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d03b      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a67      	ldr	r2, [pc, #412]	@ (8005534 <HAL_DMA_Abort+0x454>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d036      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a65      	ldr	r2, [pc, #404]	@ (8005538 <HAL_DMA_Abort+0x458>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d031      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a64      	ldr	r2, [pc, #400]	@ (800553c <HAL_DMA_Abort+0x45c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d02c      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a62      	ldr	r2, [pc, #392]	@ (8005540 <HAL_DMA_Abort+0x460>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d027      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a61      	ldr	r2, [pc, #388]	@ (8005544 <HAL_DMA_Abort+0x464>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d022      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a5f      	ldr	r2, [pc, #380]	@ (8005548 <HAL_DMA_Abort+0x468>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d01d      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a5e      	ldr	r2, [pc, #376]	@ (800554c <HAL_DMA_Abort+0x46c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d018      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a5c      	ldr	r2, [pc, #368]	@ (8005550 <HAL_DMA_Abort+0x470>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d013      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a5b      	ldr	r2, [pc, #364]	@ (8005554 <HAL_DMA_Abort+0x474>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d00e      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a59      	ldr	r2, [pc, #356]	@ (8005558 <HAL_DMA_Abort+0x478>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d009      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a58      	ldr	r2, [pc, #352]	@ (800555c <HAL_DMA_Abort+0x47c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d004      	beq.n	800540a <HAL_DMA_Abort+0x32a>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a56      	ldr	r2, [pc, #344]	@ (8005560 <HAL_DMA_Abort+0x480>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d108      	bne.n	800541c <HAL_DMA_Abort+0x33c>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 0201 	bic.w	r2, r2, #1
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	e007      	b.n	800542c <HAL_DMA_Abort+0x34c>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 0201 	bic.w	r2, r2, #1
 800542a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800542c:	e013      	b.n	8005456 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800542e:	f7fe fecd 	bl	80041cc <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	2b05      	cmp	r3, #5
 800543a:	d90c      	bls.n	8005456 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2203      	movs	r2, #3
 8005446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e12d      	b.n	80056b2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1e5      	bne.n	800542e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a2f      	ldr	r2, [pc, #188]	@ (8005524 <HAL_DMA_Abort+0x444>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d04a      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a2d      	ldr	r2, [pc, #180]	@ (8005528 <HAL_DMA_Abort+0x448>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d045      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a2c      	ldr	r2, [pc, #176]	@ (800552c <HAL_DMA_Abort+0x44c>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d040      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a2a      	ldr	r2, [pc, #168]	@ (8005530 <HAL_DMA_Abort+0x450>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d03b      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a29      	ldr	r2, [pc, #164]	@ (8005534 <HAL_DMA_Abort+0x454>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d036      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a27      	ldr	r2, [pc, #156]	@ (8005538 <HAL_DMA_Abort+0x458>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d031      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a26      	ldr	r2, [pc, #152]	@ (800553c <HAL_DMA_Abort+0x45c>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d02c      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a24      	ldr	r2, [pc, #144]	@ (8005540 <HAL_DMA_Abort+0x460>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d027      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a23      	ldr	r2, [pc, #140]	@ (8005544 <HAL_DMA_Abort+0x464>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d022      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a21      	ldr	r2, [pc, #132]	@ (8005548 <HAL_DMA_Abort+0x468>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d01d      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a20      	ldr	r2, [pc, #128]	@ (800554c <HAL_DMA_Abort+0x46c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d018      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005550 <HAL_DMA_Abort+0x470>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d013      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a1d      	ldr	r2, [pc, #116]	@ (8005554 <HAL_DMA_Abort+0x474>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00e      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005558 <HAL_DMA_Abort+0x478>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d009      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a1a      	ldr	r2, [pc, #104]	@ (800555c <HAL_DMA_Abort+0x47c>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d004      	beq.n	8005502 <HAL_DMA_Abort+0x422>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a18      	ldr	r2, [pc, #96]	@ (8005560 <HAL_DMA_Abort+0x480>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d101      	bne.n	8005506 <HAL_DMA_Abort+0x426>
 8005502:	2301      	movs	r3, #1
 8005504:	e000      	b.n	8005508 <HAL_DMA_Abort+0x428>
 8005506:	2300      	movs	r3, #0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d02b      	beq.n	8005564 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005510:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005516:	f003 031f 	and.w	r3, r3, #31
 800551a:	223f      	movs	r2, #63	@ 0x3f
 800551c:	409a      	lsls	r2, r3
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	609a      	str	r2, [r3, #8]
 8005522:	e02a      	b.n	800557a <HAL_DMA_Abort+0x49a>
 8005524:	40020010 	.word	0x40020010
 8005528:	40020028 	.word	0x40020028
 800552c:	40020040 	.word	0x40020040
 8005530:	40020058 	.word	0x40020058
 8005534:	40020070 	.word	0x40020070
 8005538:	40020088 	.word	0x40020088
 800553c:	400200a0 	.word	0x400200a0
 8005540:	400200b8 	.word	0x400200b8
 8005544:	40020410 	.word	0x40020410
 8005548:	40020428 	.word	0x40020428
 800554c:	40020440 	.word	0x40020440
 8005550:	40020458 	.word	0x40020458
 8005554:	40020470 	.word	0x40020470
 8005558:	40020488 	.word	0x40020488
 800555c:	400204a0 	.word	0x400204a0
 8005560:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005568:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800556e:	f003 031f 	and.w	r3, r3, #31
 8005572:	2201      	movs	r2, #1
 8005574:	409a      	lsls	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a4f      	ldr	r2, [pc, #316]	@ (80056bc <HAL_DMA_Abort+0x5dc>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d072      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a4d      	ldr	r2, [pc, #308]	@ (80056c0 <HAL_DMA_Abort+0x5e0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d06d      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a4c      	ldr	r2, [pc, #304]	@ (80056c4 <HAL_DMA_Abort+0x5e4>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d068      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a4a      	ldr	r2, [pc, #296]	@ (80056c8 <HAL_DMA_Abort+0x5e8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d063      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a49      	ldr	r2, [pc, #292]	@ (80056cc <HAL_DMA_Abort+0x5ec>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d05e      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a47      	ldr	r2, [pc, #284]	@ (80056d0 <HAL_DMA_Abort+0x5f0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d059      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a46      	ldr	r2, [pc, #280]	@ (80056d4 <HAL_DMA_Abort+0x5f4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d054      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a44      	ldr	r2, [pc, #272]	@ (80056d8 <HAL_DMA_Abort+0x5f8>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d04f      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a43      	ldr	r2, [pc, #268]	@ (80056dc <HAL_DMA_Abort+0x5fc>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d04a      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a41      	ldr	r2, [pc, #260]	@ (80056e0 <HAL_DMA_Abort+0x600>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d045      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a40      	ldr	r2, [pc, #256]	@ (80056e4 <HAL_DMA_Abort+0x604>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d040      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a3e      	ldr	r2, [pc, #248]	@ (80056e8 <HAL_DMA_Abort+0x608>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d03b      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a3d      	ldr	r2, [pc, #244]	@ (80056ec <HAL_DMA_Abort+0x60c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d036      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a3b      	ldr	r2, [pc, #236]	@ (80056f0 <HAL_DMA_Abort+0x610>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d031      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a3a      	ldr	r2, [pc, #232]	@ (80056f4 <HAL_DMA_Abort+0x614>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d02c      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a38      	ldr	r2, [pc, #224]	@ (80056f8 <HAL_DMA_Abort+0x618>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d027      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a37      	ldr	r2, [pc, #220]	@ (80056fc <HAL_DMA_Abort+0x61c>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d022      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a35      	ldr	r2, [pc, #212]	@ (8005700 <HAL_DMA_Abort+0x620>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d01d      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a34      	ldr	r2, [pc, #208]	@ (8005704 <HAL_DMA_Abort+0x624>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d018      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a32      	ldr	r2, [pc, #200]	@ (8005708 <HAL_DMA_Abort+0x628>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d013      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a31      	ldr	r2, [pc, #196]	@ (800570c <HAL_DMA_Abort+0x62c>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d00e      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a2f      	ldr	r2, [pc, #188]	@ (8005710 <HAL_DMA_Abort+0x630>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d009      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a2e      	ldr	r2, [pc, #184]	@ (8005714 <HAL_DMA_Abort+0x634>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d004      	beq.n	800566a <HAL_DMA_Abort+0x58a>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a2c      	ldr	r2, [pc, #176]	@ (8005718 <HAL_DMA_Abort+0x638>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d101      	bne.n	800566e <HAL_DMA_Abort+0x58e>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <HAL_DMA_Abort+0x590>
 800566e:	2300      	movs	r3, #0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d015      	beq.n	80056a0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800567c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00c      	beq.n	80056a0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005690:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005694:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800569e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3718      	adds	r7, #24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	40020010 	.word	0x40020010
 80056c0:	40020028 	.word	0x40020028
 80056c4:	40020040 	.word	0x40020040
 80056c8:	40020058 	.word	0x40020058
 80056cc:	40020070 	.word	0x40020070
 80056d0:	40020088 	.word	0x40020088
 80056d4:	400200a0 	.word	0x400200a0
 80056d8:	400200b8 	.word	0x400200b8
 80056dc:	40020410 	.word	0x40020410
 80056e0:	40020428 	.word	0x40020428
 80056e4:	40020440 	.word	0x40020440
 80056e8:	40020458 	.word	0x40020458
 80056ec:	40020470 	.word	0x40020470
 80056f0:	40020488 	.word	0x40020488
 80056f4:	400204a0 	.word	0x400204a0
 80056f8:	400204b8 	.word	0x400204b8
 80056fc:	58025408 	.word	0x58025408
 8005700:	5802541c 	.word	0x5802541c
 8005704:	58025430 	.word	0x58025430
 8005708:	58025444 	.word	0x58025444
 800570c:	58025458 	.word	0x58025458
 8005710:	5802546c 	.word	0x5802546c
 8005714:	58025480 	.word	0x58025480
 8005718:	58025494 	.word	0x58025494

0800571c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e237      	b.n	8005b9e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b02      	cmp	r3, #2
 8005738:	d004      	beq.n	8005744 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2280      	movs	r2, #128	@ 0x80
 800573e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e22c      	b.n	8005b9e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a5c      	ldr	r2, [pc, #368]	@ (80058bc <HAL_DMA_Abort_IT+0x1a0>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d04a      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a5b      	ldr	r2, [pc, #364]	@ (80058c0 <HAL_DMA_Abort_IT+0x1a4>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d045      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a59      	ldr	r2, [pc, #356]	@ (80058c4 <HAL_DMA_Abort_IT+0x1a8>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d040      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a58      	ldr	r2, [pc, #352]	@ (80058c8 <HAL_DMA_Abort_IT+0x1ac>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d03b      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a56      	ldr	r2, [pc, #344]	@ (80058cc <HAL_DMA_Abort_IT+0x1b0>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d036      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a55      	ldr	r2, [pc, #340]	@ (80058d0 <HAL_DMA_Abort_IT+0x1b4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d031      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a53      	ldr	r2, [pc, #332]	@ (80058d4 <HAL_DMA_Abort_IT+0x1b8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d02c      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a52      	ldr	r2, [pc, #328]	@ (80058d8 <HAL_DMA_Abort_IT+0x1bc>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d027      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a50      	ldr	r2, [pc, #320]	@ (80058dc <HAL_DMA_Abort_IT+0x1c0>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d022      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a4f      	ldr	r2, [pc, #316]	@ (80058e0 <HAL_DMA_Abort_IT+0x1c4>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d01d      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a4d      	ldr	r2, [pc, #308]	@ (80058e4 <HAL_DMA_Abort_IT+0x1c8>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d018      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a4c      	ldr	r2, [pc, #304]	@ (80058e8 <HAL_DMA_Abort_IT+0x1cc>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d013      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a4a      	ldr	r2, [pc, #296]	@ (80058ec <HAL_DMA_Abort_IT+0x1d0>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d00e      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a49      	ldr	r2, [pc, #292]	@ (80058f0 <HAL_DMA_Abort_IT+0x1d4>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d009      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a47      	ldr	r2, [pc, #284]	@ (80058f4 <HAL_DMA_Abort_IT+0x1d8>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d004      	beq.n	80057e4 <HAL_DMA_Abort_IT+0xc8>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a46      	ldr	r2, [pc, #280]	@ (80058f8 <HAL_DMA_Abort_IT+0x1dc>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d101      	bne.n	80057e8 <HAL_DMA_Abort_IT+0xcc>
 80057e4:	2301      	movs	r3, #1
 80057e6:	e000      	b.n	80057ea <HAL_DMA_Abort_IT+0xce>
 80057e8:	2300      	movs	r3, #0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 8086 	beq.w	80058fc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2204      	movs	r2, #4
 80057f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a2f      	ldr	r2, [pc, #188]	@ (80058bc <HAL_DMA_Abort_IT+0x1a0>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d04a      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a2e      	ldr	r2, [pc, #184]	@ (80058c0 <HAL_DMA_Abort_IT+0x1a4>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d045      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a2c      	ldr	r2, [pc, #176]	@ (80058c4 <HAL_DMA_Abort_IT+0x1a8>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d040      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a2b      	ldr	r2, [pc, #172]	@ (80058c8 <HAL_DMA_Abort_IT+0x1ac>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d03b      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a29      	ldr	r2, [pc, #164]	@ (80058cc <HAL_DMA_Abort_IT+0x1b0>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d036      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a28      	ldr	r2, [pc, #160]	@ (80058d0 <HAL_DMA_Abort_IT+0x1b4>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d031      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a26      	ldr	r2, [pc, #152]	@ (80058d4 <HAL_DMA_Abort_IT+0x1b8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d02c      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a25      	ldr	r2, [pc, #148]	@ (80058d8 <HAL_DMA_Abort_IT+0x1bc>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d027      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a23      	ldr	r2, [pc, #140]	@ (80058dc <HAL_DMA_Abort_IT+0x1c0>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d022      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a22      	ldr	r2, [pc, #136]	@ (80058e0 <HAL_DMA_Abort_IT+0x1c4>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d01d      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a20      	ldr	r2, [pc, #128]	@ (80058e4 <HAL_DMA_Abort_IT+0x1c8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d018      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a1f      	ldr	r2, [pc, #124]	@ (80058e8 <HAL_DMA_Abort_IT+0x1cc>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d013      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a1d      	ldr	r2, [pc, #116]	@ (80058ec <HAL_DMA_Abort_IT+0x1d0>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00e      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a1c      	ldr	r2, [pc, #112]	@ (80058f0 <HAL_DMA_Abort_IT+0x1d4>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d009      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a1a      	ldr	r2, [pc, #104]	@ (80058f4 <HAL_DMA_Abort_IT+0x1d8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d004      	beq.n	8005898 <HAL_DMA_Abort_IT+0x17c>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a19      	ldr	r2, [pc, #100]	@ (80058f8 <HAL_DMA_Abort_IT+0x1dc>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d108      	bne.n	80058aa <HAL_DMA_Abort_IT+0x18e>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0201 	bic.w	r2, r2, #1
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	e178      	b.n	8005b9c <HAL_DMA_Abort_IT+0x480>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f022 0201 	bic.w	r2, r2, #1
 80058b8:	601a      	str	r2, [r3, #0]
 80058ba:	e16f      	b.n	8005b9c <HAL_DMA_Abort_IT+0x480>
 80058bc:	40020010 	.word	0x40020010
 80058c0:	40020028 	.word	0x40020028
 80058c4:	40020040 	.word	0x40020040
 80058c8:	40020058 	.word	0x40020058
 80058cc:	40020070 	.word	0x40020070
 80058d0:	40020088 	.word	0x40020088
 80058d4:	400200a0 	.word	0x400200a0
 80058d8:	400200b8 	.word	0x400200b8
 80058dc:	40020410 	.word	0x40020410
 80058e0:	40020428 	.word	0x40020428
 80058e4:	40020440 	.word	0x40020440
 80058e8:	40020458 	.word	0x40020458
 80058ec:	40020470 	.word	0x40020470
 80058f0:	40020488 	.word	0x40020488
 80058f4:	400204a0 	.word	0x400204a0
 80058f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f022 020e 	bic.w	r2, r2, #14
 800590a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a6c      	ldr	r2, [pc, #432]	@ (8005ac4 <HAL_DMA_Abort_IT+0x3a8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d04a      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a6b      	ldr	r2, [pc, #428]	@ (8005ac8 <HAL_DMA_Abort_IT+0x3ac>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d045      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a69      	ldr	r2, [pc, #420]	@ (8005acc <HAL_DMA_Abort_IT+0x3b0>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d040      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a68      	ldr	r2, [pc, #416]	@ (8005ad0 <HAL_DMA_Abort_IT+0x3b4>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d03b      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a66      	ldr	r2, [pc, #408]	@ (8005ad4 <HAL_DMA_Abort_IT+0x3b8>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d036      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a65      	ldr	r2, [pc, #404]	@ (8005ad8 <HAL_DMA_Abort_IT+0x3bc>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d031      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a63      	ldr	r2, [pc, #396]	@ (8005adc <HAL_DMA_Abort_IT+0x3c0>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d02c      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a62      	ldr	r2, [pc, #392]	@ (8005ae0 <HAL_DMA_Abort_IT+0x3c4>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d027      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a60      	ldr	r2, [pc, #384]	@ (8005ae4 <HAL_DMA_Abort_IT+0x3c8>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d022      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a5f      	ldr	r2, [pc, #380]	@ (8005ae8 <HAL_DMA_Abort_IT+0x3cc>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d01d      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a5d      	ldr	r2, [pc, #372]	@ (8005aec <HAL_DMA_Abort_IT+0x3d0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d018      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a5c      	ldr	r2, [pc, #368]	@ (8005af0 <HAL_DMA_Abort_IT+0x3d4>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d013      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a5a      	ldr	r2, [pc, #360]	@ (8005af4 <HAL_DMA_Abort_IT+0x3d8>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d00e      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a59      	ldr	r2, [pc, #356]	@ (8005af8 <HAL_DMA_Abort_IT+0x3dc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d009      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a57      	ldr	r2, [pc, #348]	@ (8005afc <HAL_DMA_Abort_IT+0x3e0>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d004      	beq.n	80059ac <HAL_DMA_Abort_IT+0x290>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a56      	ldr	r2, [pc, #344]	@ (8005b00 <HAL_DMA_Abort_IT+0x3e4>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d108      	bne.n	80059be <HAL_DMA_Abort_IT+0x2a2>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0201 	bic.w	r2, r2, #1
 80059ba:	601a      	str	r2, [r3, #0]
 80059bc:	e007      	b.n	80059ce <HAL_DMA_Abort_IT+0x2b2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0201 	bic.w	r2, r2, #1
 80059cc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a3c      	ldr	r2, [pc, #240]	@ (8005ac4 <HAL_DMA_Abort_IT+0x3a8>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d072      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a3a      	ldr	r2, [pc, #232]	@ (8005ac8 <HAL_DMA_Abort_IT+0x3ac>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d06d      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a39      	ldr	r2, [pc, #228]	@ (8005acc <HAL_DMA_Abort_IT+0x3b0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d068      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a37      	ldr	r2, [pc, #220]	@ (8005ad0 <HAL_DMA_Abort_IT+0x3b4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d063      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a36      	ldr	r2, [pc, #216]	@ (8005ad4 <HAL_DMA_Abort_IT+0x3b8>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d05e      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a34      	ldr	r2, [pc, #208]	@ (8005ad8 <HAL_DMA_Abort_IT+0x3bc>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d059      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a33      	ldr	r2, [pc, #204]	@ (8005adc <HAL_DMA_Abort_IT+0x3c0>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d054      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a31      	ldr	r2, [pc, #196]	@ (8005ae0 <HAL_DMA_Abort_IT+0x3c4>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d04f      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a30      	ldr	r2, [pc, #192]	@ (8005ae4 <HAL_DMA_Abort_IT+0x3c8>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d04a      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae8 <HAL_DMA_Abort_IT+0x3cc>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d045      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a2d      	ldr	r2, [pc, #180]	@ (8005aec <HAL_DMA_Abort_IT+0x3d0>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d040      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a2b      	ldr	r2, [pc, #172]	@ (8005af0 <HAL_DMA_Abort_IT+0x3d4>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d03b      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a2a      	ldr	r2, [pc, #168]	@ (8005af4 <HAL_DMA_Abort_IT+0x3d8>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d036      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a28      	ldr	r2, [pc, #160]	@ (8005af8 <HAL_DMA_Abort_IT+0x3dc>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d031      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a27      	ldr	r2, [pc, #156]	@ (8005afc <HAL_DMA_Abort_IT+0x3e0>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d02c      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a25      	ldr	r2, [pc, #148]	@ (8005b00 <HAL_DMA_Abort_IT+0x3e4>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d027      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a24      	ldr	r2, [pc, #144]	@ (8005b04 <HAL_DMA_Abort_IT+0x3e8>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d022      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a22      	ldr	r2, [pc, #136]	@ (8005b08 <HAL_DMA_Abort_IT+0x3ec>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d01d      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a21      	ldr	r2, [pc, #132]	@ (8005b0c <HAL_DMA_Abort_IT+0x3f0>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d018      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1f      	ldr	r2, [pc, #124]	@ (8005b10 <HAL_DMA_Abort_IT+0x3f4>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d013      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8005b14 <HAL_DMA_Abort_IT+0x3f8>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d00e      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b18 <HAL_DMA_Abort_IT+0x3fc>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d009      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a1b      	ldr	r2, [pc, #108]	@ (8005b1c <HAL_DMA_Abort_IT+0x400>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d004      	beq.n	8005abe <HAL_DMA_Abort_IT+0x3a2>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a19      	ldr	r2, [pc, #100]	@ (8005b20 <HAL_DMA_Abort_IT+0x404>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d132      	bne.n	8005b24 <HAL_DMA_Abort_IT+0x408>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e031      	b.n	8005b26 <HAL_DMA_Abort_IT+0x40a>
 8005ac2:	bf00      	nop
 8005ac4:	40020010 	.word	0x40020010
 8005ac8:	40020028 	.word	0x40020028
 8005acc:	40020040 	.word	0x40020040
 8005ad0:	40020058 	.word	0x40020058
 8005ad4:	40020070 	.word	0x40020070
 8005ad8:	40020088 	.word	0x40020088
 8005adc:	400200a0 	.word	0x400200a0
 8005ae0:	400200b8 	.word	0x400200b8
 8005ae4:	40020410 	.word	0x40020410
 8005ae8:	40020428 	.word	0x40020428
 8005aec:	40020440 	.word	0x40020440
 8005af0:	40020458 	.word	0x40020458
 8005af4:	40020470 	.word	0x40020470
 8005af8:	40020488 	.word	0x40020488
 8005afc:	400204a0 	.word	0x400204a0
 8005b00:	400204b8 	.word	0x400204b8
 8005b04:	58025408 	.word	0x58025408
 8005b08:	5802541c 	.word	0x5802541c
 8005b0c:	58025430 	.word	0x58025430
 8005b10:	58025444 	.word	0x58025444
 8005b14:	58025458 	.word	0x58025458
 8005b18:	5802546c 	.word	0x5802546c
 8005b1c:	58025480 	.word	0x58025480
 8005b20:	58025494 	.word	0x58025494
 8005b24:	2300      	movs	r3, #0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d028      	beq.n	8005b7c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b38:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b44:	f003 031f 	and.w	r3, r3, #31
 8005b48:	2201      	movs	r2, #1
 8005b4a:	409a      	lsls	r2, r3
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005b58:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00c      	beq.n	8005b7c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b70:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005b7a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d003      	beq.n	8005b9c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop

08005ba8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b08a      	sub	sp, #40	@ 0x28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005bb4:	4b67      	ldr	r3, [pc, #412]	@ (8005d54 <HAL_DMA_IRQHandler+0x1ac>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a67      	ldr	r2, [pc, #412]	@ (8005d58 <HAL_DMA_IRQHandler+0x1b0>)
 8005bba:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbe:	0a9b      	lsrs	r3, r3, #10
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bcc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a5f      	ldr	r2, [pc, #380]	@ (8005d5c <HAL_DMA_IRQHandler+0x1b4>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d04a      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a5d      	ldr	r2, [pc, #372]	@ (8005d60 <HAL_DMA_IRQHandler+0x1b8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d045      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a5c      	ldr	r2, [pc, #368]	@ (8005d64 <HAL_DMA_IRQHandler+0x1bc>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d040      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a5a      	ldr	r2, [pc, #360]	@ (8005d68 <HAL_DMA_IRQHandler+0x1c0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d03b      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a59      	ldr	r2, [pc, #356]	@ (8005d6c <HAL_DMA_IRQHandler+0x1c4>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d036      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a57      	ldr	r2, [pc, #348]	@ (8005d70 <HAL_DMA_IRQHandler+0x1c8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d031      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a56      	ldr	r2, [pc, #344]	@ (8005d74 <HAL_DMA_IRQHandler+0x1cc>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d02c      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a54      	ldr	r2, [pc, #336]	@ (8005d78 <HAL_DMA_IRQHandler+0x1d0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d027      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a53      	ldr	r2, [pc, #332]	@ (8005d7c <HAL_DMA_IRQHandler+0x1d4>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d022      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a51      	ldr	r2, [pc, #324]	@ (8005d80 <HAL_DMA_IRQHandler+0x1d8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d01d      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a50      	ldr	r2, [pc, #320]	@ (8005d84 <HAL_DMA_IRQHandler+0x1dc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d018      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a4e      	ldr	r2, [pc, #312]	@ (8005d88 <HAL_DMA_IRQHandler+0x1e0>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d013      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a4d      	ldr	r2, [pc, #308]	@ (8005d8c <HAL_DMA_IRQHandler+0x1e4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d00e      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a4b      	ldr	r2, [pc, #300]	@ (8005d90 <HAL_DMA_IRQHandler+0x1e8>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d009      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a4a      	ldr	r2, [pc, #296]	@ (8005d94 <HAL_DMA_IRQHandler+0x1ec>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d004      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xd2>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a48      	ldr	r2, [pc, #288]	@ (8005d98 <HAL_DMA_IRQHandler+0x1f0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d101      	bne.n	8005c7e <HAL_DMA_IRQHandler+0xd6>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e000      	b.n	8005c80 <HAL_DMA_IRQHandler+0xd8>
 8005c7e:	2300      	movs	r3, #0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 842b 	beq.w	80064dc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c8a:	f003 031f 	and.w	r3, r3, #31
 8005c8e:	2208      	movs	r2, #8
 8005c90:	409a      	lsls	r2, r3
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	4013      	ands	r3, r2
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 80a2 	beq.w	8005de0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a2e      	ldr	r2, [pc, #184]	@ (8005d5c <HAL_DMA_IRQHandler+0x1b4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d04a      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a2d      	ldr	r2, [pc, #180]	@ (8005d60 <HAL_DMA_IRQHandler+0x1b8>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d045      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a2b      	ldr	r2, [pc, #172]	@ (8005d64 <HAL_DMA_IRQHandler+0x1bc>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d040      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005d68 <HAL_DMA_IRQHandler+0x1c0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d03b      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a28      	ldr	r2, [pc, #160]	@ (8005d6c <HAL_DMA_IRQHandler+0x1c4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d036      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a27      	ldr	r2, [pc, #156]	@ (8005d70 <HAL_DMA_IRQHandler+0x1c8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d031      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a25      	ldr	r2, [pc, #148]	@ (8005d74 <HAL_DMA_IRQHandler+0x1cc>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d02c      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a24      	ldr	r2, [pc, #144]	@ (8005d78 <HAL_DMA_IRQHandler+0x1d0>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d027      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a22      	ldr	r2, [pc, #136]	@ (8005d7c <HAL_DMA_IRQHandler+0x1d4>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d022      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a21      	ldr	r2, [pc, #132]	@ (8005d80 <HAL_DMA_IRQHandler+0x1d8>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d01d      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a1f      	ldr	r2, [pc, #124]	@ (8005d84 <HAL_DMA_IRQHandler+0x1dc>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d018      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8005d88 <HAL_DMA_IRQHandler+0x1e0>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d013      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <HAL_DMA_IRQHandler+0x1e4>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00e      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a1b      	ldr	r2, [pc, #108]	@ (8005d90 <HAL_DMA_IRQHandler+0x1e8>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d009      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a19      	ldr	r2, [pc, #100]	@ (8005d94 <HAL_DMA_IRQHandler+0x1ec>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d004      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x194>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a18      	ldr	r2, [pc, #96]	@ (8005d98 <HAL_DMA_IRQHandler+0x1f0>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d12f      	bne.n	8005d9c <HAL_DMA_IRQHandler+0x1f4>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0304 	and.w	r3, r3, #4
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	bf14      	ite	ne
 8005d4a:	2301      	movne	r3, #1
 8005d4c:	2300      	moveq	r3, #0
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	e02e      	b.n	8005db0 <HAL_DMA_IRQHandler+0x208>
 8005d52:	bf00      	nop
 8005d54:	24000038 	.word	0x24000038
 8005d58:	1b4e81b5 	.word	0x1b4e81b5
 8005d5c:	40020010 	.word	0x40020010
 8005d60:	40020028 	.word	0x40020028
 8005d64:	40020040 	.word	0x40020040
 8005d68:	40020058 	.word	0x40020058
 8005d6c:	40020070 	.word	0x40020070
 8005d70:	40020088 	.word	0x40020088
 8005d74:	400200a0 	.word	0x400200a0
 8005d78:	400200b8 	.word	0x400200b8
 8005d7c:	40020410 	.word	0x40020410
 8005d80:	40020428 	.word	0x40020428
 8005d84:	40020440 	.word	0x40020440
 8005d88:	40020458 	.word	0x40020458
 8005d8c:	40020470 	.word	0x40020470
 8005d90:	40020488 	.word	0x40020488
 8005d94:	400204a0 	.word	0x400204a0
 8005d98:	400204b8 	.word	0x400204b8
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0308 	and.w	r3, r3, #8
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	bf14      	ite	ne
 8005daa:	2301      	movne	r3, #1
 8005dac:	2300      	moveq	r3, #0
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d015      	beq.n	8005de0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f022 0204 	bic.w	r2, r2, #4
 8005dc2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc8:	f003 031f 	and.w	r3, r3, #31
 8005dcc:	2208      	movs	r2, #8
 8005dce:	409a      	lsls	r2, r3
 8005dd0:	6a3b      	ldr	r3, [r7, #32]
 8005dd2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd8:	f043 0201 	orr.w	r2, r3, #1
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de4:	f003 031f 	and.w	r3, r3, #31
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	fa22 f303 	lsr.w	r3, r2, r3
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d06e      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a69      	ldr	r2, [pc, #420]	@ (8005fa0 <HAL_DMA_IRQHandler+0x3f8>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d04a      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a67      	ldr	r2, [pc, #412]	@ (8005fa4 <HAL_DMA_IRQHandler+0x3fc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d045      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a66      	ldr	r2, [pc, #408]	@ (8005fa8 <HAL_DMA_IRQHandler+0x400>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d040      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a64      	ldr	r2, [pc, #400]	@ (8005fac <HAL_DMA_IRQHandler+0x404>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d03b      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a63      	ldr	r2, [pc, #396]	@ (8005fb0 <HAL_DMA_IRQHandler+0x408>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d036      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a61      	ldr	r2, [pc, #388]	@ (8005fb4 <HAL_DMA_IRQHandler+0x40c>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d031      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a60      	ldr	r2, [pc, #384]	@ (8005fb8 <HAL_DMA_IRQHandler+0x410>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d02c      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a5e      	ldr	r2, [pc, #376]	@ (8005fbc <HAL_DMA_IRQHandler+0x414>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d027      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a5d      	ldr	r2, [pc, #372]	@ (8005fc0 <HAL_DMA_IRQHandler+0x418>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d022      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a5b      	ldr	r2, [pc, #364]	@ (8005fc4 <HAL_DMA_IRQHandler+0x41c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d01d      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a5a      	ldr	r2, [pc, #360]	@ (8005fc8 <HAL_DMA_IRQHandler+0x420>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d018      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a58      	ldr	r2, [pc, #352]	@ (8005fcc <HAL_DMA_IRQHandler+0x424>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d013      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a57      	ldr	r2, [pc, #348]	@ (8005fd0 <HAL_DMA_IRQHandler+0x428>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d00e      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a55      	ldr	r2, [pc, #340]	@ (8005fd4 <HAL_DMA_IRQHandler+0x42c>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d009      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a54      	ldr	r2, [pc, #336]	@ (8005fd8 <HAL_DMA_IRQHandler+0x430>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d004      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x2ee>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a52      	ldr	r2, [pc, #328]	@ (8005fdc <HAL_DMA_IRQHandler+0x434>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d10a      	bne.n	8005eac <HAL_DMA_IRQHandler+0x304>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	bf14      	ite	ne
 8005ea4:	2301      	movne	r3, #1
 8005ea6:	2300      	moveq	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	e003      	b.n	8005eb4 <HAL_DMA_IRQHandler+0x30c>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00d      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ebc:	f003 031f 	and.w	r3, r3, #31
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	409a      	lsls	r2, r3
 8005ec4:	6a3b      	ldr	r3, [r7, #32]
 8005ec6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ecc:	f043 0202 	orr.w	r2, r3, #2
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ed8:	f003 031f 	and.w	r3, r3, #31
 8005edc:	2204      	movs	r2, #4
 8005ede:	409a      	lsls	r2, r3
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 808f 	beq.w	8006008 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa0 <HAL_DMA_IRQHandler+0x3f8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d04a      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8005fa4 <HAL_DMA_IRQHandler+0x3fc>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d045      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a29      	ldr	r2, [pc, #164]	@ (8005fa8 <HAL_DMA_IRQHandler+0x400>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d040      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a27      	ldr	r2, [pc, #156]	@ (8005fac <HAL_DMA_IRQHandler+0x404>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d03b      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a26      	ldr	r2, [pc, #152]	@ (8005fb0 <HAL_DMA_IRQHandler+0x408>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d036      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a24      	ldr	r2, [pc, #144]	@ (8005fb4 <HAL_DMA_IRQHandler+0x40c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d031      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a23      	ldr	r2, [pc, #140]	@ (8005fb8 <HAL_DMA_IRQHandler+0x410>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d02c      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a21      	ldr	r2, [pc, #132]	@ (8005fbc <HAL_DMA_IRQHandler+0x414>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d027      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a20      	ldr	r2, [pc, #128]	@ (8005fc0 <HAL_DMA_IRQHandler+0x418>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d022      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc4 <HAL_DMA_IRQHandler+0x41c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d01d      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc8 <HAL_DMA_IRQHandler+0x420>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d018      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fcc <HAL_DMA_IRQHandler+0x424>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d013      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a1a      	ldr	r2, [pc, #104]	@ (8005fd0 <HAL_DMA_IRQHandler+0x428>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00e      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a18      	ldr	r2, [pc, #96]	@ (8005fd4 <HAL_DMA_IRQHandler+0x42c>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d009      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a17      	ldr	r2, [pc, #92]	@ (8005fd8 <HAL_DMA_IRQHandler+0x430>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d004      	beq.n	8005f8a <HAL_DMA_IRQHandler+0x3e2>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a15      	ldr	r2, [pc, #84]	@ (8005fdc <HAL_DMA_IRQHandler+0x434>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d12a      	bne.n	8005fe0 <HAL_DMA_IRQHandler+0x438>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bf14      	ite	ne
 8005f98:	2301      	movne	r3, #1
 8005f9a:	2300      	moveq	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	e023      	b.n	8005fe8 <HAL_DMA_IRQHandler+0x440>
 8005fa0:	40020010 	.word	0x40020010
 8005fa4:	40020028 	.word	0x40020028
 8005fa8:	40020040 	.word	0x40020040
 8005fac:	40020058 	.word	0x40020058
 8005fb0:	40020070 	.word	0x40020070
 8005fb4:	40020088 	.word	0x40020088
 8005fb8:	400200a0 	.word	0x400200a0
 8005fbc:	400200b8 	.word	0x400200b8
 8005fc0:	40020410 	.word	0x40020410
 8005fc4:	40020428 	.word	0x40020428
 8005fc8:	40020440 	.word	0x40020440
 8005fcc:	40020458 	.word	0x40020458
 8005fd0:	40020470 	.word	0x40020470
 8005fd4:	40020488 	.word	0x40020488
 8005fd8:	400204a0 	.word	0x400204a0
 8005fdc:	400204b8 	.word	0x400204b8
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00d      	beq.n	8006008 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ff0:	f003 031f 	and.w	r3, r3, #31
 8005ff4:	2204      	movs	r2, #4
 8005ff6:	409a      	lsls	r2, r3
 8005ff8:	6a3b      	ldr	r3, [r7, #32]
 8005ffa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006000:	f043 0204 	orr.w	r2, r3, #4
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800600c:	f003 031f 	and.w	r3, r3, #31
 8006010:	2210      	movs	r2, #16
 8006012:	409a      	lsls	r2, r3
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	4013      	ands	r3, r2
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 80a6 	beq.w	800616a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a85      	ldr	r2, [pc, #532]	@ (8006238 <HAL_DMA_IRQHandler+0x690>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d04a      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a83      	ldr	r2, [pc, #524]	@ (800623c <HAL_DMA_IRQHandler+0x694>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d045      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a82      	ldr	r2, [pc, #520]	@ (8006240 <HAL_DMA_IRQHandler+0x698>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d040      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a80      	ldr	r2, [pc, #512]	@ (8006244 <HAL_DMA_IRQHandler+0x69c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d03b      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a7f      	ldr	r2, [pc, #508]	@ (8006248 <HAL_DMA_IRQHandler+0x6a0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d036      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a7d      	ldr	r2, [pc, #500]	@ (800624c <HAL_DMA_IRQHandler+0x6a4>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d031      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a7c      	ldr	r2, [pc, #496]	@ (8006250 <HAL_DMA_IRQHandler+0x6a8>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d02c      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a7a      	ldr	r2, [pc, #488]	@ (8006254 <HAL_DMA_IRQHandler+0x6ac>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d027      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a79      	ldr	r2, [pc, #484]	@ (8006258 <HAL_DMA_IRQHandler+0x6b0>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d022      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a77      	ldr	r2, [pc, #476]	@ (800625c <HAL_DMA_IRQHandler+0x6b4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d01d      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a76      	ldr	r2, [pc, #472]	@ (8006260 <HAL_DMA_IRQHandler+0x6b8>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d018      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a74      	ldr	r2, [pc, #464]	@ (8006264 <HAL_DMA_IRQHandler+0x6bc>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d013      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a73      	ldr	r2, [pc, #460]	@ (8006268 <HAL_DMA_IRQHandler+0x6c0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d00e      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a71      	ldr	r2, [pc, #452]	@ (800626c <HAL_DMA_IRQHandler+0x6c4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d009      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a70      	ldr	r2, [pc, #448]	@ (8006270 <HAL_DMA_IRQHandler+0x6c8>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d004      	beq.n	80060be <HAL_DMA_IRQHandler+0x516>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a6e      	ldr	r2, [pc, #440]	@ (8006274 <HAL_DMA_IRQHandler+0x6cc>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d10a      	bne.n	80060d4 <HAL_DMA_IRQHandler+0x52c>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0308 	and.w	r3, r3, #8
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bf14      	ite	ne
 80060cc:	2301      	movne	r3, #1
 80060ce:	2300      	moveq	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	e009      	b.n	80060e8 <HAL_DMA_IRQHandler+0x540>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0304 	and.w	r3, r3, #4
 80060de:	2b00      	cmp	r3, #0
 80060e0:	bf14      	ite	ne
 80060e2:	2301      	movne	r3, #1
 80060e4:	2300      	moveq	r3, #0
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d03e      	beq.n	800616a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f0:	f003 031f 	and.w	r3, r3, #31
 80060f4:	2210      	movs	r2, #16
 80060f6:	409a      	lsls	r2, r3
 80060f8:	6a3b      	ldr	r3, [r7, #32]
 80060fa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d018      	beq.n	800613c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d108      	bne.n	800612a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611c:	2b00      	cmp	r3, #0
 800611e:	d024      	beq.n	800616a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	4798      	blx	r3
 8006128:	e01f      	b.n	800616a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800612e:	2b00      	cmp	r3, #0
 8006130:	d01b      	beq.n	800616a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	4798      	blx	r3
 800613a:	e016      	b.n	800616a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006146:	2b00      	cmp	r3, #0
 8006148:	d107      	bne.n	800615a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0208 	bic.w	r2, r2, #8
 8006158:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800616e:	f003 031f 	and.w	r3, r3, #31
 8006172:	2220      	movs	r2, #32
 8006174:	409a      	lsls	r2, r3
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	4013      	ands	r3, r2
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 8110 	beq.w	80063a0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a2c      	ldr	r2, [pc, #176]	@ (8006238 <HAL_DMA_IRQHandler+0x690>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d04a      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a2b      	ldr	r2, [pc, #172]	@ (800623c <HAL_DMA_IRQHandler+0x694>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d045      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a29      	ldr	r2, [pc, #164]	@ (8006240 <HAL_DMA_IRQHandler+0x698>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d040      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a28      	ldr	r2, [pc, #160]	@ (8006244 <HAL_DMA_IRQHandler+0x69c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d03b      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a26      	ldr	r2, [pc, #152]	@ (8006248 <HAL_DMA_IRQHandler+0x6a0>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d036      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a25      	ldr	r2, [pc, #148]	@ (800624c <HAL_DMA_IRQHandler+0x6a4>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d031      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a23      	ldr	r2, [pc, #140]	@ (8006250 <HAL_DMA_IRQHandler+0x6a8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d02c      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a22      	ldr	r2, [pc, #136]	@ (8006254 <HAL_DMA_IRQHandler+0x6ac>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d027      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a20      	ldr	r2, [pc, #128]	@ (8006258 <HAL_DMA_IRQHandler+0x6b0>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d022      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1f      	ldr	r2, [pc, #124]	@ (800625c <HAL_DMA_IRQHandler+0x6b4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d01d      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006260 <HAL_DMA_IRQHandler+0x6b8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d018      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006264 <HAL_DMA_IRQHandler+0x6bc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d013      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006268 <HAL_DMA_IRQHandler+0x6c0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d00e      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a19      	ldr	r2, [pc, #100]	@ (800626c <HAL_DMA_IRQHandler+0x6c4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d009      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a17      	ldr	r2, [pc, #92]	@ (8006270 <HAL_DMA_IRQHandler+0x6c8>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d004      	beq.n	8006220 <HAL_DMA_IRQHandler+0x678>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a16      	ldr	r2, [pc, #88]	@ (8006274 <HAL_DMA_IRQHandler+0x6cc>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d12b      	bne.n	8006278 <HAL_DMA_IRQHandler+0x6d0>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0310 	and.w	r3, r3, #16
 800622a:	2b00      	cmp	r3, #0
 800622c:	bf14      	ite	ne
 800622e:	2301      	movne	r3, #1
 8006230:	2300      	moveq	r3, #0
 8006232:	b2db      	uxtb	r3, r3
 8006234:	e02a      	b.n	800628c <HAL_DMA_IRQHandler+0x6e4>
 8006236:	bf00      	nop
 8006238:	40020010 	.word	0x40020010
 800623c:	40020028 	.word	0x40020028
 8006240:	40020040 	.word	0x40020040
 8006244:	40020058 	.word	0x40020058
 8006248:	40020070 	.word	0x40020070
 800624c:	40020088 	.word	0x40020088
 8006250:	400200a0 	.word	0x400200a0
 8006254:	400200b8 	.word	0x400200b8
 8006258:	40020410 	.word	0x40020410
 800625c:	40020428 	.word	0x40020428
 8006260:	40020440 	.word	0x40020440
 8006264:	40020458 	.word	0x40020458
 8006268:	40020470 	.word	0x40020470
 800626c:	40020488 	.word	0x40020488
 8006270:	400204a0 	.word	0x400204a0
 8006274:	400204b8 	.word	0x400204b8
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0302 	and.w	r3, r3, #2
 8006282:	2b00      	cmp	r3, #0
 8006284:	bf14      	ite	ne
 8006286:	2301      	movne	r3, #1
 8006288:	2300      	moveq	r3, #0
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 8087 	beq.w	80063a0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006296:	f003 031f 	and.w	r3, r3, #31
 800629a:	2220      	movs	r2, #32
 800629c:	409a      	lsls	r2, r3
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b04      	cmp	r3, #4
 80062ac:	d139      	bne.n	8006322 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0216 	bic.w	r2, r2, #22
 80062bc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695a      	ldr	r2, [r3, #20]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062cc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d103      	bne.n	80062de <HAL_DMA_IRQHandler+0x736>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d007      	beq.n	80062ee <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 0208 	bic.w	r2, r2, #8
 80062ec:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	223f      	movs	r2, #63	@ 0x3f
 80062f8:	409a      	lsls	r2, r3
 80062fa:	6a3b      	ldr	r3, [r7, #32]
 80062fc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006312:	2b00      	cmp	r3, #0
 8006314:	f000 834a 	beq.w	80069ac <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	4798      	blx	r3
          }
          return;
 8006320:	e344      	b.n	80069ac <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d018      	beq.n	8006362 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d108      	bne.n	8006350 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006342:	2b00      	cmp	r3, #0
 8006344:	d02c      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	4798      	blx	r3
 800634e:	e027      	b.n	80063a0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006354:	2b00      	cmp	r3, #0
 8006356:	d023      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	4798      	blx	r3
 8006360:	e01e      	b.n	80063a0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800636c:	2b00      	cmp	r3, #0
 800636e:	d10f      	bne.n	8006390 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 0210 	bic.w	r2, r2, #16
 800637e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	2b00      	cmp	r3, #0
 8006396:	d003      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 8306 	beq.w	80069b6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f000 8088 	beq.w	80064c8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2204      	movs	r2, #4
 80063bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a7a      	ldr	r2, [pc, #488]	@ (80065b0 <HAL_DMA_IRQHandler+0xa08>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d04a      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a79      	ldr	r2, [pc, #484]	@ (80065b4 <HAL_DMA_IRQHandler+0xa0c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d045      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a77      	ldr	r2, [pc, #476]	@ (80065b8 <HAL_DMA_IRQHandler+0xa10>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d040      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a76      	ldr	r2, [pc, #472]	@ (80065bc <HAL_DMA_IRQHandler+0xa14>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d03b      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a74      	ldr	r2, [pc, #464]	@ (80065c0 <HAL_DMA_IRQHandler+0xa18>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d036      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a73      	ldr	r2, [pc, #460]	@ (80065c4 <HAL_DMA_IRQHandler+0xa1c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d031      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a71      	ldr	r2, [pc, #452]	@ (80065c8 <HAL_DMA_IRQHandler+0xa20>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d02c      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a70      	ldr	r2, [pc, #448]	@ (80065cc <HAL_DMA_IRQHandler+0xa24>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d027      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a6e      	ldr	r2, [pc, #440]	@ (80065d0 <HAL_DMA_IRQHandler+0xa28>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d022      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a6d      	ldr	r2, [pc, #436]	@ (80065d4 <HAL_DMA_IRQHandler+0xa2c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d01d      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a6b      	ldr	r2, [pc, #428]	@ (80065d8 <HAL_DMA_IRQHandler+0xa30>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d018      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a6a      	ldr	r2, [pc, #424]	@ (80065dc <HAL_DMA_IRQHandler+0xa34>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d013      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a68      	ldr	r2, [pc, #416]	@ (80065e0 <HAL_DMA_IRQHandler+0xa38>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d00e      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a67      	ldr	r2, [pc, #412]	@ (80065e4 <HAL_DMA_IRQHandler+0xa3c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d009      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a65      	ldr	r2, [pc, #404]	@ (80065e8 <HAL_DMA_IRQHandler+0xa40>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d004      	beq.n	8006460 <HAL_DMA_IRQHandler+0x8b8>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a64      	ldr	r2, [pc, #400]	@ (80065ec <HAL_DMA_IRQHandler+0xa44>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d108      	bne.n	8006472 <HAL_DMA_IRQHandler+0x8ca>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0201 	bic.w	r2, r2, #1
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	e007      	b.n	8006482 <HAL_DMA_IRQHandler+0x8da>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f022 0201 	bic.w	r2, r2, #1
 8006480:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	3301      	adds	r3, #1
 8006486:	60fb      	str	r3, [r7, #12]
 8006488:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800648a:	429a      	cmp	r2, r3
 800648c:	d307      	bcc.n	800649e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1f2      	bne.n	8006482 <HAL_DMA_IRQHandler+0x8da>
 800649c:	e000      	b.n	80064a0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800649e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d004      	beq.n	80064b8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2203      	movs	r2, #3
 80064b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80064b6:	e003      	b.n	80064c0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 8272 	beq.w	80069b6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	4798      	blx	r3
 80064da:	e26c      	b.n	80069b6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a43      	ldr	r2, [pc, #268]	@ (80065f0 <HAL_DMA_IRQHandler+0xa48>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d022      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a42      	ldr	r2, [pc, #264]	@ (80065f4 <HAL_DMA_IRQHandler+0xa4c>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d01d      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a40      	ldr	r2, [pc, #256]	@ (80065f8 <HAL_DMA_IRQHandler+0xa50>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d018      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a3f      	ldr	r2, [pc, #252]	@ (80065fc <HAL_DMA_IRQHandler+0xa54>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d013      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a3d      	ldr	r2, [pc, #244]	@ (8006600 <HAL_DMA_IRQHandler+0xa58>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d00e      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a3c      	ldr	r2, [pc, #240]	@ (8006604 <HAL_DMA_IRQHandler+0xa5c>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d009      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a3a      	ldr	r2, [pc, #232]	@ (8006608 <HAL_DMA_IRQHandler+0xa60>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d004      	beq.n	800652c <HAL_DMA_IRQHandler+0x984>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a39      	ldr	r2, [pc, #228]	@ (800660c <HAL_DMA_IRQHandler+0xa64>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d101      	bne.n	8006530 <HAL_DMA_IRQHandler+0x988>
 800652c:	2301      	movs	r3, #1
 800652e:	e000      	b.n	8006532 <HAL_DMA_IRQHandler+0x98a>
 8006530:	2300      	movs	r3, #0
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 823f 	beq.w	80069b6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006544:	f003 031f 	and.w	r3, r3, #31
 8006548:	2204      	movs	r2, #4
 800654a:	409a      	lsls	r2, r3
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	4013      	ands	r3, r2
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 80cd 	beq.w	80066f0 <HAL_DMA_IRQHandler+0xb48>
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 80c7 	beq.w	80066f0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006566:	f003 031f 	and.w	r3, r3, #31
 800656a:	2204      	movs	r2, #4
 800656c:	409a      	lsls	r2, r3
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d049      	beq.n	8006610 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d109      	bne.n	800659a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 8210 	beq.w	80069b0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006598:	e20a      	b.n	80069b0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f000 8206 	beq.w	80069b0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065ac:	e200      	b.n	80069b0 <HAL_DMA_IRQHandler+0xe08>
 80065ae:	bf00      	nop
 80065b0:	40020010 	.word	0x40020010
 80065b4:	40020028 	.word	0x40020028
 80065b8:	40020040 	.word	0x40020040
 80065bc:	40020058 	.word	0x40020058
 80065c0:	40020070 	.word	0x40020070
 80065c4:	40020088 	.word	0x40020088
 80065c8:	400200a0 	.word	0x400200a0
 80065cc:	400200b8 	.word	0x400200b8
 80065d0:	40020410 	.word	0x40020410
 80065d4:	40020428 	.word	0x40020428
 80065d8:	40020440 	.word	0x40020440
 80065dc:	40020458 	.word	0x40020458
 80065e0:	40020470 	.word	0x40020470
 80065e4:	40020488 	.word	0x40020488
 80065e8:	400204a0 	.word	0x400204a0
 80065ec:	400204b8 	.word	0x400204b8
 80065f0:	58025408 	.word	0x58025408
 80065f4:	5802541c 	.word	0x5802541c
 80065f8:	58025430 	.word	0x58025430
 80065fc:	58025444 	.word	0x58025444
 8006600:	58025458 	.word	0x58025458
 8006604:	5802546c 	.word	0x5802546c
 8006608:	58025480 	.word	0x58025480
 800660c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d160      	bne.n	80066dc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a7f      	ldr	r2, [pc, #508]	@ (800681c <HAL_DMA_IRQHandler+0xc74>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d04a      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a7d      	ldr	r2, [pc, #500]	@ (8006820 <HAL_DMA_IRQHandler+0xc78>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d045      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a7c      	ldr	r2, [pc, #496]	@ (8006824 <HAL_DMA_IRQHandler+0xc7c>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d040      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a7a      	ldr	r2, [pc, #488]	@ (8006828 <HAL_DMA_IRQHandler+0xc80>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d03b      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a79      	ldr	r2, [pc, #484]	@ (800682c <HAL_DMA_IRQHandler+0xc84>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d036      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a77      	ldr	r2, [pc, #476]	@ (8006830 <HAL_DMA_IRQHandler+0xc88>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d031      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a76      	ldr	r2, [pc, #472]	@ (8006834 <HAL_DMA_IRQHandler+0xc8c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d02c      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a74      	ldr	r2, [pc, #464]	@ (8006838 <HAL_DMA_IRQHandler+0xc90>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d027      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a73      	ldr	r2, [pc, #460]	@ (800683c <HAL_DMA_IRQHandler+0xc94>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d022      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a71      	ldr	r2, [pc, #452]	@ (8006840 <HAL_DMA_IRQHandler+0xc98>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d01d      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a70      	ldr	r2, [pc, #448]	@ (8006844 <HAL_DMA_IRQHandler+0xc9c>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d018      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a6e      	ldr	r2, [pc, #440]	@ (8006848 <HAL_DMA_IRQHandler+0xca0>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d013      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a6d      	ldr	r2, [pc, #436]	@ (800684c <HAL_DMA_IRQHandler+0xca4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d00e      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a6b      	ldr	r2, [pc, #428]	@ (8006850 <HAL_DMA_IRQHandler+0xca8>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d009      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a6a      	ldr	r2, [pc, #424]	@ (8006854 <HAL_DMA_IRQHandler+0xcac>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d004      	beq.n	80066ba <HAL_DMA_IRQHandler+0xb12>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a68      	ldr	r2, [pc, #416]	@ (8006858 <HAL_DMA_IRQHandler+0xcb0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d108      	bne.n	80066cc <HAL_DMA_IRQHandler+0xb24>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f022 0208 	bic.w	r2, r2, #8
 80066c8:	601a      	str	r2, [r3, #0]
 80066ca:	e007      	b.n	80066dc <HAL_DMA_IRQHandler+0xb34>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f022 0204 	bic.w	r2, r2, #4
 80066da:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 8165 	beq.w	80069b0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066ee:	e15f      	b.n	80069b0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	2202      	movs	r2, #2
 80066fa:	409a      	lsls	r2, r3
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	4013      	ands	r3, r2
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 80c5 	beq.w	8006890 <HAL_DMA_IRQHandler+0xce8>
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 80bf 	beq.w	8006890 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006716:	f003 031f 	and.w	r3, r3, #31
 800671a:	2202      	movs	r2, #2
 800671c:	409a      	lsls	r2, r3
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d018      	beq.n	800675e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d109      	bne.n	800674a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 813a 	beq.w	80069b4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006748:	e134      	b.n	80069b4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800674e:	2b00      	cmp	r3, #0
 8006750:	f000 8130 	beq.w	80069b4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800675c:	e12a      	b.n	80069b4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	f003 0320 	and.w	r3, r3, #32
 8006764:	2b00      	cmp	r3, #0
 8006766:	f040 8089 	bne.w	800687c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a2b      	ldr	r2, [pc, #172]	@ (800681c <HAL_DMA_IRQHandler+0xc74>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d04a      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a29      	ldr	r2, [pc, #164]	@ (8006820 <HAL_DMA_IRQHandler+0xc78>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d045      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a28      	ldr	r2, [pc, #160]	@ (8006824 <HAL_DMA_IRQHandler+0xc7c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d040      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a26      	ldr	r2, [pc, #152]	@ (8006828 <HAL_DMA_IRQHandler+0xc80>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d03b      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a25      	ldr	r2, [pc, #148]	@ (800682c <HAL_DMA_IRQHandler+0xc84>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d036      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a23      	ldr	r2, [pc, #140]	@ (8006830 <HAL_DMA_IRQHandler+0xc88>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d031      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a22      	ldr	r2, [pc, #136]	@ (8006834 <HAL_DMA_IRQHandler+0xc8c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d02c      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a20      	ldr	r2, [pc, #128]	@ (8006838 <HAL_DMA_IRQHandler+0xc90>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d027      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a1f      	ldr	r2, [pc, #124]	@ (800683c <HAL_DMA_IRQHandler+0xc94>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d022      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006840 <HAL_DMA_IRQHandler+0xc98>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d01d      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a1c      	ldr	r2, [pc, #112]	@ (8006844 <HAL_DMA_IRQHandler+0xc9c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d018      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006848 <HAL_DMA_IRQHandler+0xca0>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d013      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a19      	ldr	r2, [pc, #100]	@ (800684c <HAL_DMA_IRQHandler+0xca4>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d00e      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a17      	ldr	r2, [pc, #92]	@ (8006850 <HAL_DMA_IRQHandler+0xca8>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d009      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a16      	ldr	r2, [pc, #88]	@ (8006854 <HAL_DMA_IRQHandler+0xcac>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d004      	beq.n	800680a <HAL_DMA_IRQHandler+0xc62>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a14      	ldr	r2, [pc, #80]	@ (8006858 <HAL_DMA_IRQHandler+0xcb0>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d128      	bne.n	800685c <HAL_DMA_IRQHandler+0xcb4>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f022 0214 	bic.w	r2, r2, #20
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	e027      	b.n	800686c <HAL_DMA_IRQHandler+0xcc4>
 800681c:	40020010 	.word	0x40020010
 8006820:	40020028 	.word	0x40020028
 8006824:	40020040 	.word	0x40020040
 8006828:	40020058 	.word	0x40020058
 800682c:	40020070 	.word	0x40020070
 8006830:	40020088 	.word	0x40020088
 8006834:	400200a0 	.word	0x400200a0
 8006838:	400200b8 	.word	0x400200b8
 800683c:	40020410 	.word	0x40020410
 8006840:	40020428 	.word	0x40020428
 8006844:	40020440 	.word	0x40020440
 8006848:	40020458 	.word	0x40020458
 800684c:	40020470 	.word	0x40020470
 8006850:	40020488 	.word	0x40020488
 8006854:	400204a0 	.word	0x400204a0
 8006858:	400204b8 	.word	0x400204b8
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f022 020a 	bic.w	r2, r2, #10
 800686a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 8097 	beq.w	80069b4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800688e:	e091      	b.n	80069b4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006894:	f003 031f 	and.w	r3, r3, #31
 8006898:	2208      	movs	r2, #8
 800689a:	409a      	lsls	r2, r3
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	4013      	ands	r3, r2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f000 8088 	beq.w	80069b6 <HAL_DMA_IRQHandler+0xe0e>
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	f003 0308 	and.w	r3, r3, #8
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 8082 	beq.w	80069b6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a41      	ldr	r2, [pc, #260]	@ (80069bc <HAL_DMA_IRQHandler+0xe14>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d04a      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a3f      	ldr	r2, [pc, #252]	@ (80069c0 <HAL_DMA_IRQHandler+0xe18>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d045      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a3e      	ldr	r2, [pc, #248]	@ (80069c4 <HAL_DMA_IRQHandler+0xe1c>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d040      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a3c      	ldr	r2, [pc, #240]	@ (80069c8 <HAL_DMA_IRQHandler+0xe20>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d03b      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a3b      	ldr	r2, [pc, #236]	@ (80069cc <HAL_DMA_IRQHandler+0xe24>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d036      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a39      	ldr	r2, [pc, #228]	@ (80069d0 <HAL_DMA_IRQHandler+0xe28>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d031      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a38      	ldr	r2, [pc, #224]	@ (80069d4 <HAL_DMA_IRQHandler+0xe2c>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d02c      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a36      	ldr	r2, [pc, #216]	@ (80069d8 <HAL_DMA_IRQHandler+0xe30>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d027      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a35      	ldr	r2, [pc, #212]	@ (80069dc <HAL_DMA_IRQHandler+0xe34>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d022      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a33      	ldr	r2, [pc, #204]	@ (80069e0 <HAL_DMA_IRQHandler+0xe38>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d01d      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a32      	ldr	r2, [pc, #200]	@ (80069e4 <HAL_DMA_IRQHandler+0xe3c>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d018      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a30      	ldr	r2, [pc, #192]	@ (80069e8 <HAL_DMA_IRQHandler+0xe40>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d013      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a2f      	ldr	r2, [pc, #188]	@ (80069ec <HAL_DMA_IRQHandler+0xe44>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d00e      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a2d      	ldr	r2, [pc, #180]	@ (80069f0 <HAL_DMA_IRQHandler+0xe48>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d009      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a2c      	ldr	r2, [pc, #176]	@ (80069f4 <HAL_DMA_IRQHandler+0xe4c>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d004      	beq.n	8006952 <HAL_DMA_IRQHandler+0xdaa>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a2a      	ldr	r2, [pc, #168]	@ (80069f8 <HAL_DMA_IRQHandler+0xe50>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d108      	bne.n	8006964 <HAL_DMA_IRQHandler+0xdbc>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f022 021c 	bic.w	r2, r2, #28
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	e007      	b.n	8006974 <HAL_DMA_IRQHandler+0xdcc>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f022 020e 	bic.w	r2, r2, #14
 8006972:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006978:	f003 031f 	and.w	r3, r3, #31
 800697c:	2201      	movs	r2, #1
 800697e:	409a      	lsls	r2, r3
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d009      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	4798      	blx	r3
 80069aa:	e004      	b.n	80069b6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80069ac:	bf00      	nop
 80069ae:	e002      	b.n	80069b6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069b0:	bf00      	nop
 80069b2:	e000      	b.n	80069b6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069b4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80069b6:	3728      	adds	r7, #40	@ 0x28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	40020010 	.word	0x40020010
 80069c0:	40020028 	.word	0x40020028
 80069c4:	40020040 	.word	0x40020040
 80069c8:	40020058 	.word	0x40020058
 80069cc:	40020070 	.word	0x40020070
 80069d0:	40020088 	.word	0x40020088
 80069d4:	400200a0 	.word	0x400200a0
 80069d8:	400200b8 	.word	0x400200b8
 80069dc:	40020410 	.word	0x40020410
 80069e0:	40020428 	.word	0x40020428
 80069e4:	40020440 	.word	0x40020440
 80069e8:	40020458 	.word	0x40020458
 80069ec:	40020470 	.word	0x40020470
 80069f0:	40020488 	.word	0x40020488
 80069f4:	400204a0 	.word	0x400204a0
 80069f8:	400204b8 	.word	0x400204b8

080069fc <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a0a:	b2db      	uxtb	r3, r3
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b087      	sub	sp, #28
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
 8006a3c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a42:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a48:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a7f      	ldr	r2, [pc, #508]	@ (8006c4c <DMA_SetConfig+0x21c>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d072      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a7d      	ldr	r2, [pc, #500]	@ (8006c50 <DMA_SetConfig+0x220>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d06d      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a7c      	ldr	r2, [pc, #496]	@ (8006c54 <DMA_SetConfig+0x224>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d068      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a7a      	ldr	r2, [pc, #488]	@ (8006c58 <DMA_SetConfig+0x228>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d063      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a79      	ldr	r2, [pc, #484]	@ (8006c5c <DMA_SetConfig+0x22c>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d05e      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a77      	ldr	r2, [pc, #476]	@ (8006c60 <DMA_SetConfig+0x230>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d059      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a76      	ldr	r2, [pc, #472]	@ (8006c64 <DMA_SetConfig+0x234>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d054      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a74      	ldr	r2, [pc, #464]	@ (8006c68 <DMA_SetConfig+0x238>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d04f      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a73      	ldr	r2, [pc, #460]	@ (8006c6c <DMA_SetConfig+0x23c>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d04a      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a71      	ldr	r2, [pc, #452]	@ (8006c70 <DMA_SetConfig+0x240>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d045      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a70      	ldr	r2, [pc, #448]	@ (8006c74 <DMA_SetConfig+0x244>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d040      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a6e      	ldr	r2, [pc, #440]	@ (8006c78 <DMA_SetConfig+0x248>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d03b      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a6d      	ldr	r2, [pc, #436]	@ (8006c7c <DMA_SetConfig+0x24c>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d036      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a6b      	ldr	r2, [pc, #428]	@ (8006c80 <DMA_SetConfig+0x250>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d031      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a6a      	ldr	r2, [pc, #424]	@ (8006c84 <DMA_SetConfig+0x254>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d02c      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a68      	ldr	r2, [pc, #416]	@ (8006c88 <DMA_SetConfig+0x258>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d027      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a67      	ldr	r2, [pc, #412]	@ (8006c8c <DMA_SetConfig+0x25c>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d022      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a65      	ldr	r2, [pc, #404]	@ (8006c90 <DMA_SetConfig+0x260>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d01d      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a64      	ldr	r2, [pc, #400]	@ (8006c94 <DMA_SetConfig+0x264>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d018      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a62      	ldr	r2, [pc, #392]	@ (8006c98 <DMA_SetConfig+0x268>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d013      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a61      	ldr	r2, [pc, #388]	@ (8006c9c <DMA_SetConfig+0x26c>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d00e      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a5f      	ldr	r2, [pc, #380]	@ (8006ca0 <DMA_SetConfig+0x270>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d009      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8006ca4 <DMA_SetConfig+0x274>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d004      	beq.n	8006b3a <DMA_SetConfig+0x10a>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a5c      	ldr	r2, [pc, #368]	@ (8006ca8 <DMA_SetConfig+0x278>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d101      	bne.n	8006b3e <DMA_SetConfig+0x10e>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e000      	b.n	8006b40 <DMA_SetConfig+0x110>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00d      	beq.n	8006b60 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006b4c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d004      	beq.n	8006b60 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006b5e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a39      	ldr	r2, [pc, #228]	@ (8006c4c <DMA_SetConfig+0x21c>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d04a      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a38      	ldr	r2, [pc, #224]	@ (8006c50 <DMA_SetConfig+0x220>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d045      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a36      	ldr	r2, [pc, #216]	@ (8006c54 <DMA_SetConfig+0x224>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d040      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a35      	ldr	r2, [pc, #212]	@ (8006c58 <DMA_SetConfig+0x228>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d03b      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a33      	ldr	r2, [pc, #204]	@ (8006c5c <DMA_SetConfig+0x22c>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d036      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a32      	ldr	r2, [pc, #200]	@ (8006c60 <DMA_SetConfig+0x230>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d031      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a30      	ldr	r2, [pc, #192]	@ (8006c64 <DMA_SetConfig+0x234>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d02c      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a2f      	ldr	r2, [pc, #188]	@ (8006c68 <DMA_SetConfig+0x238>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d027      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8006c6c <DMA_SetConfig+0x23c>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d022      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a2c      	ldr	r2, [pc, #176]	@ (8006c70 <DMA_SetConfig+0x240>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d01d      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a2a      	ldr	r2, [pc, #168]	@ (8006c74 <DMA_SetConfig+0x244>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d018      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a29      	ldr	r2, [pc, #164]	@ (8006c78 <DMA_SetConfig+0x248>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d013      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a27      	ldr	r2, [pc, #156]	@ (8006c7c <DMA_SetConfig+0x24c>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d00e      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a26      	ldr	r2, [pc, #152]	@ (8006c80 <DMA_SetConfig+0x250>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d009      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a24      	ldr	r2, [pc, #144]	@ (8006c84 <DMA_SetConfig+0x254>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d004      	beq.n	8006c00 <DMA_SetConfig+0x1d0>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a23      	ldr	r2, [pc, #140]	@ (8006c88 <DMA_SetConfig+0x258>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d101      	bne.n	8006c04 <DMA_SetConfig+0x1d4>
 8006c00:	2301      	movs	r3, #1
 8006c02:	e000      	b.n	8006c06 <DMA_SetConfig+0x1d6>
 8006c04:	2300      	movs	r3, #0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d059      	beq.n	8006cbe <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c0e:	f003 031f 	and.w	r3, r3, #31
 8006c12:	223f      	movs	r2, #63	@ 0x3f
 8006c14:	409a      	lsls	r2, r3
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006c28:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	2b40      	cmp	r3, #64	@ 0x40
 8006c38:	d138      	bne.n	8006cac <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68ba      	ldr	r2, [r7, #8]
 8006c48:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006c4a:	e086      	b.n	8006d5a <DMA_SetConfig+0x32a>
 8006c4c:	40020010 	.word	0x40020010
 8006c50:	40020028 	.word	0x40020028
 8006c54:	40020040 	.word	0x40020040
 8006c58:	40020058 	.word	0x40020058
 8006c5c:	40020070 	.word	0x40020070
 8006c60:	40020088 	.word	0x40020088
 8006c64:	400200a0 	.word	0x400200a0
 8006c68:	400200b8 	.word	0x400200b8
 8006c6c:	40020410 	.word	0x40020410
 8006c70:	40020428 	.word	0x40020428
 8006c74:	40020440 	.word	0x40020440
 8006c78:	40020458 	.word	0x40020458
 8006c7c:	40020470 	.word	0x40020470
 8006c80:	40020488 	.word	0x40020488
 8006c84:	400204a0 	.word	0x400204a0
 8006c88:	400204b8 	.word	0x400204b8
 8006c8c:	58025408 	.word	0x58025408
 8006c90:	5802541c 	.word	0x5802541c
 8006c94:	58025430 	.word	0x58025430
 8006c98:	58025444 	.word	0x58025444
 8006c9c:	58025458 	.word	0x58025458
 8006ca0:	5802546c 	.word	0x5802546c
 8006ca4:	58025480 	.word	0x58025480
 8006ca8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	60da      	str	r2, [r3, #12]
}
 8006cbc:	e04d      	b.n	8006d5a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a29      	ldr	r2, [pc, #164]	@ (8006d68 <DMA_SetConfig+0x338>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d022      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a27      	ldr	r2, [pc, #156]	@ (8006d6c <DMA_SetConfig+0x33c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d01d      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a26      	ldr	r2, [pc, #152]	@ (8006d70 <DMA_SetConfig+0x340>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d018      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a24      	ldr	r2, [pc, #144]	@ (8006d74 <DMA_SetConfig+0x344>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d013      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a23      	ldr	r2, [pc, #140]	@ (8006d78 <DMA_SetConfig+0x348>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d00e      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a21      	ldr	r2, [pc, #132]	@ (8006d7c <DMA_SetConfig+0x34c>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d009      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a20      	ldr	r2, [pc, #128]	@ (8006d80 <DMA_SetConfig+0x350>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d004      	beq.n	8006d0e <DMA_SetConfig+0x2de>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a1e      	ldr	r2, [pc, #120]	@ (8006d84 <DMA_SetConfig+0x354>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d101      	bne.n	8006d12 <DMA_SetConfig+0x2e2>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e000      	b.n	8006d14 <DMA_SetConfig+0x2e4>
 8006d12:	2300      	movs	r3, #0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d020      	beq.n	8006d5a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d1c:	f003 031f 	and.w	r3, r3, #31
 8006d20:	2201      	movs	r2, #1
 8006d22:	409a      	lsls	r2, r3
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	683a      	ldr	r2, [r7, #0]
 8006d2e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	2b40      	cmp	r3, #64	@ 0x40
 8006d36:	d108      	bne.n	8006d4a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	60da      	str	r2, [r3, #12]
}
 8006d48:	e007      	b.n	8006d5a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	60da      	str	r2, [r3, #12]
}
 8006d5a:	bf00      	nop
 8006d5c:	371c      	adds	r7, #28
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	58025408 	.word	0x58025408
 8006d6c:	5802541c 	.word	0x5802541c
 8006d70:	58025430 	.word	0x58025430
 8006d74:	58025444 	.word	0x58025444
 8006d78:	58025458 	.word	0x58025458
 8006d7c:	5802546c 	.word	0x5802546c
 8006d80:	58025480 	.word	0x58025480
 8006d84:	58025494 	.word	0x58025494

08006d88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a42      	ldr	r2, [pc, #264]	@ (8006ea0 <DMA_CalcBaseAndBitshift+0x118>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d04a      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a41      	ldr	r2, [pc, #260]	@ (8006ea4 <DMA_CalcBaseAndBitshift+0x11c>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d045      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a3f      	ldr	r2, [pc, #252]	@ (8006ea8 <DMA_CalcBaseAndBitshift+0x120>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d040      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a3e      	ldr	r2, [pc, #248]	@ (8006eac <DMA_CalcBaseAndBitshift+0x124>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d03b      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a3c      	ldr	r2, [pc, #240]	@ (8006eb0 <DMA_CalcBaseAndBitshift+0x128>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d036      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a3b      	ldr	r2, [pc, #236]	@ (8006eb4 <DMA_CalcBaseAndBitshift+0x12c>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d031      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a39      	ldr	r2, [pc, #228]	@ (8006eb8 <DMA_CalcBaseAndBitshift+0x130>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d02c      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a38      	ldr	r2, [pc, #224]	@ (8006ebc <DMA_CalcBaseAndBitshift+0x134>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d027      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a36      	ldr	r2, [pc, #216]	@ (8006ec0 <DMA_CalcBaseAndBitshift+0x138>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d022      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a35      	ldr	r2, [pc, #212]	@ (8006ec4 <DMA_CalcBaseAndBitshift+0x13c>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d01d      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a33      	ldr	r2, [pc, #204]	@ (8006ec8 <DMA_CalcBaseAndBitshift+0x140>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d018      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a32      	ldr	r2, [pc, #200]	@ (8006ecc <DMA_CalcBaseAndBitshift+0x144>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d013      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a30      	ldr	r2, [pc, #192]	@ (8006ed0 <DMA_CalcBaseAndBitshift+0x148>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d00e      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a2f      	ldr	r2, [pc, #188]	@ (8006ed4 <DMA_CalcBaseAndBitshift+0x14c>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d009      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ed8 <DMA_CalcBaseAndBitshift+0x150>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d004      	beq.n	8006e30 <DMA_CalcBaseAndBitshift+0xa8>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a2c      	ldr	r2, [pc, #176]	@ (8006edc <DMA_CalcBaseAndBitshift+0x154>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d101      	bne.n	8006e34 <DMA_CalcBaseAndBitshift+0xac>
 8006e30:	2301      	movs	r3, #1
 8006e32:	e000      	b.n	8006e36 <DMA_CalcBaseAndBitshift+0xae>
 8006e34:	2300      	movs	r3, #0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d024      	beq.n	8006e84 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	3b10      	subs	r3, #16
 8006e42:	4a27      	ldr	r2, [pc, #156]	@ (8006ee0 <DMA_CalcBaseAndBitshift+0x158>)
 8006e44:	fba2 2303 	umull	r2, r3, r2, r3
 8006e48:	091b      	lsrs	r3, r3, #4
 8006e4a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f003 0307 	and.w	r3, r3, #7
 8006e52:	4a24      	ldr	r2, [pc, #144]	@ (8006ee4 <DMA_CalcBaseAndBitshift+0x15c>)
 8006e54:	5cd3      	ldrb	r3, [r2, r3]
 8006e56:	461a      	mov	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2b03      	cmp	r3, #3
 8006e60:	d908      	bls.n	8006e74 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	461a      	mov	r2, r3
 8006e68:	4b1f      	ldr	r3, [pc, #124]	@ (8006ee8 <DMA_CalcBaseAndBitshift+0x160>)
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	1d1a      	adds	r2, r3, #4
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	659a      	str	r2, [r3, #88]	@ 0x58
 8006e72:	e00d      	b.n	8006e90 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ee8 <DMA_CalcBaseAndBitshift+0x160>)
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e82:	e005      	b.n	8006e90 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3714      	adds	r7, #20
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	40020010 	.word	0x40020010
 8006ea4:	40020028 	.word	0x40020028
 8006ea8:	40020040 	.word	0x40020040
 8006eac:	40020058 	.word	0x40020058
 8006eb0:	40020070 	.word	0x40020070
 8006eb4:	40020088 	.word	0x40020088
 8006eb8:	400200a0 	.word	0x400200a0
 8006ebc:	400200b8 	.word	0x400200b8
 8006ec0:	40020410 	.word	0x40020410
 8006ec4:	40020428 	.word	0x40020428
 8006ec8:	40020440 	.word	0x40020440
 8006ecc:	40020458 	.word	0x40020458
 8006ed0:	40020470 	.word	0x40020470
 8006ed4:	40020488 	.word	0x40020488
 8006ed8:	400204a0 	.word	0x400204a0
 8006edc:	400204b8 	.word	0x400204b8
 8006ee0:	aaaaaaab 	.word	0xaaaaaaab
 8006ee4:	08015f30 	.word	0x08015f30
 8006ee8:	fffffc00 	.word	0xfffffc00

08006eec <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d120      	bne.n	8006f42 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f04:	2b03      	cmp	r3, #3
 8006f06:	d858      	bhi.n	8006fba <DMA_CheckFifoParam+0xce>
 8006f08:	a201      	add	r2, pc, #4	@ (adr r2, 8006f10 <DMA_CheckFifoParam+0x24>)
 8006f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0e:	bf00      	nop
 8006f10:	08006f21 	.word	0x08006f21
 8006f14:	08006f33 	.word	0x08006f33
 8006f18:	08006f21 	.word	0x08006f21
 8006f1c:	08006fbb 	.word	0x08006fbb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d048      	beq.n	8006fbe <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006f30:	e045      	b.n	8006fbe <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006f3a:	d142      	bne.n	8006fc2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006f40:	e03f      	b.n	8006fc2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f4a:	d123      	bne.n	8006f94 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	d838      	bhi.n	8006fc6 <DMA_CheckFifoParam+0xda>
 8006f54:	a201      	add	r2, pc, #4	@ (adr r2, 8006f5c <DMA_CheckFifoParam+0x70>)
 8006f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5a:	bf00      	nop
 8006f5c:	08006f6d 	.word	0x08006f6d
 8006f60:	08006f73 	.word	0x08006f73
 8006f64:	08006f6d 	.word	0x08006f6d
 8006f68:	08006f85 	.word	0x08006f85
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	73fb      	strb	r3, [r7, #15]
        break;
 8006f70:	e030      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d025      	beq.n	8006fca <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006f82:	e022      	b.n	8006fca <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f88:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006f8c:	d11f      	bne.n	8006fce <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006f92:	e01c      	b.n	8006fce <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d902      	bls.n	8006fa2 <DMA_CheckFifoParam+0xb6>
 8006f9c:	2b03      	cmp	r3, #3
 8006f9e:	d003      	beq.n	8006fa8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006fa0:	e018      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	73fb      	strb	r3, [r7, #15]
        break;
 8006fa6:	e015      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00e      	beq.n	8006fd2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	73fb      	strb	r3, [r7, #15]
    break;
 8006fb8:	e00b      	b.n	8006fd2 <DMA_CheckFifoParam+0xe6>
        break;
 8006fba:	bf00      	nop
 8006fbc:	e00a      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        break;
 8006fbe:	bf00      	nop
 8006fc0:	e008      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        break;
 8006fc2:	bf00      	nop
 8006fc4:	e006      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        break;
 8006fc6:	bf00      	nop
 8006fc8:	e004      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        break;
 8006fca:	bf00      	nop
 8006fcc:	e002      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
        break;
 8006fce:	bf00      	nop
 8006fd0:	e000      	b.n	8006fd4 <DMA_CheckFifoParam+0xe8>
    break;
 8006fd2:	bf00      	nop
    }
  }

  return status;
 8006fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop

08006fe4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a38      	ldr	r2, [pc, #224]	@ (80070d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d022      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a36      	ldr	r2, [pc, #216]	@ (80070dc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d01d      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a35      	ldr	r2, [pc, #212]	@ (80070e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d018      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a33      	ldr	r2, [pc, #204]	@ (80070e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d013      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a32      	ldr	r2, [pc, #200]	@ (80070e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d00e      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a30      	ldr	r2, [pc, #192]	@ (80070ec <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d009      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a2f      	ldr	r2, [pc, #188]	@ (80070f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d004      	beq.n	8007042 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a2d      	ldr	r2, [pc, #180]	@ (80070f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d101      	bne.n	8007046 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007042:	2301      	movs	r3, #1
 8007044:	e000      	b.n	8007048 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007046:	2300      	movs	r3, #0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d01a      	beq.n	8007082 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	b2db      	uxtb	r3, r3
 8007052:	3b08      	subs	r3, #8
 8007054:	4a28      	ldr	r2, [pc, #160]	@ (80070f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007056:	fba2 2303 	umull	r2, r3, r2, r3
 800705a:	091b      	lsrs	r3, r3, #4
 800705c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	4b26      	ldr	r3, [pc, #152]	@ (80070fc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007062:	4413      	add	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	461a      	mov	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a24      	ldr	r2, [pc, #144]	@ (8007100 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007070:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f003 031f 	and.w	r3, r3, #31
 8007078:	2201      	movs	r2, #1
 800707a:	409a      	lsls	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007080:	e024      	b.n	80070cc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	b2db      	uxtb	r3, r3
 8007088:	3b10      	subs	r3, #16
 800708a:	4a1e      	ldr	r2, [pc, #120]	@ (8007104 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800708c:	fba2 2303 	umull	r2, r3, r2, r3
 8007090:	091b      	lsrs	r3, r3, #4
 8007092:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	4a1c      	ldr	r2, [pc, #112]	@ (8007108 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d806      	bhi.n	80070aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	4a1b      	ldr	r2, [pc, #108]	@ (800710c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d902      	bls.n	80070aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	3308      	adds	r3, #8
 80070a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	4b18      	ldr	r3, [pc, #96]	@ (8007110 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	461a      	mov	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a16      	ldr	r2, [pc, #88]	@ (8007114 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80070bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f003 031f 	and.w	r3, r3, #31
 80070c4:	2201      	movs	r2, #1
 80070c6:	409a      	lsls	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80070cc:	bf00      	nop
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	58025408 	.word	0x58025408
 80070dc:	5802541c 	.word	0x5802541c
 80070e0:	58025430 	.word	0x58025430
 80070e4:	58025444 	.word	0x58025444
 80070e8:	58025458 	.word	0x58025458
 80070ec:	5802546c 	.word	0x5802546c
 80070f0:	58025480 	.word	0x58025480
 80070f4:	58025494 	.word	0x58025494
 80070f8:	cccccccd 	.word	0xcccccccd
 80070fc:	16009600 	.word	0x16009600
 8007100:	58025880 	.word	0x58025880
 8007104:	aaaaaaab 	.word	0xaaaaaaab
 8007108:	400204b8 	.word	0x400204b8
 800710c:	4002040f 	.word	0x4002040f
 8007110:	10008200 	.word	0x10008200
 8007114:	40020880 	.word	0x40020880

08007118 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	b2db      	uxtb	r3, r3
 8007126:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d04a      	beq.n	80071c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2b08      	cmp	r3, #8
 8007132:	d847      	bhi.n	80071c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a25      	ldr	r2, [pc, #148]	@ (80071d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d022      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a24      	ldr	r2, [pc, #144]	@ (80071d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d01d      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a22      	ldr	r2, [pc, #136]	@ (80071d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d018      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a21      	ldr	r2, [pc, #132]	@ (80071dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d013      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a1f      	ldr	r2, [pc, #124]	@ (80071e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d00e      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a1e      	ldr	r2, [pc, #120]	@ (80071e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d009      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a1c      	ldr	r2, [pc, #112]	@ (80071e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d004      	beq.n	8007184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a1b      	ldr	r2, [pc, #108]	@ (80071ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d101      	bne.n	8007188 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007184:	2301      	movs	r3, #1
 8007186:	e000      	b.n	800718a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007188:	2300      	movs	r3, #0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	4b17      	ldr	r3, [pc, #92]	@ (80071f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007192:	4413      	add	r3, r2
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	461a      	mov	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a15      	ldr	r2, [pc, #84]	@ (80071f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80071a0:	671a      	str	r2, [r3, #112]	@ 0x70
 80071a2:	e009      	b.n	80071b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	4b14      	ldr	r3, [pc, #80]	@ (80071f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80071a8:	4413      	add	r3, r2
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	461a      	mov	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a11      	ldr	r2, [pc, #68]	@ (80071fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80071b6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	2201      	movs	r2, #1
 80071be:	409a      	lsls	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80071c4:	bf00      	nop
 80071c6:	3714      	adds	r7, #20
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr
 80071d0:	58025408 	.word	0x58025408
 80071d4:	5802541c 	.word	0x5802541c
 80071d8:	58025430 	.word	0x58025430
 80071dc:	58025444 	.word	0x58025444
 80071e0:	58025458 	.word	0x58025458
 80071e4:	5802546c 	.word	0x5802546c
 80071e8:	58025480 	.word	0x58025480
 80071ec:	58025494 	.word	0x58025494
 80071f0:	1600963f 	.word	0x1600963f
 80071f4:	58025940 	.word	0x58025940
 80071f8:	1000823f 	.word	0x1000823f
 80071fc:	40020940 	.word	0x40020940

08007200 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007200:	b480      	push	{r7}
 8007202:	b089      	sub	sp, #36	@ 0x24
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800720a:	2300      	movs	r3, #0
 800720c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800720e:	4b89      	ldr	r3, [pc, #548]	@ (8007434 <HAL_GPIO_Init+0x234>)
 8007210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007212:	e194      	b.n	800753e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	2101      	movs	r1, #1
 800721a:	69fb      	ldr	r3, [r7, #28]
 800721c:	fa01 f303 	lsl.w	r3, r1, r3
 8007220:	4013      	ands	r3, r2
 8007222:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	2b00      	cmp	r3, #0
 8007228:	f000 8186 	beq.w	8007538 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f003 0303 	and.w	r3, r3, #3
 8007234:	2b01      	cmp	r3, #1
 8007236:	d005      	beq.n	8007244 <HAL_GPIO_Init+0x44>
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f003 0303 	and.w	r3, r3, #3
 8007240:	2b02      	cmp	r3, #2
 8007242:	d130      	bne.n	80072a6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	2203      	movs	r2, #3
 8007250:	fa02 f303 	lsl.w	r3, r2, r3
 8007254:	43db      	mvns	r3, r3
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	4013      	ands	r3, r2
 800725a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	fa02 f303 	lsl.w	r3, r2, r3
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	4313      	orrs	r3, r2
 800726c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	69ba      	ldr	r2, [r7, #24]
 8007272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800727a:	2201      	movs	r2, #1
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	fa02 f303 	lsl.w	r3, r2, r3
 8007282:	43db      	mvns	r3, r3
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	4013      	ands	r3, r2
 8007288:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	091b      	lsrs	r3, r3, #4
 8007290:	f003 0201 	and.w	r2, r3, #1
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	fa02 f303 	lsl.w	r3, r2, r3
 800729a:	69ba      	ldr	r2, [r7, #24]
 800729c:	4313      	orrs	r3, r2
 800729e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	69ba      	ldr	r2, [r7, #24]
 80072a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f003 0303 	and.w	r3, r3, #3
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d017      	beq.n	80072e2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	005b      	lsls	r3, r3, #1
 80072bc:	2203      	movs	r2, #3
 80072be:	fa02 f303 	lsl.w	r3, r2, r3
 80072c2:	43db      	mvns	r3, r3
 80072c4:	69ba      	ldr	r2, [r7, #24]
 80072c6:	4013      	ands	r3, r2
 80072c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	689a      	ldr	r2, [r3, #8]
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	005b      	lsls	r3, r3, #1
 80072d2:	fa02 f303 	lsl.w	r3, r2, r3
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	4313      	orrs	r3, r2
 80072da:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	69ba      	ldr	r2, [r7, #24]
 80072e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d123      	bne.n	8007336 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	08da      	lsrs	r2, r3, #3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	3208      	adds	r2, #8
 80072f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	220f      	movs	r2, #15
 8007306:	fa02 f303 	lsl.w	r3, r2, r3
 800730a:	43db      	mvns	r3, r3
 800730c:	69ba      	ldr	r2, [r7, #24]
 800730e:	4013      	ands	r3, r2
 8007310:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	691a      	ldr	r2, [r3, #16]
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	f003 0307 	and.w	r3, r3, #7
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	fa02 f303 	lsl.w	r3, r2, r3
 8007322:	69ba      	ldr	r2, [r7, #24]
 8007324:	4313      	orrs	r3, r2
 8007326:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	08da      	lsrs	r2, r3, #3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	3208      	adds	r2, #8
 8007330:	69b9      	ldr	r1, [r7, #24]
 8007332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	005b      	lsls	r3, r3, #1
 8007340:	2203      	movs	r2, #3
 8007342:	fa02 f303 	lsl.w	r3, r2, r3
 8007346:	43db      	mvns	r3, r3
 8007348:	69ba      	ldr	r2, [r7, #24]
 800734a:	4013      	ands	r3, r2
 800734c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f003 0203 	and.w	r2, r3, #3
 8007356:	69fb      	ldr	r3, [r7, #28]
 8007358:	005b      	lsls	r3, r3, #1
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	69ba      	ldr	r2, [r7, #24]
 8007360:	4313      	orrs	r3, r2
 8007362:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 80e0 	beq.w	8007538 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007378:	4b2f      	ldr	r3, [pc, #188]	@ (8007438 <HAL_GPIO_Init+0x238>)
 800737a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800737e:	4a2e      	ldr	r2, [pc, #184]	@ (8007438 <HAL_GPIO_Init+0x238>)
 8007380:	f043 0302 	orr.w	r3, r3, #2
 8007384:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007388:	4b2b      	ldr	r3, [pc, #172]	@ (8007438 <HAL_GPIO_Init+0x238>)
 800738a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	60fb      	str	r3, [r7, #12]
 8007394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007396:	4a29      	ldr	r2, [pc, #164]	@ (800743c <HAL_GPIO_Init+0x23c>)
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	089b      	lsrs	r3, r3, #2
 800739c:	3302      	adds	r3, #2
 800739e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	f003 0303 	and.w	r3, r3, #3
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	220f      	movs	r2, #15
 80073ae:	fa02 f303 	lsl.w	r3, r2, r3
 80073b2:	43db      	mvns	r3, r3
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	4013      	ands	r3, r2
 80073b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a20      	ldr	r2, [pc, #128]	@ (8007440 <HAL_GPIO_Init+0x240>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d052      	beq.n	8007468 <HAL_GPIO_Init+0x268>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007444 <HAL_GPIO_Init+0x244>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d031      	beq.n	800742e <HAL_GPIO_Init+0x22e>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a1e      	ldr	r2, [pc, #120]	@ (8007448 <HAL_GPIO_Init+0x248>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d02b      	beq.n	800742a <HAL_GPIO_Init+0x22a>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a1d      	ldr	r2, [pc, #116]	@ (800744c <HAL_GPIO_Init+0x24c>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d025      	beq.n	8007426 <HAL_GPIO_Init+0x226>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007450 <HAL_GPIO_Init+0x250>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d01f      	beq.n	8007422 <HAL_GPIO_Init+0x222>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007454 <HAL_GPIO_Init+0x254>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d019      	beq.n	800741e <HAL_GPIO_Init+0x21e>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a1a      	ldr	r2, [pc, #104]	@ (8007458 <HAL_GPIO_Init+0x258>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d013      	beq.n	800741a <HAL_GPIO_Init+0x21a>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a19      	ldr	r2, [pc, #100]	@ (800745c <HAL_GPIO_Init+0x25c>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d00d      	beq.n	8007416 <HAL_GPIO_Init+0x216>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a18      	ldr	r2, [pc, #96]	@ (8007460 <HAL_GPIO_Init+0x260>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d007      	beq.n	8007412 <HAL_GPIO_Init+0x212>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a17      	ldr	r2, [pc, #92]	@ (8007464 <HAL_GPIO_Init+0x264>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d101      	bne.n	800740e <HAL_GPIO_Init+0x20e>
 800740a:	2309      	movs	r3, #9
 800740c:	e02d      	b.n	800746a <HAL_GPIO_Init+0x26a>
 800740e:	230a      	movs	r3, #10
 8007410:	e02b      	b.n	800746a <HAL_GPIO_Init+0x26a>
 8007412:	2308      	movs	r3, #8
 8007414:	e029      	b.n	800746a <HAL_GPIO_Init+0x26a>
 8007416:	2307      	movs	r3, #7
 8007418:	e027      	b.n	800746a <HAL_GPIO_Init+0x26a>
 800741a:	2306      	movs	r3, #6
 800741c:	e025      	b.n	800746a <HAL_GPIO_Init+0x26a>
 800741e:	2305      	movs	r3, #5
 8007420:	e023      	b.n	800746a <HAL_GPIO_Init+0x26a>
 8007422:	2304      	movs	r3, #4
 8007424:	e021      	b.n	800746a <HAL_GPIO_Init+0x26a>
 8007426:	2303      	movs	r3, #3
 8007428:	e01f      	b.n	800746a <HAL_GPIO_Init+0x26a>
 800742a:	2302      	movs	r3, #2
 800742c:	e01d      	b.n	800746a <HAL_GPIO_Init+0x26a>
 800742e:	2301      	movs	r3, #1
 8007430:	e01b      	b.n	800746a <HAL_GPIO_Init+0x26a>
 8007432:	bf00      	nop
 8007434:	58000080 	.word	0x58000080
 8007438:	58024400 	.word	0x58024400
 800743c:	58000400 	.word	0x58000400
 8007440:	58020000 	.word	0x58020000
 8007444:	58020400 	.word	0x58020400
 8007448:	58020800 	.word	0x58020800
 800744c:	58020c00 	.word	0x58020c00
 8007450:	58021000 	.word	0x58021000
 8007454:	58021400 	.word	0x58021400
 8007458:	58021800 	.word	0x58021800
 800745c:	58021c00 	.word	0x58021c00
 8007460:	58022000 	.word	0x58022000
 8007464:	58022400 	.word	0x58022400
 8007468:	2300      	movs	r3, #0
 800746a:	69fa      	ldr	r2, [r7, #28]
 800746c:	f002 0203 	and.w	r2, r2, #3
 8007470:	0092      	lsls	r2, r2, #2
 8007472:	4093      	lsls	r3, r2
 8007474:	69ba      	ldr	r2, [r7, #24]
 8007476:	4313      	orrs	r3, r2
 8007478:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800747a:	4938      	ldr	r1, [pc, #224]	@ (800755c <HAL_GPIO_Init+0x35c>)
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	089b      	lsrs	r3, r3, #2
 8007480:	3302      	adds	r3, #2
 8007482:	69ba      	ldr	r2, [r7, #24]
 8007484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007488:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	43db      	mvns	r3, r3
 8007494:	69ba      	ldr	r2, [r7, #24]
 8007496:	4013      	ands	r3, r2
 8007498:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d003      	beq.n	80074ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80074a6:	69ba      	ldr	r2, [r7, #24]
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80074ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80074b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	43db      	mvns	r3, r3
 80074c2:	69ba      	ldr	r2, [r7, #24]
 80074c4:	4013      	ands	r3, r2
 80074c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80074d4:	69ba      	ldr	r2, [r7, #24]
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	4313      	orrs	r3, r2
 80074da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80074dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	43db      	mvns	r3, r3
 80074ee:	69ba      	ldr	r2, [r7, #24]
 80074f0:	4013      	ands	r3, r2
 80074f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007500:	69ba      	ldr	r2, [r7, #24]
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	4313      	orrs	r3, r2
 8007506:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	69ba      	ldr	r2, [r7, #24]
 800750c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	43db      	mvns	r3, r3
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	4013      	ands	r3, r2
 800751c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	4313      	orrs	r3, r2
 8007530:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	3301      	adds	r3, #1
 800753c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	fa22 f303 	lsr.w	r3, r2, r3
 8007548:	2b00      	cmp	r3, #0
 800754a:	f47f ae63 	bne.w	8007214 <HAL_GPIO_Init+0x14>
  }
}
 800754e:	bf00      	nop
 8007550:	bf00      	nop
 8007552:	3724      	adds	r7, #36	@ 0x24
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	58000400 	.word	0x58000400

08007560 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	460b      	mov	r3, r1
 800756a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	691a      	ldr	r2, [r3, #16]
 8007570:	887b      	ldrh	r3, [r7, #2]
 8007572:	4013      	ands	r3, r2
 8007574:	2b00      	cmp	r3, #0
 8007576:	d002      	beq.n	800757e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007578:	2301      	movs	r3, #1
 800757a:	73fb      	strb	r3, [r7, #15]
 800757c:	e001      	b.n	8007582 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800757e:	2300      	movs	r3, #0
 8007580:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007582:	7bfb      	ldrb	r3, [r7, #15]
}
 8007584:	4618      	mov	r0, r3
 8007586:	3714      	adds	r7, #20
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	460b      	mov	r3, r1
 800759a:	807b      	strh	r3, [r7, #2]
 800759c:	4613      	mov	r3, r2
 800759e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80075a0:	787b      	ldrb	r3, [r7, #1]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d003      	beq.n	80075ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80075a6:	887a      	ldrh	r2, [r7, #2]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80075ac:	e003      	b.n	80075b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80075ae:	887b      	ldrh	r3, [r7, #2]
 80075b0:	041a      	lsls	r2, r3, #16
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	619a      	str	r2, [r3, #24]
}
 80075b6:	bf00      	nop
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
	...

080075c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d101      	bne.n	80075d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e08b      	b.n	80076ee <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d106      	bne.n	80075f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f7fa f87e 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2224      	movs	r2, #36	@ 0x24
 80075f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f022 0201 	bic.w	r2, r2, #1
 8007606:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685a      	ldr	r2, [r3, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007614:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007624:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d107      	bne.n	800763e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	689a      	ldr	r2, [r3, #8]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800763a:	609a      	str	r2, [r3, #8]
 800763c:	e006      	b.n	800764c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	689a      	ldr	r2, [r3, #8]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800764a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	2b02      	cmp	r3, #2
 8007652:	d108      	bne.n	8007666 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007662:	605a      	str	r2, [r3, #4]
 8007664:	e007      	b.n	8007676 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007674:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	6859      	ldr	r1, [r3, #4]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	4b1d      	ldr	r3, [pc, #116]	@ (80076f8 <HAL_I2C_Init+0x134>)
 8007682:	430b      	orrs	r3, r1
 8007684:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68da      	ldr	r2, [r3, #12]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007694:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	691a      	ldr	r2, [r3, #16]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	430a      	orrs	r2, r1
 80076ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	69d9      	ldr	r1, [r3, #28]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a1a      	ldr	r2, [r3, #32]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	430a      	orrs	r2, r1
 80076be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f042 0201 	orr.w	r2, r2, #1
 80076ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2220      	movs	r2, #32
 80076da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	02008000 	.word	0x02008000

080076fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b088      	sub	sp, #32
 8007700:	af02      	add	r7, sp, #8
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	4608      	mov	r0, r1
 8007706:	4611      	mov	r1, r2
 8007708:	461a      	mov	r2, r3
 800770a:	4603      	mov	r3, r0
 800770c:	817b      	strh	r3, [r7, #10]
 800770e:	460b      	mov	r3, r1
 8007710:	813b      	strh	r3, [r7, #8]
 8007712:	4613      	mov	r3, r2
 8007714:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800771c:	b2db      	uxtb	r3, r3
 800771e:	2b20      	cmp	r3, #32
 8007720:	f040 80f9 	bne.w	8007916 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d002      	beq.n	8007730 <HAL_I2C_Mem_Write+0x34>
 800772a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800772c:	2b00      	cmp	r3, #0
 800772e:	d105      	bne.n	800773c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007736:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	e0ed      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007742:	2b01      	cmp	r3, #1
 8007744:	d101      	bne.n	800774a <HAL_I2C_Mem_Write+0x4e>
 8007746:	2302      	movs	r3, #2
 8007748:	e0e6      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007752:	f7fc fd3b 	bl	80041cc <HAL_GetTick>
 8007756:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	2319      	movs	r3, #25
 800775e:	2201      	movs	r2, #1
 8007760:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f001 f94a 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d001      	beq.n	8007774 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e0d1      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2221      	movs	r2, #33	@ 0x21
 8007778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2240      	movs	r2, #64	@ 0x40
 8007780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6a3a      	ldr	r2, [r7, #32]
 800778e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007794:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800779c:	88f8      	ldrh	r0, [r7, #6]
 800779e:	893a      	ldrh	r2, [r7, #8]
 80077a0:	8979      	ldrh	r1, [r7, #10]
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	9301      	str	r3, [sp, #4]
 80077a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	4603      	mov	r3, r0
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f000 fb93 	bl	8007ed8 <I2C_RequestMemoryWrite>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d005      	beq.n	80077c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e0a9      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2bff      	cmp	r3, #255	@ 0xff
 80077cc:	d90e      	bls.n	80077ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	22ff      	movs	r2, #255	@ 0xff
 80077d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	8979      	ldrh	r1, [r7, #10]
 80077dc:	2300      	movs	r3, #0
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f001 facd 	bl	8008d84 <I2C_TransferConfig>
 80077ea:	e00f      	b.n	800780c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077fa:	b2da      	uxtb	r2, r3
 80077fc:	8979      	ldrh	r1, [r7, #10]
 80077fe:	2300      	movs	r3, #0
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f001 fabc 	bl	8008d84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f001 f94d 	bl	8008ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e07b      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007824:	781a      	ldrb	r2, [r3, #0]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007830:	1c5a      	adds	r2, r3, #1
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800783a:	b29b      	uxth	r3, r3
 800783c:	3b01      	subs	r3, #1
 800783e:	b29a      	uxth	r2, r3
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007848:	3b01      	subs	r3, #1
 800784a:	b29a      	uxth	r2, r3
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007854:	b29b      	uxth	r3, r3
 8007856:	2b00      	cmp	r3, #0
 8007858:	d034      	beq.n	80078c4 <HAL_I2C_Mem_Write+0x1c8>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800785e:	2b00      	cmp	r3, #0
 8007860:	d130      	bne.n	80078c4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007868:	2200      	movs	r2, #0
 800786a:	2180      	movs	r1, #128	@ 0x80
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f001 f8c6 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 8007872:	4603      	mov	r3, r0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d001      	beq.n	800787c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e04d      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007880:	b29b      	uxth	r3, r3
 8007882:	2bff      	cmp	r3, #255	@ 0xff
 8007884:	d90e      	bls.n	80078a4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	22ff      	movs	r2, #255	@ 0xff
 800788a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007890:	b2da      	uxtb	r2, r3
 8007892:	8979      	ldrh	r1, [r7, #10]
 8007894:	2300      	movs	r3, #0
 8007896:	9300      	str	r3, [sp, #0]
 8007898:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f001 fa71 	bl	8008d84 <I2C_TransferConfig>
 80078a2:	e00f      	b.n	80078c4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	8979      	ldrh	r1, [r7, #10]
 80078b6:	2300      	movs	r3, #0
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f001 fa60 	bl	8008d84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d19e      	bne.n	800780c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078d2:	68f8      	ldr	r0, [r7, #12]
 80078d4:	f001 f933 	bl	8008b3e <I2C_WaitOnSTOPFlagUntilTimeout>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d001      	beq.n	80078e2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e01a      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	2220      	movs	r2, #32
 80078e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	6859      	ldr	r1, [r3, #4]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007920 <HAL_I2C_Mem_Write+0x224>)
 80078f6:	400b      	ands	r3, r1
 80078f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	e000      	b.n	8007918 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007916:	2302      	movs	r3, #2
  }
}
 8007918:	4618      	mov	r0, r3
 800791a:	3718      	adds	r7, #24
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	fe00e800 	.word	0xfe00e800

08007924 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b088      	sub	sp, #32
 8007928:	af02      	add	r7, sp, #8
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	4608      	mov	r0, r1
 800792e:	4611      	mov	r1, r2
 8007930:	461a      	mov	r2, r3
 8007932:	4603      	mov	r3, r0
 8007934:	817b      	strh	r3, [r7, #10]
 8007936:	460b      	mov	r3, r1
 8007938:	813b      	strh	r3, [r7, #8]
 800793a:	4613      	mov	r3, r2
 800793c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b20      	cmp	r3, #32
 8007948:	f040 80fd 	bne.w	8007b46 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800794c:	6a3b      	ldr	r3, [r7, #32]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d002      	beq.n	8007958 <HAL_I2C_Mem_Read+0x34>
 8007952:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007954:	2b00      	cmp	r3, #0
 8007956:	d105      	bne.n	8007964 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800795e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e0f1      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800796a:	2b01      	cmp	r3, #1
 800796c:	d101      	bne.n	8007972 <HAL_I2C_Mem_Read+0x4e>
 800796e:	2302      	movs	r3, #2
 8007970:	e0ea      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800797a:	f7fc fc27 	bl	80041cc <HAL_GetTick>
 800797e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	2319      	movs	r3, #25
 8007986:	2201      	movs	r2, #1
 8007988:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f001 f836 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d001      	beq.n	800799c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e0d5      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2222      	movs	r2, #34	@ 0x22
 80079a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2240      	movs	r2, #64	@ 0x40
 80079a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6a3a      	ldr	r2, [r7, #32]
 80079b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80079bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2200      	movs	r2, #0
 80079c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80079c4:	88f8      	ldrh	r0, [r7, #6]
 80079c6:	893a      	ldrh	r2, [r7, #8]
 80079c8:	8979      	ldrh	r1, [r7, #10]
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	9301      	str	r3, [sp, #4]
 80079ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	4603      	mov	r3, r0
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f000 fad3 	bl	8007f80 <I2C_RequestMemoryRead>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d005      	beq.n	80079ec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e0ad      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	2bff      	cmp	r3, #255	@ 0xff
 80079f4:	d90e      	bls.n	8007a14 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	22ff      	movs	r2, #255	@ 0xff
 80079fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	8979      	ldrh	r1, [r7, #10]
 8007a04:	4b52      	ldr	r3, [pc, #328]	@ (8007b50 <HAL_I2C_Mem_Read+0x22c>)
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f001 f9b9 	bl	8008d84 <I2C_TransferConfig>
 8007a12:	e00f      	b.n	8007a34 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a18:	b29a      	uxth	r2, r3
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a22:	b2da      	uxtb	r2, r3
 8007a24:	8979      	ldrh	r1, [r7, #10]
 8007a26:	4b4a      	ldr	r3, [pc, #296]	@ (8007b50 <HAL_I2C_Mem_Read+0x22c>)
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f001 f9a8 	bl	8008d84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	2104      	movs	r1, #4
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f000 ffdd 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e07c      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a58:	b2d2      	uxtb	r2, r2
 8007a5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a60:	1c5a      	adds	r2, r3, #1
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	b29a      	uxth	r2, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	b29a      	uxth	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d034      	beq.n	8007af4 <HAL_I2C_Mem_Read+0x1d0>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d130      	bne.n	8007af4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	9300      	str	r3, [sp, #0]
 8007a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a98:	2200      	movs	r2, #0
 8007a9a:	2180      	movs	r1, #128	@ 0x80
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f000 ffae 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e04d      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	2bff      	cmp	r3, #255	@ 0xff
 8007ab4:	d90e      	bls.n	8007ad4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	22ff      	movs	r2, #255	@ 0xff
 8007aba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ac0:	b2da      	uxtb	r2, r3
 8007ac2:	8979      	ldrh	r1, [r7, #10]
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f001 f959 	bl	8008d84 <I2C_TransferConfig>
 8007ad2:	e00f      	b.n	8007af4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ae2:	b2da      	uxtb	r2, r3
 8007ae4:	8979      	ldrh	r1, [r7, #10]
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007aee:	68f8      	ldr	r0, [r7, #12]
 8007af0:	f001 f948 	bl	8008d84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d19a      	bne.n	8007a34 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f001 f81b 	bl	8008b3e <I2C_WaitOnSTOPFlagUntilTimeout>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d001      	beq.n	8007b12 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e01a      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2220      	movs	r2, #32
 8007b18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	6859      	ldr	r1, [r3, #4]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	4b0b      	ldr	r3, [pc, #44]	@ (8007b54 <HAL_I2C_Mem_Read+0x230>)
 8007b26:	400b      	ands	r3, r1
 8007b28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2220      	movs	r2, #32
 8007b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b42:	2300      	movs	r3, #0
 8007b44:	e000      	b.n	8007b48 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007b46:	2302      	movs	r3, #2
  }
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3718      	adds	r7, #24
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	80002400 	.word	0x80002400
 8007b54:	fe00e800 	.word	0xfe00e800

08007b58 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	699b      	ldr	r3, [r3, #24]
 8007b66:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d005      	beq.n	8007b84 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	68f9      	ldr	r1, [r7, #12]
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	4798      	blx	r3
  }
}
 8007b84:	bf00      	nop
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	0a1b      	lsrs	r3, r3, #8
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d010      	beq.n	8007bd2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	09db      	lsrs	r3, r3, #7
 8007bb4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00a      	beq.n	8007bd2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bc0:	f043 0201 	orr.w	r2, r3, #1
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007bd0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	0a9b      	lsrs	r3, r3, #10
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d010      	beq.n	8007c00 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	09db      	lsrs	r3, r3, #7
 8007be2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00a      	beq.n	8007c00 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bee:	f043 0208 	orr.w	r2, r3, #8
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007bfe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	0a5b      	lsrs	r3, r3, #9
 8007c04:	f003 0301 	and.w	r3, r3, #1
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d010      	beq.n	8007c2e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	09db      	lsrs	r3, r3, #7
 8007c10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00a      	beq.n	8007c2e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c1c:	f043 0202 	orr.w	r2, r3, #2
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c2c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f003 030b 	and.w	r3, r3, #11
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d003      	beq.n	8007c46 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8007c3e:	68f9      	ldr	r1, [r7, #12]
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fd83 	bl	800874c <I2C_ITError>
  }
}
 8007c46:	bf00      	nop
 8007c48:	3718      	adds	r7, #24
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c4e:	b480      	push	{r7}
 8007c50:	b083      	sub	sp, #12
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007c56:	bf00      	nop
 8007c58:	370c      	adds	r7, #12
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr

08007c62 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c62:	b480      	push	{r7}
 8007c64:	b083      	sub	sp, #12
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007c6a:	bf00      	nop
 8007c6c:	370c      	adds	r7, #12
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007c76:	b480      	push	{r7}
 8007c78:	b083      	sub	sp, #12
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
 8007c7e:	460b      	mov	r3, r1
 8007c80:	70fb      	strb	r3, [r7, #3]
 8007c82:	4613      	mov	r3, r2
 8007c84:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007c86:	bf00      	nop
 8007c88:	370c      	adds	r7, #12
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr

08007c92 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b083      	sub	sp, #12
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007c9a:	bf00      	nop
 8007c9c:	370c      	adds	r7, #12
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007ca6:	b480      	push	{r7}
 8007ca8:	b083      	sub	sp, #12
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007cae:	bf00      	nop
 8007cb0:	370c      	adds	r7, #12
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr

08007cba <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007cba:	b480      	push	{r7}
 8007cbc:	b083      	sub	sp, #12
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007cc2:	bf00      	nop
 8007cc4:	370c      	adds	r7, #12
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b086      	sub	sp, #24
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	60f8      	str	r0, [r7, #12]
 8007cd6:	60b9      	str	r1, [r7, #8]
 8007cd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cde:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d101      	bne.n	8007cf2 <I2C_Slave_ISR_IT+0x24>
 8007cee:	2302      	movs	r3, #2
 8007cf0:	e0ed      	b.n	8007ece <I2C_Slave_ISR_IT+0x200>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	095b      	lsrs	r3, r3, #5
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00a      	beq.n	8007d1c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	095b      	lsrs	r3, r3, #5
 8007d0a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d004      	beq.n	8007d1c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007d12:	6939      	ldr	r1, [r7, #16]
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f000 fa69 	bl	80081ec <I2C_ITSlaveCplt>
 8007d1a:	e0d3      	b.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	091b      	lsrs	r3, r3, #4
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d04d      	beq.n	8007dc4 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	091b      	lsrs	r3, r3, #4
 8007d2c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d047      	beq.n	8007dc4 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d128      	bne.n	8007d90 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	2b28      	cmp	r3, #40	@ 0x28
 8007d48:	d108      	bne.n	8007d5c <I2C_Slave_ISR_IT+0x8e>
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d50:	d104      	bne.n	8007d5c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007d52:	6939      	ldr	r1, [r7, #16]
 8007d54:	68f8      	ldr	r0, [r7, #12]
 8007d56:	f000 fca3 	bl	80086a0 <I2C_ITListenCplt>
 8007d5a:	e032      	b.n	8007dc2 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b29      	cmp	r3, #41	@ 0x29
 8007d66:	d10e      	bne.n	8007d86 <I2C_Slave_ISR_IT+0xb8>
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007d6e:	d00a      	beq.n	8007d86 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2210      	movs	r2, #16
 8007d76:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f000 fdfe 	bl	800897a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f000 f9d6 	bl	8008130 <I2C_ITSlaveSeqCplt>
 8007d84:	e01d      	b.n	8007dc2 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2210      	movs	r2, #16
 8007d8c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007d8e:	e096      	b.n	8007ebe <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2210      	movs	r2, #16
 8007d96:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d9c:	f043 0204 	orr.w	r2, r3, #4
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d004      	beq.n	8007db4 <I2C_Slave_ISR_IT+0xe6>
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007db0:	f040 8085 	bne.w	8007ebe <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007db8:	4619      	mov	r1, r3
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f000 fcc6 	bl	800874c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007dc0:	e07d      	b.n	8007ebe <I2C_Slave_ISR_IT+0x1f0>
 8007dc2:	e07c      	b.n	8007ebe <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	089b      	lsrs	r3, r3, #2
 8007dc8:	f003 0301 	and.w	r3, r3, #1
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d030      	beq.n	8007e32 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	089b      	lsrs	r3, r3, #2
 8007dd4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d02a      	beq.n	8007e32 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d018      	beq.n	8007e18 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df0:	b2d2      	uxtb	r2, r2
 8007df2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df8:	1c5a      	adds	r2, r3, #1
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e02:	3b01      	subs	r3, #1
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	3b01      	subs	r3, #1
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d14f      	bne.n	8007ec2 <I2C_Slave_ISR_IT+0x1f4>
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007e28:	d04b      	beq.n	8007ec2 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f000 f980 	bl	8008130 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007e30:	e047      	b.n	8007ec2 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	08db      	lsrs	r3, r3, #3
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	08db      	lsrs	r3, r3, #3
 8007e42:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d004      	beq.n	8007e54 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007e4a:	6939      	ldr	r1, [r7, #16]
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f000 f8eb 	bl	8008028 <I2C_ITAddrCplt>
 8007e52:	e037      	b.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	085b      	lsrs	r3, r3, #1
 8007e58:	f003 0301 	and.w	r3, r3, #1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d031      	beq.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	085b      	lsrs	r3, r3, #1
 8007e64:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d02b      	beq.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d018      	beq.n	8007ea8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	781a      	ldrb	r2, [r3, #0]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e86:	1c5a      	adds	r2, r3, #1
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	3b01      	subs	r3, #1
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	b29a      	uxth	r2, r3
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007ea6:	e00d      	b.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007eae:	d002      	beq.n	8007eb6 <I2C_Slave_ISR_IT+0x1e8>
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d106      	bne.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f000 f93a 	bl	8008130 <I2C_ITSlaveSeqCplt>
 8007ebc:	e002      	b.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8007ebe:	bf00      	nop
 8007ec0:	e000      	b.n	8007ec4 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8007ec2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3718      	adds	r7, #24
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
	...

08007ed8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b086      	sub	sp, #24
 8007edc:	af02      	add	r7, sp, #8
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	4608      	mov	r0, r1
 8007ee2:	4611      	mov	r1, r2
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	817b      	strh	r3, [r7, #10]
 8007eea:	460b      	mov	r3, r1
 8007eec:	813b      	strh	r3, [r7, #8]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007ef2:	88fb      	ldrh	r3, [r7, #6]
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	8979      	ldrh	r1, [r7, #10]
 8007ef8:	4b20      	ldr	r3, [pc, #128]	@ (8007f7c <I2C_RequestMemoryWrite+0xa4>)
 8007efa:	9300      	str	r3, [sp, #0]
 8007efc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f000 ff3f 	bl	8008d84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f06:	69fa      	ldr	r2, [r7, #28]
 8007f08:	69b9      	ldr	r1, [r7, #24]
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 fdd0 	bl	8008ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d001      	beq.n	8007f1a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e02c      	b.n	8007f74 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f1a:	88fb      	ldrh	r3, [r7, #6]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d105      	bne.n	8007f2c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f20:	893b      	ldrh	r3, [r7, #8]
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	629a      	str	r2, [r3, #40]	@ 0x28
 8007f2a:	e015      	b.n	8007f58 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007f2c:	893b      	ldrh	r3, [r7, #8]
 8007f2e:	0a1b      	lsrs	r3, r3, #8
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f3a:	69fa      	ldr	r2, [r7, #28]
 8007f3c:	69b9      	ldr	r1, [r7, #24]
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f000 fdb6 	bl	8008ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d001      	beq.n	8007f4e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e012      	b.n	8007f74 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f4e:	893b      	ldrh	r3, [r7, #8]
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2180      	movs	r1, #128	@ 0x80
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 fd4b 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d001      	beq.n	8007f72 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e000      	b.n	8007f74 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007f72:	2300      	movs	r3, #0
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}
 8007f7c:	80002000 	.word	0x80002000

08007f80 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af02      	add	r7, sp, #8
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	4608      	mov	r0, r1
 8007f8a:	4611      	mov	r1, r2
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	4603      	mov	r3, r0
 8007f90:	817b      	strh	r3, [r7, #10]
 8007f92:	460b      	mov	r3, r1
 8007f94:	813b      	strh	r3, [r7, #8]
 8007f96:	4613      	mov	r3, r2
 8007f98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007f9a:	88fb      	ldrh	r3, [r7, #6]
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	8979      	ldrh	r1, [r7, #10]
 8007fa0:	4b20      	ldr	r3, [pc, #128]	@ (8008024 <I2C_RequestMemoryRead+0xa4>)
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f000 feec 	bl	8008d84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fac:	69fa      	ldr	r2, [r7, #28]
 8007fae:	69b9      	ldr	r1, [r7, #24]
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f000 fd7d 	bl	8008ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d001      	beq.n	8007fc0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e02c      	b.n	800801a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007fc0:	88fb      	ldrh	r3, [r7, #6]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d105      	bne.n	8007fd2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007fc6:	893b      	ldrh	r3, [r7, #8]
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	629a      	str	r2, [r3, #40]	@ 0x28
 8007fd0:	e015      	b.n	8007ffe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007fd2:	893b      	ldrh	r3, [r7, #8]
 8007fd4:	0a1b      	lsrs	r3, r3, #8
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fe0:	69fa      	ldr	r2, [r7, #28]
 8007fe2:	69b9      	ldr	r1, [r7, #24]
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 fd63 	bl	8008ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e012      	b.n	800801a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ff4:	893b      	ldrh	r3, [r7, #8]
 8007ff6:	b2da      	uxtb	r2, r3
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	2200      	movs	r2, #0
 8008006:	2140      	movs	r1, #64	@ 0x40
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f000 fcf8 	bl	80089fe <I2C_WaitOnFlagUntilTimeout>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d001      	beq.n	8008018 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e000      	b.n	800801a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008018:	2300      	movs	r3, #0
}
 800801a:	4618      	mov	r0, r3
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	80002000 	.word	0x80002000

08008028 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008038:	b2db      	uxtb	r3, r3
 800803a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800803e:	2b28      	cmp	r3, #40	@ 0x28
 8008040:	d16a      	bne.n	8008118 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	699b      	ldr	r3, [r3, #24]
 8008048:	0c1b      	lsrs	r3, r3, #16
 800804a:	b2db      	uxtb	r3, r3
 800804c:	f003 0301 	and.w	r3, r3, #1
 8008050:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	699b      	ldr	r3, [r3, #24]
 8008058:	0c1b      	lsrs	r3, r3, #16
 800805a:	b29b      	uxth	r3, r3
 800805c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008060:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	b29b      	uxth	r3, r3
 800806a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800806e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	b29b      	uxth	r3, r3
 8008078:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800807c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	2b02      	cmp	r3, #2
 8008084:	d138      	bne.n	80080f8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008086:	897b      	ldrh	r3, [r7, #10]
 8008088:	09db      	lsrs	r3, r3, #7
 800808a:	b29a      	uxth	r2, r3
 800808c:	89bb      	ldrh	r3, [r7, #12]
 800808e:	4053      	eors	r3, r2
 8008090:	b29b      	uxth	r3, r3
 8008092:	f003 0306 	and.w	r3, r3, #6
 8008096:	2b00      	cmp	r3, #0
 8008098:	d11c      	bne.n	80080d4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800809a:	897b      	ldrh	r3, [r7, #10]
 800809c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080a2:	1c5a      	adds	r2, r3, #1
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d13b      	bne.n	8008128 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2208      	movs	r2, #8
 80080bc:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80080c6:	89ba      	ldrh	r2, [r7, #12]
 80080c8:	7bfb      	ldrb	r3, [r7, #15]
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7ff fdd2 	bl	8007c76 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80080d2:	e029      	b.n	8008128 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80080d4:	893b      	ldrh	r3, [r7, #8]
 80080d6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80080d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fe83 	bl	8008de8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80080ea:	89ba      	ldrh	r2, [r7, #12]
 80080ec:	7bfb      	ldrb	r3, [r7, #15]
 80080ee:	4619      	mov	r1, r3
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f7ff fdc0 	bl	8007c76 <HAL_I2C_AddrCallback>
}
 80080f6:	e017      	b.n	8008128 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80080f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 fe73 	bl	8008de8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800810a:	89ba      	ldrh	r2, [r7, #12]
 800810c:	7bfb      	ldrb	r3, [r7, #15]
 800810e:	4619      	mov	r1, r3
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7ff fdb0 	bl	8007c76 <HAL_I2C_AddrCallback>
}
 8008116:	e007      	b.n	8008128 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2208      	movs	r2, #8
 800811e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8008128:	bf00      	nop
 800812a:	3710      	adds	r7, #16
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	0b9b      	lsrs	r3, r3, #14
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	2b00      	cmp	r3, #0
 8008152:	d008      	beq.n	8008166 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008162:	601a      	str	r2, [r3, #0]
 8008164:	e00d      	b.n	8008182 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	0bdb      	lsrs	r3, r3, #15
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b00      	cmp	r3, #0
 8008170:	d007      	beq.n	8008182 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008180:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b29      	cmp	r3, #41	@ 0x29
 800818c:	d112      	bne.n	80081b4 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2228      	movs	r2, #40	@ 0x28
 8008192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2221      	movs	r2, #33	@ 0x21
 800819a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800819c:	2101      	movs	r1, #1
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 fe22 	bl	8008de8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f7ff fd4e 	bl	8007c4e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80081b2:	e017      	b.n	80081e4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80081be:	d111      	bne.n	80081e4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2228      	movs	r2, #40	@ 0x28
 80081c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2222      	movs	r2, #34	@ 0x22
 80081cc:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80081ce:	2102      	movs	r1, #2
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fe09 	bl	8008de8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7ff fd3f 	bl	8007c62 <HAL_I2C_SlaveRxCpltCallback>
}
 80081e4:	bf00      	nop
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008206:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800820e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2220      	movs	r2, #32
 8008216:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008218:	7afb      	ldrb	r3, [r7, #11]
 800821a:	2b21      	cmp	r3, #33	@ 0x21
 800821c:	d002      	beq.n	8008224 <I2C_ITSlaveCplt+0x38>
 800821e:	7afb      	ldrb	r3, [r7, #11]
 8008220:	2b29      	cmp	r3, #41	@ 0x29
 8008222:	d108      	bne.n	8008236 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008224:	f248 0101 	movw	r1, #32769	@ 0x8001
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fddd 	bl	8008de8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2221      	movs	r2, #33	@ 0x21
 8008232:	631a      	str	r2, [r3, #48]	@ 0x30
 8008234:	e019      	b.n	800826a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008236:	7afb      	ldrb	r3, [r7, #11]
 8008238:	2b22      	cmp	r3, #34	@ 0x22
 800823a:	d002      	beq.n	8008242 <I2C_ITSlaveCplt+0x56>
 800823c:	7afb      	ldrb	r3, [r7, #11]
 800823e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008240:	d108      	bne.n	8008254 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008242:	f248 0102 	movw	r1, #32770	@ 0x8002
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 fdce 	bl	8008de8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2222      	movs	r2, #34	@ 0x22
 8008250:	631a      	str	r2, [r3, #48]	@ 0x30
 8008252:	e00a      	b.n	800826a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8008254:	7afb      	ldrb	r3, [r7, #11]
 8008256:	2b28      	cmp	r3, #40	@ 0x28
 8008258:	d107      	bne.n	800826a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800825a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 fdc2 	bl	8008de8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	685a      	ldr	r2, [r3, #4]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008278:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	6859      	ldr	r1, [r3, #4]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	4b80      	ldr	r3, [pc, #512]	@ (8008488 <I2C_ITSlaveCplt+0x29c>)
 8008286:	400b      	ands	r3, r1
 8008288:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 fb75 	bl	800897a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	0b9b      	lsrs	r3, r3, #14
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	d07a      	beq.n	8008392 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80082aa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 8112 	beq.w	80084da <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a73      	ldr	r2, [pc, #460]	@ (800848c <I2C_ITSlaveCplt+0x2a0>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d059      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a71      	ldr	r2, [pc, #452]	@ (8008490 <I2C_ITSlaveCplt+0x2a4>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d053      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a6f      	ldr	r2, [pc, #444]	@ (8008494 <I2C_ITSlaveCplt+0x2a8>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d04d      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a6d      	ldr	r2, [pc, #436]	@ (8008498 <I2C_ITSlaveCplt+0x2ac>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d047      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a6b      	ldr	r2, [pc, #428]	@ (800849c <I2C_ITSlaveCplt+0x2b0>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d041      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a69      	ldr	r2, [pc, #420]	@ (80084a0 <I2C_ITSlaveCplt+0x2b4>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d03b      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a67      	ldr	r2, [pc, #412]	@ (80084a4 <I2C_ITSlaveCplt+0x2b8>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d035      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a65      	ldr	r2, [pc, #404]	@ (80084a8 <I2C_ITSlaveCplt+0x2bc>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d02f      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a63      	ldr	r2, [pc, #396]	@ (80084ac <I2C_ITSlaveCplt+0x2c0>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d029      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a61      	ldr	r2, [pc, #388]	@ (80084b0 <I2C_ITSlaveCplt+0x2c4>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d023      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a5f      	ldr	r2, [pc, #380]	@ (80084b4 <I2C_ITSlaveCplt+0x2c8>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d01d      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a5d      	ldr	r2, [pc, #372]	@ (80084b8 <I2C_ITSlaveCplt+0x2cc>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d017      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a5b      	ldr	r2, [pc, #364]	@ (80084bc <I2C_ITSlaveCplt+0x2d0>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d011      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a59      	ldr	r2, [pc, #356]	@ (80084c0 <I2C_ITSlaveCplt+0x2d4>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d00b      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a57      	ldr	r2, [pc, #348]	@ (80084c4 <I2C_ITSlaveCplt+0x2d8>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d005      	beq.n	8008376 <I2C_ITSlaveCplt+0x18a>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a55      	ldr	r2, [pc, #340]	@ (80084c8 <I2C_ITSlaveCplt+0x2dc>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d105      	bne.n	8008382 <I2C_ITSlaveCplt+0x196>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	b29b      	uxth	r3, r3
 8008380:	e004      	b.n	800838c <I2C_ITSlaveCplt+0x1a0>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	b29b      	uxth	r3, r3
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8008390:	e0a3      	b.n	80084da <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	0bdb      	lsrs	r3, r3, #15
 8008396:	f003 0301 	and.w	r3, r3, #1
 800839a:	2b00      	cmp	r3, #0
 800839c:	f000 809d 	beq.w	80084da <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80083ae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f000 8090 	beq.w	80084da <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a32      	ldr	r2, [pc, #200]	@ (800848c <I2C_ITSlaveCplt+0x2a0>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d059      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a30      	ldr	r2, [pc, #192]	@ (8008490 <I2C_ITSlaveCplt+0x2a4>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d053      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a2e      	ldr	r2, [pc, #184]	@ (8008494 <I2C_ITSlaveCplt+0x2a8>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d04d      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a2c      	ldr	r2, [pc, #176]	@ (8008498 <I2C_ITSlaveCplt+0x2ac>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d047      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a2a      	ldr	r2, [pc, #168]	@ (800849c <I2C_ITSlaveCplt+0x2b0>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d041      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a28      	ldr	r2, [pc, #160]	@ (80084a0 <I2C_ITSlaveCplt+0x2b4>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d03b      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a26      	ldr	r2, [pc, #152]	@ (80084a4 <I2C_ITSlaveCplt+0x2b8>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d035      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a24      	ldr	r2, [pc, #144]	@ (80084a8 <I2C_ITSlaveCplt+0x2bc>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d02f      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a22      	ldr	r2, [pc, #136]	@ (80084ac <I2C_ITSlaveCplt+0x2c0>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d029      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a20      	ldr	r2, [pc, #128]	@ (80084b0 <I2C_ITSlaveCplt+0x2c4>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d023      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a1e      	ldr	r2, [pc, #120]	@ (80084b4 <I2C_ITSlaveCplt+0x2c8>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d01d      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a1c      	ldr	r2, [pc, #112]	@ (80084b8 <I2C_ITSlaveCplt+0x2cc>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d017      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a1a      	ldr	r2, [pc, #104]	@ (80084bc <I2C_ITSlaveCplt+0x2d0>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d011      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a18      	ldr	r2, [pc, #96]	@ (80084c0 <I2C_ITSlaveCplt+0x2d4>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d00b      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a16      	ldr	r2, [pc, #88]	@ (80084c4 <I2C_ITSlaveCplt+0x2d8>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d005      	beq.n	800847a <I2C_ITSlaveCplt+0x28e>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a14      	ldr	r2, [pc, #80]	@ (80084c8 <I2C_ITSlaveCplt+0x2dc>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d128      	bne.n	80084cc <I2C_ITSlaveCplt+0x2e0>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	b29b      	uxth	r3, r3
 8008484:	e027      	b.n	80084d6 <I2C_ITSlaveCplt+0x2ea>
 8008486:	bf00      	nop
 8008488:	fe00e800 	.word	0xfe00e800
 800848c:	40020010 	.word	0x40020010
 8008490:	40020028 	.word	0x40020028
 8008494:	40020040 	.word	0x40020040
 8008498:	40020058 	.word	0x40020058
 800849c:	40020070 	.word	0x40020070
 80084a0:	40020088 	.word	0x40020088
 80084a4:	400200a0 	.word	0x400200a0
 80084a8:	400200b8 	.word	0x400200b8
 80084ac:	40020410 	.word	0x40020410
 80084b0:	40020428 	.word	0x40020428
 80084b4:	40020440 	.word	0x40020440
 80084b8:	40020458 	.word	0x40020458
 80084bc:	40020470 	.word	0x40020470
 80084c0:	40020488 	.word	0x40020488
 80084c4:	400204a0 	.word	0x400204a0
 80084c8:	400204b8 	.word	0x400204b8
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	089b      	lsrs	r3, r3, #2
 80084de:	f003 0301 	and.w	r3, r3, #1
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d020      	beq.n	8008528 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f023 0304 	bic.w	r3, r3, #4
 80084ec:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f8:	b2d2      	uxtb	r2, r2
 80084fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008500:	1c5a      	adds	r2, r3, #1
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00c      	beq.n	8008528 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008512:	3b01      	subs	r3, #1
 8008514:	b29a      	uxth	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800851e:	b29b      	uxth	r3, r3
 8008520:	3b01      	subs	r3, #1
 8008522:	b29a      	uxth	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800852c:	b29b      	uxth	r3, r3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d005      	beq.n	800853e <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008536:	f043 0204 	orr.w	r2, r3, #4
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	091b      	lsrs	r3, r3, #4
 8008542:	f003 0301 	and.w	r3, r3, #1
 8008546:	2b00      	cmp	r3, #0
 8008548:	d04a      	beq.n	80085e0 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	091b      	lsrs	r3, r3, #4
 800854e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008552:	2b00      	cmp	r3, #0
 8008554:	d044      	beq.n	80085e0 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800855a:	b29b      	uxth	r3, r3
 800855c:	2b00      	cmp	r3, #0
 800855e:	d128      	bne.n	80085b2 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008566:	b2db      	uxtb	r3, r3
 8008568:	2b28      	cmp	r3, #40	@ 0x28
 800856a:	d108      	bne.n	800857e <I2C_ITSlaveCplt+0x392>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008572:	d104      	bne.n	800857e <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008574:	6979      	ldr	r1, [r7, #20]
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f892 	bl	80086a0 <I2C_ITListenCplt>
 800857c:	e030      	b.n	80085e0 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b29      	cmp	r3, #41	@ 0x29
 8008588:	d10e      	bne.n	80085a8 <I2C_ITSlaveCplt+0x3bc>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008590:	d00a      	beq.n	80085a8 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2210      	movs	r2, #16
 8008598:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f9ed 	bl	800897a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f7ff fdc5 	bl	8008130 <I2C_ITSlaveSeqCplt>
 80085a6:	e01b      	b.n	80085e0 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2210      	movs	r2, #16
 80085ae:	61da      	str	r2, [r3, #28]
 80085b0:	e016      	b.n	80085e0 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	2210      	movs	r2, #16
 80085b8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085be:	f043 0204 	orr.w	r2, r3, #4
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d003      	beq.n	80085d4 <I2C_ITSlaveCplt+0x3e8>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085d2:	d105      	bne.n	80085e0 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085d8:	4619      	mov	r1, r3
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f8b6 	bl	800874c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d010      	beq.n	8008618 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 f8a5 	bl	800874c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b28      	cmp	r3, #40	@ 0x28
 800860c:	d141      	bne.n	8008692 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800860e:	6979      	ldr	r1, [r7, #20]
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 f845 	bl	80086a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008616:	e03c      	b.n	8008692 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800861c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008620:	d014      	beq.n	800864c <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7ff fd84 	bl	8008130 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a1c      	ldr	r2, [pc, #112]	@ (800869c <I2C_ITSlaveCplt+0x4b0>)
 800862c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2220      	movs	r2, #32
 8008632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2200      	movs	r2, #0
 800863a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7ff fb24 	bl	8007c92 <HAL_I2C_ListenCpltCallback>
}
 800864a:	e022      	b.n	8008692 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008652:	b2db      	uxtb	r3, r3
 8008654:	2b22      	cmp	r3, #34	@ 0x22
 8008656:	d10e      	bne.n	8008676 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2220      	movs	r2, #32
 800865c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7ff faf7 	bl	8007c62 <HAL_I2C_SlaveRxCpltCallback>
}
 8008674:	e00d      	b.n	8008692 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2220      	movs	r2, #32
 800867a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7ff fade 	bl	8007c4e <HAL_I2C_SlaveTxCpltCallback>
}
 8008692:	bf00      	nop
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	ffff0000 	.word	0xffff0000

080086a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a26      	ldr	r2, [pc, #152]	@ (8008748 <I2C_ITListenCplt+0xa8>)
 80086ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2220      	movs	r2, #32
 80086ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	089b      	lsrs	r3, r3, #2
 80086d0:	f003 0301 	and.w	r3, r3, #1
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d022      	beq.n	800871e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e2:	b2d2      	uxtb	r2, r2
 80086e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ea:	1c5a      	adds	r2, r3, #1
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d012      	beq.n	800871e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086fc:	3b01      	subs	r3, #1
 80086fe:	b29a      	uxth	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008708:	b29b      	uxth	r3, r3
 800870a:	3b01      	subs	r3, #1
 800870c:	b29a      	uxth	r2, r3
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008716:	f043 0204 	orr.w	r2, r3, #4
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800871e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 fb60 	bl	8008de8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2210      	movs	r2, #16
 800872e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2200      	movs	r2, #0
 8008734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f7ff faaa 	bl	8007c92 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800873e:	bf00      	nop
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	ffff0000 	.word	0xffff0000

0800874c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800875c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a6d      	ldr	r2, [pc, #436]	@ (8008920 <I2C_ITError+0x1d4>)
 800876a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	431a      	orrs	r2, r3
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800877e:	7bfb      	ldrb	r3, [r7, #15]
 8008780:	2b28      	cmp	r3, #40	@ 0x28
 8008782:	d005      	beq.n	8008790 <I2C_ITError+0x44>
 8008784:	7bfb      	ldrb	r3, [r7, #15]
 8008786:	2b29      	cmp	r3, #41	@ 0x29
 8008788:	d002      	beq.n	8008790 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800878a:	7bfb      	ldrb	r3, [r7, #15]
 800878c:	2b2a      	cmp	r3, #42	@ 0x2a
 800878e:	d10b      	bne.n	80087a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008790:	2103      	movs	r1, #3
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fb28 	bl	8008de8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2228      	movs	r2, #40	@ 0x28
 800879c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a60      	ldr	r2, [pc, #384]	@ (8008924 <I2C_ITError+0x1d8>)
 80087a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80087a6:	e030      	b.n	800880a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80087a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 fb1b 	bl	8008de8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 f8e1 	bl	800897a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b60      	cmp	r3, #96	@ 0x60
 80087c2:	d01f      	beq.n	8008804 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2220      	movs	r2, #32
 80087c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	699b      	ldr	r3, [r3, #24]
 80087d2:	f003 0320 	and.w	r3, r3, #32
 80087d6:	2b20      	cmp	r3, #32
 80087d8:	d114      	bne.n	8008804 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	699b      	ldr	r3, [r3, #24]
 80087e0:	f003 0310 	and.w	r3, r3, #16
 80087e4:	2b10      	cmp	r3, #16
 80087e6:	d109      	bne.n	80087fc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2210      	movs	r2, #16
 80087ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087f4:	f043 0204 	orr.w	r2, r3, #4
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2220      	movs	r2, #32
 8008802:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800880e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008814:	2b00      	cmp	r3, #0
 8008816:	d039      	beq.n	800888c <I2C_ITError+0x140>
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	2b11      	cmp	r3, #17
 800881c:	d002      	beq.n	8008824 <I2C_ITError+0xd8>
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	2b21      	cmp	r3, #33	@ 0x21
 8008822:	d133      	bne.n	800888c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800882e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008832:	d107      	bne.n	8008844 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008842:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008848:	4618      	mov	r0, r3
 800884a:	f7fe f8d7 	bl	80069fc <HAL_DMA_GetState>
 800884e:	4603      	mov	r3, r0
 8008850:	2b01      	cmp	r3, #1
 8008852:	d017      	beq.n	8008884 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008858:	4a33      	ldr	r2, [pc, #204]	@ (8008928 <I2C_ITError+0x1dc>)
 800885a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008868:	4618      	mov	r0, r3
 800886a:	f7fc ff57 	bl	800571c <HAL_DMA_Abort_IT>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d04d      	beq.n	8008910 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800887e:	4610      	mov	r0, r2
 8008880:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008882:	e045      	b.n	8008910 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 f851 	bl	800892c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800888a:	e041      	b.n	8008910 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008890:	2b00      	cmp	r3, #0
 8008892:	d039      	beq.n	8008908 <I2C_ITError+0x1bc>
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	2b12      	cmp	r3, #18
 8008898:	d002      	beq.n	80088a0 <I2C_ITError+0x154>
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	2b22      	cmp	r3, #34	@ 0x22
 800889e:	d133      	bne.n	8008908 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80088aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088ae:	d107      	bne.n	80088c0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80088be:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7fe f899 	bl	80069fc <HAL_DMA_GetState>
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d017      	beq.n	8008900 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d4:	4a14      	ldr	r2, [pc, #80]	@ (8008928 <I2C_ITError+0x1dc>)
 80088d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7fc ff19 	bl	800571c <HAL_DMA_Abort_IT>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d011      	beq.n	8008914 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80088fa:	4610      	mov	r0, r2
 80088fc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80088fe:	e009      	b.n	8008914 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 f813 	bl	800892c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008906:	e005      	b.n	8008914 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 f80f 	bl	800892c <I2C_TreatErrorCallback>
  }
}
 800890e:	e002      	b.n	8008916 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008910:	bf00      	nop
 8008912:	e000      	b.n	8008916 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008914:	bf00      	nop
}
 8008916:	bf00      	nop
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	ffff0000 	.word	0xffff0000
 8008924:	08007ccf 	.word	0x08007ccf
 8008928:	080089c3 	.word	0x080089c3

0800892c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b60      	cmp	r3, #96	@ 0x60
 800893e:	d10e      	bne.n	800895e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2220      	movs	r2, #32
 8008944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f7ff f9af 	bl	8007cba <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800895c:	e009      	b.n	8008972 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f7ff f99a 	bl	8007ca6 <HAL_I2C_ErrorCallback>
}
 8008972:	bf00      	nop
 8008974:	3708      	adds	r7, #8
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}

0800897a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800897a:	b480      	push	{r7}
 800897c:	b083      	sub	sp, #12
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	699b      	ldr	r3, [r3, #24]
 8008988:	f003 0302 	and.w	r3, r3, #2
 800898c:	2b02      	cmp	r3, #2
 800898e:	d103      	bne.n	8008998 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2200      	movs	r2, #0
 8008996:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d007      	beq.n	80089b6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	699a      	ldr	r2, [r3, #24]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f042 0201 	orr.w	r2, r2, #1
 80089b4:	619a      	str	r2, [r3, #24]
  }
}
 80089b6:	bf00      	nop
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b084      	sub	sp, #16
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d003      	beq.n	80089e0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089dc:	2200      	movs	r2, #0
 80089de:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d003      	beq.n	80089f0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ec:	2200      	movs	r2, #0
 80089ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	f7ff ff9b 	bl	800892c <I2C_TreatErrorCallback>
}
 80089f6:	bf00      	nop
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b084      	sub	sp, #16
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	60f8      	str	r0, [r7, #12]
 8008a06:	60b9      	str	r1, [r7, #8]
 8008a08:	603b      	str	r3, [r7, #0]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a0e:	e03b      	b.n	8008a88 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a10:	69ba      	ldr	r2, [r7, #24]
 8008a12:	6839      	ldr	r1, [r7, #0]
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f000 f8d5 	bl	8008bc4 <I2C_IsErrorOccurred>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d001      	beq.n	8008a24 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e041      	b.n	8008aa8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2a:	d02d      	beq.n	8008a88 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a2c:	f7fb fbce 	bl	80041cc <HAL_GetTick>
 8008a30:	4602      	mov	r2, r0
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d302      	bcc.n	8008a42 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d122      	bne.n	8008a88 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	699a      	ldr	r2, [r3, #24]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	bf0c      	ite	eq
 8008a52:	2301      	moveq	r3, #1
 8008a54:	2300      	movne	r3, #0
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	461a      	mov	r2, r3
 8008a5a:	79fb      	ldrb	r3, [r7, #7]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d113      	bne.n	8008a88 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a64:	f043 0220 	orr.w	r2, r3, #32
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2220      	movs	r2, #32
 8008a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e00f      	b.n	8008aa8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	699a      	ldr	r2, [r3, #24]
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	4013      	ands	r3, r2
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	429a      	cmp	r2, r3
 8008a96:	bf0c      	ite	eq
 8008a98:	2301      	moveq	r3, #1
 8008a9a:	2300      	movne	r3, #0
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	79fb      	ldrb	r3, [r7, #7]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d0b4      	beq.n	8008a10 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008abc:	e033      	b.n	8008b26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	68b9      	ldr	r1, [r7, #8]
 8008ac2:	68f8      	ldr	r0, [r7, #12]
 8008ac4:	f000 f87e 	bl	8008bc4 <I2C_IsErrorOccurred>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d001      	beq.n	8008ad2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e031      	b.n	8008b36 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad8:	d025      	beq.n	8008b26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ada:	f7fb fb77 	bl	80041cc <HAL_GetTick>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	68ba      	ldr	r2, [r7, #8]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d302      	bcc.n	8008af0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d11a      	bne.n	8008b26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	699b      	ldr	r3, [r3, #24]
 8008af6:	f003 0302 	and.w	r3, r3, #2
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	d013      	beq.n	8008b26 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b02:	f043 0220 	orr.w	r2, r3, #32
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2220      	movs	r2, #32
 8008b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008b22:	2301      	movs	r3, #1
 8008b24:	e007      	b.n	8008b36 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	699b      	ldr	r3, [r3, #24]
 8008b2c:	f003 0302 	and.w	r3, r3, #2
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d1c4      	bne.n	8008abe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	60f8      	str	r0, [r7, #12]
 8008b46:	60b9      	str	r1, [r7, #8]
 8008b48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008b4a:	e02f      	b.n	8008bac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	68b9      	ldr	r1, [r7, #8]
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f000 f837 	bl	8008bc4 <I2C_IsErrorOccurred>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e02d      	b.n	8008bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b60:	f7fb fb34 	bl	80041cc <HAL_GetTick>
 8008b64:	4602      	mov	r2, r0
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	1ad3      	subs	r3, r2, r3
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d302      	bcc.n	8008b76 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d11a      	bne.n	8008bac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	699b      	ldr	r3, [r3, #24]
 8008b7c:	f003 0320 	and.w	r3, r3, #32
 8008b80:	2b20      	cmp	r3, #32
 8008b82:	d013      	beq.n	8008bac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b88:	f043 0220 	orr.w	r2, r3, #32
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2220      	movs	r2, #32
 8008b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e007      	b.n	8008bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	f003 0320 	and.w	r3, r3, #32
 8008bb6:	2b20      	cmp	r3, #32
 8008bb8:	d1c8      	bne.n	8008b4c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008bba:	2300      	movs	r3, #0
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3710      	adds	r7, #16
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08a      	sub	sp, #40	@ 0x28
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	699b      	ldr	r3, [r3, #24]
 8008bdc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008bde:	2300      	movs	r3, #0
 8008be0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	f003 0310 	and.w	r3, r3, #16
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d068      	beq.n	8008cc2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2210      	movs	r2, #16
 8008bf6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008bf8:	e049      	b.n	8008c8e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c00:	d045      	beq.n	8008c8e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008c02:	f7fb fae3 	bl	80041cc <HAL_GetTick>
 8008c06:	4602      	mov	r2, r0
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	1ad3      	subs	r3, r2, r3
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d302      	bcc.n	8008c18 <I2C_IsErrorOccurred+0x54>
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d13a      	bne.n	8008c8e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c22:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c2a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c3a:	d121      	bne.n	8008c80 <I2C_IsErrorOccurred+0xbc>
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c42:	d01d      	beq.n	8008c80 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008c44:	7cfb      	ldrb	r3, [r7, #19]
 8008c46:	2b20      	cmp	r3, #32
 8008c48:	d01a      	beq.n	8008c80 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c58:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008c5a:	f7fb fab7 	bl	80041cc <HAL_GetTick>
 8008c5e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c60:	e00e      	b.n	8008c80 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008c62:	f7fb fab3 	bl	80041cc <HAL_GetTick>
 8008c66:	4602      	mov	r2, r0
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	2b19      	cmp	r3, #25
 8008c6e:	d907      	bls.n	8008c80 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008c70:	6a3b      	ldr	r3, [r7, #32]
 8008c72:	f043 0320 	orr.w	r3, r3, #32
 8008c76:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008c7e:	e006      	b.n	8008c8e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	699b      	ldr	r3, [r3, #24]
 8008c86:	f003 0320 	and.w	r3, r3, #32
 8008c8a:	2b20      	cmp	r3, #32
 8008c8c:	d1e9      	bne.n	8008c62 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	699b      	ldr	r3, [r3, #24]
 8008c94:	f003 0320 	and.w	r3, r3, #32
 8008c98:	2b20      	cmp	r3, #32
 8008c9a:	d003      	beq.n	8008ca4 <I2C_IsErrorOccurred+0xe0>
 8008c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d0aa      	beq.n	8008bfa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d103      	bne.n	8008cb4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008cb4:	6a3b      	ldr	r3, [r7, #32]
 8008cb6:	f043 0304 	orr.w	r3, r3, #4
 8008cba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00b      	beq.n	8008cec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008cd4:	6a3b      	ldr	r3, [r7, #32]
 8008cd6:	f043 0301 	orr.w	r3, r3, #1
 8008cda:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ce4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00b      	beq.n	8008d0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008cf6:	6a3b      	ldr	r3, [r7, #32]
 8008cf8:	f043 0308 	orr.w	r3, r3, #8
 8008cfc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008d06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008d0e:	69bb      	ldr	r3, [r7, #24]
 8008d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00b      	beq.n	8008d30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	f043 0302 	orr.w	r3, r3, #2
 8008d1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d01c      	beq.n	8008d72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f7ff fe1e 	bl	800897a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6859      	ldr	r1, [r3, #4]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	4b0d      	ldr	r3, [pc, #52]	@ (8008d80 <I2C_IsErrorOccurred+0x1bc>)
 8008d4a:	400b      	ands	r3, r1
 8008d4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d52:	6a3b      	ldr	r3, [r7, #32]
 8008d54:	431a      	orrs	r2, r3
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2220      	movs	r2, #32
 8008d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008d72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3728      	adds	r7, #40	@ 0x28
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	fe00e800 	.word	0xfe00e800

08008d84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b087      	sub	sp, #28
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	607b      	str	r3, [r7, #4]
 8008d8e:	460b      	mov	r3, r1
 8008d90:	817b      	strh	r3, [r7, #10]
 8008d92:	4613      	mov	r3, r2
 8008d94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d96:	897b      	ldrh	r3, [r7, #10]
 8008d98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d9c:	7a7b      	ldrb	r3, [r7, #9]
 8008d9e:	041b      	lsls	r3, r3, #16
 8008da0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008da4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008daa:	6a3b      	ldr	r3, [r7, #32]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008db2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	685a      	ldr	r2, [r3, #4]
 8008dba:	6a3b      	ldr	r3, [r7, #32]
 8008dbc:	0d5b      	lsrs	r3, r3, #21
 8008dbe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008dc2:	4b08      	ldr	r3, [pc, #32]	@ (8008de4 <I2C_TransferConfig+0x60>)
 8008dc4:	430b      	orrs	r3, r1
 8008dc6:	43db      	mvns	r3, r3
 8008dc8:	ea02 0103 	and.w	r1, r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	697a      	ldr	r2, [r7, #20]
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	03ff63ff 	.word	0x03ff63ff

08008de8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b085      	sub	sp, #20
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	460b      	mov	r3, r1
 8008df2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008df8:	887b      	ldrh	r3, [r7, #2]
 8008dfa:	f003 0301 	and.w	r3, r3, #1
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d00f      	beq.n	8008e22 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008e08:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e10:	b2db      	uxtb	r3, r3
 8008e12:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008e16:	2b28      	cmp	r3, #40	@ 0x28
 8008e18:	d003      	beq.n	8008e22 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008e20:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008e22:	887b      	ldrh	r3, [r7, #2]
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00f      	beq.n	8008e4c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008e32:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008e40:	2b28      	cmp	r3, #40	@ 0x28
 8008e42:	d003      	beq.n	8008e4c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008e4a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008e4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	da03      	bge.n	8008e5c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008e5a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008e5c:	887b      	ldrh	r3, [r7, #2]
 8008e5e:	2b10      	cmp	r3, #16
 8008e60:	d103      	bne.n	8008e6a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008e68:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e6a:	887b      	ldrh	r3, [r7, #2]
 8008e6c:	2b20      	cmp	r3, #32
 8008e6e:	d103      	bne.n	8008e78 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f043 0320 	orr.w	r3, r3, #32
 8008e76:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008e78:	887b      	ldrh	r3, [r7, #2]
 8008e7a:	2b40      	cmp	r3, #64	@ 0x40
 8008e7c:	d103      	bne.n	8008e86 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e84:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	6819      	ldr	r1, [r3, #0]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	43da      	mvns	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	400a      	ands	r2, r1
 8008e96:	601a      	str	r2, [r3, #0]
}
 8008e98:	bf00      	nop
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	2b20      	cmp	r3, #32
 8008eb8:	d138      	bne.n	8008f2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d101      	bne.n	8008ec8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008ec4:	2302      	movs	r3, #2
 8008ec6:	e032      	b.n	8008f2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2224      	movs	r2, #36	@ 0x24
 8008ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f022 0201 	bic.w	r2, r2, #1
 8008ee6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008ef6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6819      	ldr	r1, [r3, #0]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	683a      	ldr	r2, [r7, #0]
 8008f04:	430a      	orrs	r2, r1
 8008f06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f042 0201 	orr.w	r2, r2, #1
 8008f16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2220      	movs	r2, #32
 8008f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	e000      	b.n	8008f2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008f2c:	2302      	movs	r3, #2
  }
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	370c      	adds	r7, #12
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr

08008f3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008f3a:	b480      	push	{r7}
 8008f3c:	b085      	sub	sp, #20
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
 8008f42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	2b20      	cmp	r3, #32
 8008f4e:	d139      	bne.n	8008fc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d101      	bne.n	8008f5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	e033      	b.n	8008fc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2224      	movs	r2, #36	@ 0x24
 8008f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f022 0201 	bic.w	r2, r2, #1
 8008f7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008f8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	021b      	lsls	r3, r3, #8
 8008f92:	68fa      	ldr	r2, [r7, #12]
 8008f94:	4313      	orrs	r3, r2
 8008f96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68fa      	ldr	r2, [r7, #12]
 8008f9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f042 0201 	orr.w	r2, r2, #1
 8008fae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2220      	movs	r2, #32
 8008fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	e000      	b.n	8008fc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008fc4:	2302      	movs	r3, #2
  }
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr

08008fd2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008fd2:	b580      	push	{r7, lr}
 8008fd4:	b086      	sub	sp, #24
 8008fd6:	af02      	add	r7, sp, #8
 8008fd8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d101      	bne.n	8008fe4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e0fe      	b.n	80091e2 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d106      	bne.n	8008ffe <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f00b f82d 	bl	8014058 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2203      	movs	r2, #3
 8009002:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4618      	mov	r0, r3
 800900c:	f007 fbed 	bl	80107ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6818      	ldr	r0, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	7c1a      	ldrb	r2, [r3, #16]
 8009018:	f88d 2000 	strb.w	r2, [sp]
 800901c:	3304      	adds	r3, #4
 800901e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009020:	f007 fabe 	bl	80105a0 <USB_CoreInit>
 8009024:	4603      	mov	r3, r0
 8009026:	2b00      	cmp	r3, #0
 8009028:	d005      	beq.n	8009036 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2202      	movs	r2, #2
 800902e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009032:	2301      	movs	r3, #1
 8009034:	e0d5      	b.n	80091e2 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2100      	movs	r1, #0
 800903c:	4618      	mov	r0, r3
 800903e:	f007 fbe5 	bl	801080c <USB_SetCurrentMode>
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d005      	beq.n	8009054 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2202      	movs	r2, #2
 800904c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009050:	2301      	movs	r3, #1
 8009052:	e0c6      	b.n	80091e2 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009054:	2300      	movs	r3, #0
 8009056:	73fb      	strb	r3, [r7, #15]
 8009058:	e04a      	b.n	80090f0 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800905a:	7bfa      	ldrb	r2, [r7, #15]
 800905c:	6879      	ldr	r1, [r7, #4]
 800905e:	4613      	mov	r3, r2
 8009060:	00db      	lsls	r3, r3, #3
 8009062:	4413      	add	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	440b      	add	r3, r1
 8009068:	3315      	adds	r3, #21
 800906a:	2201      	movs	r2, #1
 800906c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800906e:	7bfa      	ldrb	r2, [r7, #15]
 8009070:	6879      	ldr	r1, [r7, #4]
 8009072:	4613      	mov	r3, r2
 8009074:	00db      	lsls	r3, r3, #3
 8009076:	4413      	add	r3, r2
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	440b      	add	r3, r1
 800907c:	3314      	adds	r3, #20
 800907e:	7bfa      	ldrb	r2, [r7, #15]
 8009080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009082:	7bfa      	ldrb	r2, [r7, #15]
 8009084:	7bfb      	ldrb	r3, [r7, #15]
 8009086:	b298      	uxth	r0, r3
 8009088:	6879      	ldr	r1, [r7, #4]
 800908a:	4613      	mov	r3, r2
 800908c:	00db      	lsls	r3, r3, #3
 800908e:	4413      	add	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	440b      	add	r3, r1
 8009094:	332e      	adds	r3, #46	@ 0x2e
 8009096:	4602      	mov	r2, r0
 8009098:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800909a:	7bfa      	ldrb	r2, [r7, #15]
 800909c:	6879      	ldr	r1, [r7, #4]
 800909e:	4613      	mov	r3, r2
 80090a0:	00db      	lsls	r3, r3, #3
 80090a2:	4413      	add	r3, r2
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	440b      	add	r3, r1
 80090a8:	3318      	adds	r3, #24
 80090aa:	2200      	movs	r2, #0
 80090ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80090ae:	7bfa      	ldrb	r2, [r7, #15]
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	4613      	mov	r3, r2
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	4413      	add	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	440b      	add	r3, r1
 80090bc:	331c      	adds	r3, #28
 80090be:	2200      	movs	r2, #0
 80090c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80090c2:	7bfa      	ldrb	r2, [r7, #15]
 80090c4:	6879      	ldr	r1, [r7, #4]
 80090c6:	4613      	mov	r3, r2
 80090c8:	00db      	lsls	r3, r3, #3
 80090ca:	4413      	add	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	440b      	add	r3, r1
 80090d0:	3320      	adds	r3, #32
 80090d2:	2200      	movs	r2, #0
 80090d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80090d6:	7bfa      	ldrb	r2, [r7, #15]
 80090d8:	6879      	ldr	r1, [r7, #4]
 80090da:	4613      	mov	r3, r2
 80090dc:	00db      	lsls	r3, r3, #3
 80090de:	4413      	add	r3, r2
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	440b      	add	r3, r1
 80090e4:	3324      	adds	r3, #36	@ 0x24
 80090e6:	2200      	movs	r2, #0
 80090e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090ea:	7bfb      	ldrb	r3, [r7, #15]
 80090ec:	3301      	adds	r3, #1
 80090ee:	73fb      	strb	r3, [r7, #15]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	791b      	ldrb	r3, [r3, #4]
 80090f4:	7bfa      	ldrb	r2, [r7, #15]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d3af      	bcc.n	800905a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090fa:	2300      	movs	r3, #0
 80090fc:	73fb      	strb	r3, [r7, #15]
 80090fe:	e044      	b.n	800918a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009100:	7bfa      	ldrb	r2, [r7, #15]
 8009102:	6879      	ldr	r1, [r7, #4]
 8009104:	4613      	mov	r3, r2
 8009106:	00db      	lsls	r3, r3, #3
 8009108:	4413      	add	r3, r2
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	440b      	add	r3, r1
 800910e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8009112:	2200      	movs	r2, #0
 8009114:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009116:	7bfa      	ldrb	r2, [r7, #15]
 8009118:	6879      	ldr	r1, [r7, #4]
 800911a:	4613      	mov	r3, r2
 800911c:	00db      	lsls	r3, r3, #3
 800911e:	4413      	add	r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	440b      	add	r3, r1
 8009124:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8009128:	7bfa      	ldrb	r2, [r7, #15]
 800912a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800912c:	7bfa      	ldrb	r2, [r7, #15]
 800912e:	6879      	ldr	r1, [r7, #4]
 8009130:	4613      	mov	r3, r2
 8009132:	00db      	lsls	r3, r3, #3
 8009134:	4413      	add	r3, r2
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	440b      	add	r3, r1
 800913a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800913e:	2200      	movs	r2, #0
 8009140:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009142:	7bfa      	ldrb	r2, [r7, #15]
 8009144:	6879      	ldr	r1, [r7, #4]
 8009146:	4613      	mov	r3, r2
 8009148:	00db      	lsls	r3, r3, #3
 800914a:	4413      	add	r3, r2
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	440b      	add	r3, r1
 8009150:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8009154:	2200      	movs	r2, #0
 8009156:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009158:	7bfa      	ldrb	r2, [r7, #15]
 800915a:	6879      	ldr	r1, [r7, #4]
 800915c:	4613      	mov	r3, r2
 800915e:	00db      	lsls	r3, r3, #3
 8009160:	4413      	add	r3, r2
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	440b      	add	r3, r1
 8009166:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800916a:	2200      	movs	r2, #0
 800916c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800916e:	7bfa      	ldrb	r2, [r7, #15]
 8009170:	6879      	ldr	r1, [r7, #4]
 8009172:	4613      	mov	r3, r2
 8009174:	00db      	lsls	r3, r3, #3
 8009176:	4413      	add	r3, r2
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	440b      	add	r3, r1
 800917c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009184:	7bfb      	ldrb	r3, [r7, #15]
 8009186:	3301      	adds	r3, #1
 8009188:	73fb      	strb	r3, [r7, #15]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	791b      	ldrb	r3, [r3, #4]
 800918e:	7bfa      	ldrb	r2, [r7, #15]
 8009190:	429a      	cmp	r2, r3
 8009192:	d3b5      	bcc.n	8009100 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6818      	ldr	r0, [r3, #0]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	7c1a      	ldrb	r2, [r3, #16]
 800919c:	f88d 2000 	strb.w	r2, [sp]
 80091a0:	3304      	adds	r3, #4
 80091a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80091a4:	f007 fb7e 	bl	80108a4 <USB_DevInit>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d005      	beq.n	80091ba <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2202      	movs	r2, #2
 80091b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e013      	b.n	80091e2 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	7b1b      	ldrb	r3, [r3, #12]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d102      	bne.n	80091d6 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f001 f96f 	bl	800a4b4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4618      	mov	r0, r3
 80091dc:	f008 fbc1 	bl	8011962 <USB_DevDisconnect>

  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b084      	sub	sp, #16
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d101      	bne.n	8009206 <HAL_PCD_Start+0x1c>
 8009202:	2302      	movs	r3, #2
 8009204:	e022      	b.n	800924c <HAL_PCD_Start+0x62>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2201      	movs	r2, #1
 800920a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	68db      	ldr	r3, [r3, #12]
 8009212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009216:	2b00      	cmp	r3, #0
 8009218:	d009      	beq.n	800922e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800921e:	2b01      	cmp	r3, #1
 8009220:	d105      	bne.n	800922e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009226:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4618      	mov	r0, r3
 8009234:	f007 fac8 	bl	80107c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4618      	mov	r0, r3
 800923e:	f008 fb6f 	bl	8011920 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800924a:	2300      	movs	r3, #0
}
 800924c:	4618      	mov	r0, r3
 800924e:	3710      	adds	r7, #16
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009254:	b590      	push	{r4, r7, lr}
 8009256:	b08d      	sub	sp, #52	@ 0x34
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009262:	6a3b      	ldr	r3, [r7, #32]
 8009264:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4618      	mov	r0, r3
 800926c:	f008 fc2d 	bl	8011aca <USB_GetMode>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	f040 84b9 	bne.w	8009bea <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4618      	mov	r0, r3
 800927e:	f008 fb91 	bl	80119a4 <USB_ReadInterrupts>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 84af 	beq.w	8009be8 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	0a1b      	lsrs	r3, r3, #8
 8009294:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f008 fb7e 	bl	80119a4 <USB_ReadInterrupts>
 80092a8:	4603      	mov	r3, r0
 80092aa:	f003 0302 	and.w	r3, r3, #2
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	d107      	bne.n	80092c2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	695a      	ldr	r2, [r3, #20]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f002 0202 	and.w	r2, r2, #2
 80092c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f008 fb6c 	bl	80119a4 <USB_ReadInterrupts>
 80092cc:	4603      	mov	r3, r0
 80092ce:	f003 0310 	and.w	r3, r3, #16
 80092d2:	2b10      	cmp	r3, #16
 80092d4:	d161      	bne.n	800939a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	699a      	ldr	r2, [r3, #24]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0210 	bic.w	r2, r2, #16
 80092e4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80092e6:	6a3b      	ldr	r3, [r7, #32]
 80092e8:	6a1b      	ldr	r3, [r3, #32]
 80092ea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	f003 020f 	and.w	r2, r3, #15
 80092f2:	4613      	mov	r3, r2
 80092f4:	00db      	lsls	r3, r3, #3
 80092f6:	4413      	add	r3, r2
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	4413      	add	r3, r2
 8009302:	3304      	adds	r3, #4
 8009304:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800930c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009310:	d124      	bne.n	800935c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009312:	69ba      	ldr	r2, [r7, #24]
 8009314:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8009318:	4013      	ands	r3, r2
 800931a:	2b00      	cmp	r3, #0
 800931c:	d035      	beq.n	800938a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	091b      	lsrs	r3, r3, #4
 8009326:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009328:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800932c:	b29b      	uxth	r3, r3
 800932e:	461a      	mov	r2, r3
 8009330:	6a38      	ldr	r0, [r7, #32]
 8009332:	f008 f9a3 	bl	801167c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	68da      	ldr	r2, [r3, #12]
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	091b      	lsrs	r3, r3, #4
 800933e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009342:	441a      	add	r2, r3
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	695a      	ldr	r2, [r3, #20]
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	091b      	lsrs	r3, r3, #4
 8009350:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009354:	441a      	add	r2, r3
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	615a      	str	r2, [r3, #20]
 800935a:	e016      	b.n	800938a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009362:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009366:	d110      	bne.n	800938a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800936e:	2208      	movs	r2, #8
 8009370:	4619      	mov	r1, r3
 8009372:	6a38      	ldr	r0, [r7, #32]
 8009374:	f008 f982 	bl	801167c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	695a      	ldr	r2, [r3, #20]
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	091b      	lsrs	r3, r3, #4
 8009380:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009384:	441a      	add	r2, r3
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	699a      	ldr	r2, [r3, #24]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f042 0210 	orr.w	r2, r2, #16
 8009398:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4618      	mov	r0, r3
 80093a0:	f008 fb00 	bl	80119a4 <USB_ReadInterrupts>
 80093a4:	4603      	mov	r3, r0
 80093a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80093aa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80093ae:	f040 80a7 	bne.w	8009500 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80093b2:	2300      	movs	r3, #0
 80093b4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4618      	mov	r0, r3
 80093bc:	f008 fb05 	bl	80119ca <USB_ReadDevAllOutEpInterrupt>
 80093c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80093c2:	e099      	b.n	80094f8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80093c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f000 808e 	beq.w	80094ec <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093d6:	b2d2      	uxtb	r2, r2
 80093d8:	4611      	mov	r1, r2
 80093da:	4618      	mov	r0, r3
 80093dc:	f008 fb29 	bl	8011a32 <USB_ReadDevOutEPInterrupt>
 80093e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	f003 0301 	and.w	r3, r3, #1
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00c      	beq.n	8009406 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80093ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	69fb      	ldr	r3, [r7, #28]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093f8:	461a      	mov	r2, r3
 80093fa:	2301      	movs	r3, #1
 80093fc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80093fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 fed1 	bl	800a1a8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	f003 0308 	and.w	r3, r3, #8
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00c      	beq.n	800942a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	015a      	lsls	r2, r3, #5
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	4413      	add	r3, r2
 8009418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800941c:	461a      	mov	r2, r3
 800941e:	2308      	movs	r3, #8
 8009420:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009422:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 ffa7 	bl	800a378 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	f003 0310 	and.w	r3, r3, #16
 8009430:	2b00      	cmp	r3, #0
 8009432:	d008      	beq.n	8009446 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009436:	015a      	lsls	r2, r3, #5
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	4413      	add	r3, r2
 800943c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009440:	461a      	mov	r2, r3
 8009442:	2310      	movs	r3, #16
 8009444:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	f003 0302 	and.w	r3, r3, #2
 800944c:	2b00      	cmp	r3, #0
 800944e:	d030      	beq.n	80094b2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009450:	6a3b      	ldr	r3, [r7, #32]
 8009452:	695b      	ldr	r3, [r3, #20]
 8009454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009458:	2b80      	cmp	r3, #128	@ 0x80
 800945a:	d109      	bne.n	8009470 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	69fa      	ldr	r2, [r7, #28]
 8009466:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800946a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800946e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009472:	4613      	mov	r3, r2
 8009474:	00db      	lsls	r3, r3, #3
 8009476:	4413      	add	r3, r2
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	4413      	add	r3, r2
 8009482:	3304      	adds	r3, #4
 8009484:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	78db      	ldrb	r3, [r3, #3]
 800948a:	2b01      	cmp	r3, #1
 800948c:	d108      	bne.n	80094a0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	2200      	movs	r2, #0
 8009492:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009496:	b2db      	uxtb	r3, r3
 8009498:	4619      	mov	r1, r3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f00a ff12 	bl	80142c4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80094a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a2:	015a      	lsls	r2, r3, #5
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	4413      	add	r3, r2
 80094a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ac:	461a      	mov	r2, r3
 80094ae:	2302      	movs	r3, #2
 80094b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	f003 0320 	and.w	r3, r3, #32
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d008      	beq.n	80094ce <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80094bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c8:	461a      	mov	r2, r3
 80094ca:	2320      	movs	r3, #32
 80094cc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d009      	beq.n	80094ec <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80094d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094da:	015a      	lsls	r2, r3, #5
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	4413      	add	r3, r2
 80094e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094e4:	461a      	mov	r2, r3
 80094e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80094ea:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80094ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ee:	3301      	adds	r3, #1
 80094f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80094f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f4:	085b      	lsrs	r3, r3, #1
 80094f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80094f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f47f af62 	bne.w	80093c4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4618      	mov	r0, r3
 8009506:	f008 fa4d 	bl	80119a4 <USB_ReadInterrupts>
 800950a:	4603      	mov	r3, r0
 800950c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009510:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009514:	f040 80db 	bne.w	80096ce <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4618      	mov	r0, r3
 800951e:	f008 fa6e 	bl	80119fe <USB_ReadDevAllInEpInterrupt>
 8009522:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8009524:	2300      	movs	r3, #0
 8009526:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8009528:	e0cd      	b.n	80096c6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800952a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952c:	f003 0301 	and.w	r3, r3, #1
 8009530:	2b00      	cmp	r3, #0
 8009532:	f000 80c2 	beq.w	80096ba <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800953c:	b2d2      	uxtb	r2, r2
 800953e:	4611      	mov	r1, r2
 8009540:	4618      	mov	r0, r3
 8009542:	f008 fa94 	bl	8011a6e <USB_ReadDevInEPInterrupt>
 8009546:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	f003 0301 	and.w	r3, r3, #1
 800954e:	2b00      	cmp	r3, #0
 8009550:	d057      	beq.n	8009602 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009554:	f003 030f 	and.w	r3, r3, #15
 8009558:	2201      	movs	r2, #1
 800955a:	fa02 f303 	lsl.w	r3, r2, r3
 800955e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009566:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	43db      	mvns	r3, r3
 800956c:	69f9      	ldr	r1, [r7, #28]
 800956e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009572:	4013      	ands	r3, r2
 8009574:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009578:	015a      	lsls	r2, r3, #5
 800957a:	69fb      	ldr	r3, [r7, #28]
 800957c:	4413      	add	r3, r2
 800957e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009582:	461a      	mov	r2, r3
 8009584:	2301      	movs	r3, #1
 8009586:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	799b      	ldrb	r3, [r3, #6]
 800958c:	2b01      	cmp	r3, #1
 800958e:	d132      	bne.n	80095f6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009590:	6879      	ldr	r1, [r7, #4]
 8009592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009594:	4613      	mov	r3, r2
 8009596:	00db      	lsls	r3, r3, #3
 8009598:	4413      	add	r3, r2
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	440b      	add	r3, r1
 800959e:	3320      	adds	r3, #32
 80095a0:	6819      	ldr	r1, [r3, #0]
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095a6:	4613      	mov	r3, r2
 80095a8:	00db      	lsls	r3, r3, #3
 80095aa:	4413      	add	r3, r2
 80095ac:	009b      	lsls	r3, r3, #2
 80095ae:	4403      	add	r3, r0
 80095b0:	331c      	adds	r3, #28
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4419      	add	r1, r3
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095ba:	4613      	mov	r3, r2
 80095bc:	00db      	lsls	r3, r3, #3
 80095be:	4413      	add	r3, r2
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	4403      	add	r3, r0
 80095c4:	3320      	adds	r3, #32
 80095c6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80095c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d113      	bne.n	80095f6 <HAL_PCD_IRQHandler+0x3a2>
 80095ce:	6879      	ldr	r1, [r7, #4]
 80095d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095d2:	4613      	mov	r3, r2
 80095d4:	00db      	lsls	r3, r3, #3
 80095d6:	4413      	add	r3, r2
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	440b      	add	r3, r1
 80095dc:	3324      	adds	r3, #36	@ 0x24
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d108      	bne.n	80095f6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6818      	ldr	r0, [r3, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80095ee:	461a      	mov	r2, r3
 80095f0:	2101      	movs	r1, #1
 80095f2:	f008 fa9d 	bl	8011b30 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80095f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	4619      	mov	r1, r3
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f00a fddc 	bl	80141ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	f003 0308 	and.w	r3, r3, #8
 8009608:	2b00      	cmp	r3, #0
 800960a:	d008      	beq.n	800961e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800960c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800960e:	015a      	lsls	r2, r3, #5
 8009610:	69fb      	ldr	r3, [r7, #28]
 8009612:	4413      	add	r3, r2
 8009614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009618:	461a      	mov	r2, r3
 800961a:	2308      	movs	r3, #8
 800961c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	f003 0310 	and.w	r3, r3, #16
 8009624:	2b00      	cmp	r3, #0
 8009626:	d008      	beq.n	800963a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	4413      	add	r3, r2
 8009630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009634:	461a      	mov	r2, r3
 8009636:	2310      	movs	r3, #16
 8009638:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009646:	015a      	lsls	r2, r3, #5
 8009648:	69fb      	ldr	r3, [r7, #28]
 800964a:	4413      	add	r3, r2
 800964c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009650:	461a      	mov	r2, r3
 8009652:	2340      	movs	r3, #64	@ 0x40
 8009654:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	f003 0302 	and.w	r3, r3, #2
 800965c:	2b00      	cmp	r3, #0
 800965e:	d023      	beq.n	80096a8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009660:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009662:	6a38      	ldr	r0, [r7, #32]
 8009664:	f007 fa7c 	bl	8010b60 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800966a:	4613      	mov	r3, r2
 800966c:	00db      	lsls	r3, r3, #3
 800966e:	4413      	add	r3, r2
 8009670:	009b      	lsls	r3, r3, #2
 8009672:	3310      	adds	r3, #16
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	4413      	add	r3, r2
 8009678:	3304      	adds	r3, #4
 800967a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	78db      	ldrb	r3, [r3, #3]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d108      	bne.n	8009696 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	2200      	movs	r2, #0
 8009688:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800968a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800968c:	b2db      	uxtb	r3, r3
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f00a fe29 	bl	80142e8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009698:	015a      	lsls	r2, r3, #5
 800969a:	69fb      	ldr	r3, [r7, #28]
 800969c:	4413      	add	r3, r2
 800969e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096a2:	461a      	mov	r2, r3
 80096a4:	2302      	movs	r3, #2
 80096a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d003      	beq.n	80096ba <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80096b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fcea 	bl	800a08e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	3301      	adds	r3, #1
 80096be:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80096c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c2:	085b      	lsrs	r3, r3, #1
 80096c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80096c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f47f af2e 	bne.w	800952a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	4618      	mov	r0, r3
 80096d4:	f008 f966 	bl	80119a4 <USB_ReadInterrupts>
 80096d8:	4603      	mov	r3, r0
 80096da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80096de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096e2:	d122      	bne.n	800972a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	69fa      	ldr	r2, [r7, #28]
 80096ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096f2:	f023 0301 	bic.w	r3, r3, #1
 80096f6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d108      	bne.n	8009714 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800970a:	2100      	movs	r1, #0
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 fef5 	bl	800a4fc <HAL_PCDEx_LPM_Callback>
 8009712:	e002      	b.n	800971a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f00a fdc7 	bl	80142a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	695a      	ldr	r2, [r3, #20]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8009728:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4618      	mov	r0, r3
 8009730:	f008 f938 	bl	80119a4 <USB_ReadInterrupts>
 8009734:	4603      	mov	r3, r0
 8009736:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800973a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800973e:	d112      	bne.n	8009766 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	f003 0301 	and.w	r3, r3, #1
 800974c:	2b01      	cmp	r3, #1
 800974e:	d102      	bne.n	8009756 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f00a fd83 	bl	801425c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	695a      	ldr	r2, [r3, #20]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8009764:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4618      	mov	r0, r3
 800976c:	f008 f91a 	bl	80119a4 <USB_ReadInterrupts>
 8009770:	4603      	mov	r3, r0
 8009772:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800977a:	d121      	bne.n	80097c0 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	695a      	ldr	r2, [r3, #20]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800978a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8009792:	2b00      	cmp	r3, #0
 8009794:	d111      	bne.n	80097ba <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097a4:	089b      	lsrs	r3, r3, #2
 80097a6:	f003 020f 	and.w	r2, r3, #15
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80097b0:	2101      	movs	r1, #1
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fea2 	bl	800a4fc <HAL_PCDEx_LPM_Callback>
 80097b8:	e002      	b.n	80097c0 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f00a fd4e 	bl	801425c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4618      	mov	r0, r3
 80097c6:	f008 f8ed 	bl	80119a4 <USB_ReadInterrupts>
 80097ca:	4603      	mov	r3, r0
 80097cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80097d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097d4:	f040 80b7 	bne.w	8009946 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80097d8:	69fb      	ldr	r3, [r7, #28]
 80097da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	69fa      	ldr	r2, [r7, #28]
 80097e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097e6:	f023 0301 	bic.w	r3, r3, #1
 80097ea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2110      	movs	r1, #16
 80097f2:	4618      	mov	r0, r3
 80097f4:	f007 f9b4 	bl	8010b60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80097f8:	2300      	movs	r3, #0
 80097fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097fc:	e046      	b.n	800988c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80097fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	69fb      	ldr	r3, [r7, #28]
 8009804:	4413      	add	r3, r2
 8009806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800980a:	461a      	mov	r2, r3
 800980c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009810:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009814:	015a      	lsls	r2, r3, #5
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	4413      	add	r3, r2
 800981a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009822:	0151      	lsls	r1, r2, #5
 8009824:	69fa      	ldr	r2, [r7, #28]
 8009826:	440a      	add	r2, r1
 8009828:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800982c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009830:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009834:	015a      	lsls	r2, r3, #5
 8009836:	69fb      	ldr	r3, [r7, #28]
 8009838:	4413      	add	r3, r2
 800983a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800983e:	461a      	mov	r2, r3
 8009840:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009844:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009848:	015a      	lsls	r2, r3, #5
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	4413      	add	r3, r2
 800984e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009856:	0151      	lsls	r1, r2, #5
 8009858:	69fa      	ldr	r2, [r7, #28]
 800985a:	440a      	add	r2, r1
 800985c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009860:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009864:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009868:	015a      	lsls	r2, r3, #5
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	4413      	add	r3, r2
 800986e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009876:	0151      	lsls	r1, r2, #5
 8009878:	69fa      	ldr	r2, [r7, #28]
 800987a:	440a      	add	r2, r1
 800987c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009880:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009884:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009888:	3301      	adds	r3, #1
 800988a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	791b      	ldrb	r3, [r3, #4]
 8009890:	461a      	mov	r2, r3
 8009892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009894:	4293      	cmp	r3, r2
 8009896:	d3b2      	bcc.n	80097fe <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800989e:	69db      	ldr	r3, [r3, #28]
 80098a0:	69fa      	ldr	r2, [r7, #28]
 80098a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098a6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80098aa:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	7bdb      	ldrb	r3, [r3, #15]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d016      	beq.n	80098e2 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80098b4:	69fb      	ldr	r3, [r7, #28]
 80098b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098be:	69fa      	ldr	r2, [r7, #28]
 80098c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098c4:	f043 030b 	orr.w	r3, r3, #11
 80098c8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098d4:	69fa      	ldr	r2, [r7, #28]
 80098d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098da:	f043 030b 	orr.w	r3, r3, #11
 80098de:	6453      	str	r3, [r2, #68]	@ 0x44
 80098e0:	e015      	b.n	800990e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098e8:	695a      	ldr	r2, [r3, #20]
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098f0:	4619      	mov	r1, r3
 80098f2:	f242 032b 	movw	r3, #8235	@ 0x202b
 80098f6:	4313      	orrs	r3, r2
 80098f8:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80098fa:	69fb      	ldr	r3, [r7, #28]
 80098fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009900:	691b      	ldr	r3, [r3, #16]
 8009902:	69fa      	ldr	r2, [r7, #28]
 8009904:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009908:	f043 030b 	orr.w	r3, r3, #11
 800990c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	69fa      	ldr	r2, [r7, #28]
 8009918:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800991c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009920:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6818      	ldr	r0, [r3, #0]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009930:	461a      	mov	r2, r3
 8009932:	f008 f8fd 	bl	8011b30 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	695a      	ldr	r2, [r3, #20]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8009944:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4618      	mov	r0, r3
 800994c:	f008 f82a 	bl	80119a4 <USB_ReadInterrupts>
 8009950:	4603      	mov	r3, r0
 8009952:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800995a:	d123      	bne.n	80099a4 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4618      	mov	r0, r3
 8009962:	f008 f8c1 	bl	8011ae8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4618      	mov	r0, r3
 800996c:	f007 f971 	bl	8010c52 <USB_GetDevSpeed>
 8009970:	4603      	mov	r3, r0
 8009972:	461a      	mov	r2, r3
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681c      	ldr	r4, [r3, #0]
 800997c:	f001 fd9e 	bl	800b4bc <HAL_RCC_GetHCLKFreq>
 8009980:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009986:	461a      	mov	r2, r3
 8009988:	4620      	mov	r0, r4
 800998a:	f006 fe7b 	bl	8010684 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f00a fc3b 	bl	801420a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	695a      	ldr	r2, [r3, #20]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80099a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4618      	mov	r0, r3
 80099aa:	f007 fffb 	bl	80119a4 <USB_ReadInterrupts>
 80099ae:	4603      	mov	r3, r0
 80099b0:	f003 0308 	and.w	r3, r3, #8
 80099b4:	2b08      	cmp	r3, #8
 80099b6:	d10a      	bne.n	80099ce <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f00a fc18 	bl	80141ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	695a      	ldr	r2, [r3, #20]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f002 0208 	and.w	r2, r2, #8
 80099cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4618      	mov	r0, r3
 80099d4:	f007 ffe6 	bl	80119a4 <USB_ReadInterrupts>
 80099d8:	4603      	mov	r3, r0
 80099da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099de:	2b80      	cmp	r3, #128	@ 0x80
 80099e0:	d123      	bne.n	8009a2a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80099e2:	6a3b      	ldr	r3, [r7, #32]
 80099e4:	699b      	ldr	r3, [r3, #24]
 80099e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80099ee:	2301      	movs	r3, #1
 80099f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80099f2:	e014      	b.n	8009a1e <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80099f4:	6879      	ldr	r1, [r7, #4]
 80099f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f8:	4613      	mov	r3, r2
 80099fa:	00db      	lsls	r3, r3, #3
 80099fc:	4413      	add	r3, r2
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	440b      	add	r3, r1
 8009a02:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	d105      	bne.n	8009a18 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	4619      	mov	r1, r3
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fb0a 	bl	800a02c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	791b      	ldrb	r3, [r3, #4]
 8009a22:	461a      	mov	r2, r3
 8009a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d3e4      	bcc.n	80099f4 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f007 ffb8 	bl	80119a4 <USB_ReadInterrupts>
 8009a34:	4603      	mov	r3, r0
 8009a36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a3e:	d13c      	bne.n	8009aba <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009a40:	2301      	movs	r3, #1
 8009a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a44:	e02b      	b.n	8009a9e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a48:	015a      	lsls	r2, r3, #5
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009a56:	6879      	ldr	r1, [r7, #4]
 8009a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	00db      	lsls	r3, r3, #3
 8009a5e:	4413      	add	r3, r2
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	440b      	add	r3, r1
 8009a64:	3318      	adds	r3, #24
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d115      	bne.n	8009a98 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009a6c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	da12      	bge.n	8009a98 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009a72:	6879      	ldr	r1, [r7, #4]
 8009a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a76:	4613      	mov	r3, r2
 8009a78:	00db      	lsls	r3, r3, #3
 8009a7a:	4413      	add	r3, r2
 8009a7c:	009b      	lsls	r3, r3, #2
 8009a7e:	440b      	add	r3, r1
 8009a80:	3317      	adds	r3, #23
 8009a82:	2201      	movs	r2, #1
 8009a84:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	4619      	mov	r1, r3
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 faca 	bl	800a02c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	791b      	ldrb	r3, [r3, #4]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d3cd      	bcc.n	8009a46 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	695a      	ldr	r2, [r3, #20]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8009ab8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f007 ff70 	bl	80119a4 <USB_ReadInterrupts>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009aca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009ace:	d156      	bne.n	8009b7e <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ad4:	e045      	b.n	8009b62 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009ae6:	6879      	ldr	r1, [r7, #4]
 8009ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aea:	4613      	mov	r3, r2
 8009aec:	00db      	lsls	r3, r3, #3
 8009aee:	4413      	add	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	440b      	add	r3, r1
 8009af4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d12e      	bne.n	8009b5c <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009afe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	da2b      	bge.n	8009b5c <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	0c1a      	lsrs	r2, r3, #16
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8009b0e:	4053      	eors	r3, r2
 8009b10:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d121      	bne.n	8009b5c <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009b18:	6879      	ldr	r1, [r7, #4]
 8009b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	00db      	lsls	r3, r3, #3
 8009b20:	4413      	add	r3, r2
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	440b      	add	r3, r1
 8009b26:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009b2e:	6a3b      	ldr	r3, [r7, #32]
 8009b30:	699b      	ldr	r3, [r3, #24]
 8009b32:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009b36:	6a3b      	ldr	r3, [r7, #32]
 8009b38:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d10a      	bne.n	8009b5c <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	69fa      	ldr	r2, [r7, #28]
 8009b50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009b58:	6053      	str	r3, [r2, #4]
            break;
 8009b5a:	e008      	b.n	8009b6e <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5e:	3301      	adds	r3, #1
 8009b60:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	791b      	ldrb	r3, [r3, #4]
 8009b66:	461a      	mov	r2, r3
 8009b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d3b3      	bcc.n	8009ad6 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	695a      	ldr	r2, [r3, #20]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8009b7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4618      	mov	r0, r3
 8009b84:	f007 ff0e 	bl	80119a4 <USB_ReadInterrupts>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b92:	d10a      	bne.n	8009baa <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f00a fbb9 	bl	801430c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	695a      	ldr	r2, [r3, #20]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8009ba8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f007 fef8 	bl	80119a4 <USB_ReadInterrupts>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	f003 0304 	and.w	r3, r3, #4
 8009bba:	2b04      	cmp	r3, #4
 8009bbc:	d115      	bne.n	8009bea <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	f003 0304 	and.w	r3, r3, #4
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d002      	beq.n	8009bd6 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f00a fba9 	bl	8014328 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	6859      	ldr	r1, [r3, #4]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	69ba      	ldr	r2, [r7, #24]
 8009be2:	430a      	orrs	r2, r1
 8009be4:	605a      	str	r2, [r3, #4]
 8009be6:	e000      	b.n	8009bea <HAL_PCD_IRQHandler+0x996>
      return;
 8009be8:	bf00      	nop
    }
  }
}
 8009bea:	3734      	adds	r7, #52	@ 0x34
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd90      	pop	{r4, r7, pc}

08009bf0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d101      	bne.n	8009c0a <HAL_PCD_SetAddress+0x1a>
 8009c06:	2302      	movs	r3, #2
 8009c08:	e012      	b.n	8009c30 <HAL_PCD_SetAddress+0x40>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	78fa      	ldrb	r2, [r7, #3]
 8009c16:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	78fa      	ldrb	r2, [r7, #3]
 8009c1e:	4611      	mov	r1, r2
 8009c20:	4618      	mov	r0, r3
 8009c22:	f007 fe57 	bl	80118d4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3708      	adds	r7, #8
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	4608      	mov	r0, r1
 8009c42:	4611      	mov	r1, r2
 8009c44:	461a      	mov	r2, r3
 8009c46:	4603      	mov	r3, r0
 8009c48:	70fb      	strb	r3, [r7, #3]
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	803b      	strh	r3, [r7, #0]
 8009c4e:	4613      	mov	r3, r2
 8009c50:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009c52:	2300      	movs	r3, #0
 8009c54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009c56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	da0f      	bge.n	8009c7e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c5e:	78fb      	ldrb	r3, [r7, #3]
 8009c60:	f003 020f 	and.w	r2, r3, #15
 8009c64:	4613      	mov	r3, r2
 8009c66:	00db      	lsls	r3, r3, #3
 8009c68:	4413      	add	r3, r2
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	3310      	adds	r3, #16
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	4413      	add	r3, r2
 8009c72:	3304      	adds	r3, #4
 8009c74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2201      	movs	r2, #1
 8009c7a:	705a      	strb	r2, [r3, #1]
 8009c7c:	e00f      	b.n	8009c9e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c7e:	78fb      	ldrb	r3, [r7, #3]
 8009c80:	f003 020f 	and.w	r2, r3, #15
 8009c84:	4613      	mov	r3, r2
 8009c86:	00db      	lsls	r3, r3, #3
 8009c88:	4413      	add	r3, r2
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	4413      	add	r3, r2
 8009c94:	3304      	adds	r3, #4
 8009c96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009c9e:	78fb      	ldrb	r3, [r7, #3]
 8009ca0:	f003 030f 	and.w	r3, r3, #15
 8009ca4:	b2da      	uxtb	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009caa:	883b      	ldrh	r3, [r7, #0]
 8009cac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	78ba      	ldrb	r2, [r7, #2]
 8009cb8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	785b      	ldrb	r3, [r3, #1]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d004      	beq.n	8009ccc <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009ccc:	78bb      	ldrb	r3, [r7, #2]
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	d102      	bne.n	8009cd8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d101      	bne.n	8009ce6 <HAL_PCD_EP_Open+0xae>
 8009ce2:	2302      	movs	r3, #2
 8009ce4:	e00e      	b.n	8009d04 <HAL_PCD_EP_Open+0xcc>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2201      	movs	r2, #1
 8009cea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	68f9      	ldr	r1, [r7, #12]
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f006 ffd1 	bl	8010c9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8009d02:	7afb      	ldrb	r3, [r7, #11]
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3710      	adds	r7, #16
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	460b      	mov	r3, r1
 8009d16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009d18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	da0f      	bge.n	8009d40 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d20:	78fb      	ldrb	r3, [r7, #3]
 8009d22:	f003 020f 	and.w	r2, r3, #15
 8009d26:	4613      	mov	r3, r2
 8009d28:	00db      	lsls	r3, r3, #3
 8009d2a:	4413      	add	r3, r2
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	3310      	adds	r3, #16
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	4413      	add	r3, r2
 8009d34:	3304      	adds	r3, #4
 8009d36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	705a      	strb	r2, [r3, #1]
 8009d3e:	e00f      	b.n	8009d60 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d40:	78fb      	ldrb	r3, [r7, #3]
 8009d42:	f003 020f 	and.w	r2, r3, #15
 8009d46:	4613      	mov	r3, r2
 8009d48:	00db      	lsls	r3, r3, #3
 8009d4a:	4413      	add	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	4413      	add	r3, r2
 8009d56:	3304      	adds	r3, #4
 8009d58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d60:	78fb      	ldrb	r3, [r7, #3]
 8009d62:	f003 030f 	and.w	r3, r3, #15
 8009d66:	b2da      	uxtb	r2, r3
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d101      	bne.n	8009d7a <HAL_PCD_EP_Close+0x6e>
 8009d76:	2302      	movs	r3, #2
 8009d78:	e00e      	b.n	8009d98 <HAL_PCD_EP_Close+0x8c>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68f9      	ldr	r1, [r7, #12]
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f007 f80f 	bl	8010dac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3710      	adds	r7, #16
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	607a      	str	r2, [r7, #4]
 8009daa:	603b      	str	r3, [r7, #0]
 8009dac:	460b      	mov	r3, r1
 8009dae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009db0:	7afb      	ldrb	r3, [r7, #11]
 8009db2:	f003 020f 	and.w	r2, r3, #15
 8009db6:	4613      	mov	r3, r2
 8009db8:	00db      	lsls	r3, r3, #3
 8009dba:	4413      	add	r3, r2
 8009dbc:	009b      	lsls	r3, r3, #2
 8009dbe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	3304      	adds	r3, #4
 8009dc8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	683a      	ldr	r2, [r7, #0]
 8009dd4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	2200      	movs	r2, #0
 8009de0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009de2:	7afb      	ldrb	r3, [r7, #11]
 8009de4:	f003 030f 	and.w	r3, r3, #15
 8009de8:	b2da      	uxtb	r2, r3
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	799b      	ldrb	r3, [r3, #6]
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d102      	bne.n	8009dfc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009df6:	687a      	ldr	r2, [r7, #4]
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6818      	ldr	r0, [r3, #0]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	799b      	ldrb	r3, [r3, #6]
 8009e04:	461a      	mov	r2, r3
 8009e06:	6979      	ldr	r1, [r7, #20]
 8009e08:	f007 f8ac 	bl	8010f64 <USB_EPStartXfer>

  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3718      	adds	r7, #24
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009e16:	b480      	push	{r7}
 8009e18:	b083      	sub	sp, #12
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
 8009e1e:	460b      	mov	r3, r1
 8009e20:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009e22:	78fb      	ldrb	r3, [r7, #3]
 8009e24:	f003 020f 	and.w	r2, r3, #15
 8009e28:	6879      	ldr	r1, [r7, #4]
 8009e2a:	4613      	mov	r3, r2
 8009e2c:	00db      	lsls	r3, r3, #3
 8009e2e:	4413      	add	r3, r2
 8009e30:	009b      	lsls	r3, r3, #2
 8009e32:	440b      	add	r3, r1
 8009e34:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8009e38:	681b      	ldr	r3, [r3, #0]
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	370c      	adds	r7, #12
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr

08009e46 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b086      	sub	sp, #24
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	60f8      	str	r0, [r7, #12]
 8009e4e:	607a      	str	r2, [r7, #4]
 8009e50:	603b      	str	r3, [r7, #0]
 8009e52:	460b      	mov	r3, r1
 8009e54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e56:	7afb      	ldrb	r3, [r7, #11]
 8009e58:	f003 020f 	and.w	r2, r3, #15
 8009e5c:	4613      	mov	r3, r2
 8009e5e:	00db      	lsls	r3, r3, #3
 8009e60:	4413      	add	r3, r2
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	3310      	adds	r3, #16
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	4413      	add	r3, r2
 8009e6a:	3304      	adds	r3, #4
 8009e6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	687a      	ldr	r2, [r7, #4]
 8009e72:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	683a      	ldr	r2, [r7, #0]
 8009e78:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	2201      	movs	r2, #1
 8009e84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e86:	7afb      	ldrb	r3, [r7, #11]
 8009e88:	f003 030f 	and.w	r3, r3, #15
 8009e8c:	b2da      	uxtb	r2, r3
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	799b      	ldrb	r3, [r3, #6]
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d102      	bne.n	8009ea0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	6818      	ldr	r0, [r3, #0]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	799b      	ldrb	r3, [r3, #6]
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	6979      	ldr	r1, [r7, #20]
 8009eac:	f007 f85a 	bl	8010f64 <USB_EPStartXfer>

  return HAL_OK;
 8009eb0:	2300      	movs	r3, #0
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3718      	adds	r7, #24
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}

08009eba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b084      	sub	sp, #16
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009ec6:	78fb      	ldrb	r3, [r7, #3]
 8009ec8:	f003 030f 	and.w	r3, r3, #15
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	7912      	ldrb	r2, [r2, #4]
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d901      	bls.n	8009ed8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e04f      	b.n	8009f78 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009ed8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	da0f      	bge.n	8009f00 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ee0:	78fb      	ldrb	r3, [r7, #3]
 8009ee2:	f003 020f 	and.w	r2, r3, #15
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	00db      	lsls	r3, r3, #3
 8009eea:	4413      	add	r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	3310      	adds	r3, #16
 8009ef0:	687a      	ldr	r2, [r7, #4]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	3304      	adds	r3, #4
 8009ef6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2201      	movs	r2, #1
 8009efc:	705a      	strb	r2, [r3, #1]
 8009efe:	e00d      	b.n	8009f1c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009f00:	78fa      	ldrb	r2, [r7, #3]
 8009f02:	4613      	mov	r3, r2
 8009f04:	00db      	lsls	r3, r3, #3
 8009f06:	4413      	add	r3, r2
 8009f08:	009b      	lsls	r3, r3, #2
 8009f0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	4413      	add	r3, r2
 8009f12:	3304      	adds	r3, #4
 8009f14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f22:	78fb      	ldrb	r3, [r7, #3]
 8009f24:	f003 030f 	and.w	r3, r3, #15
 8009f28:	b2da      	uxtb	r2, r3
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d101      	bne.n	8009f3c <HAL_PCD_EP_SetStall+0x82>
 8009f38:	2302      	movs	r3, #2
 8009f3a:	e01d      	b.n	8009f78 <HAL_PCD_EP_SetStall+0xbe>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2201      	movs	r2, #1
 8009f40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	68f9      	ldr	r1, [r7, #12]
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f007 fbee 	bl	801172c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009f50:	78fb      	ldrb	r3, [r7, #3]
 8009f52:	f003 030f 	and.w	r3, r3, #15
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d109      	bne.n	8009f6e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6818      	ldr	r0, [r3, #0]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	7999      	ldrb	r1, [r3, #6]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009f68:	461a      	mov	r2, r3
 8009f6a:	f007 fde1 	bl	8011b30 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009f76:	2300      	movs	r3, #0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3710      	adds	r7, #16
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	460b      	mov	r3, r1
 8009f8a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009f8c:	78fb      	ldrb	r3, [r7, #3]
 8009f8e:	f003 030f 	and.w	r3, r3, #15
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	7912      	ldrb	r2, [r2, #4]
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d901      	bls.n	8009f9e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	e042      	b.n	800a024 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009f9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	da0f      	bge.n	8009fc6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fa6:	78fb      	ldrb	r3, [r7, #3]
 8009fa8:	f003 020f 	and.w	r2, r3, #15
 8009fac:	4613      	mov	r3, r2
 8009fae:	00db      	lsls	r3, r3, #3
 8009fb0:	4413      	add	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	3310      	adds	r3, #16
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	4413      	add	r3, r2
 8009fba:	3304      	adds	r3, #4
 8009fbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	705a      	strb	r2, [r3, #1]
 8009fc4:	e00f      	b.n	8009fe6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009fc6:	78fb      	ldrb	r3, [r7, #3]
 8009fc8:	f003 020f 	and.w	r2, r3, #15
 8009fcc:	4613      	mov	r3, r2
 8009fce:	00db      	lsls	r3, r3, #3
 8009fd0:	4413      	add	r3, r2
 8009fd2:	009b      	lsls	r3, r3, #2
 8009fd4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009fd8:	687a      	ldr	r2, [r7, #4]
 8009fda:	4413      	add	r3, r2
 8009fdc:	3304      	adds	r3, #4
 8009fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009fec:	78fb      	ldrb	r3, [r7, #3]
 8009fee:	f003 030f 	and.w	r3, r3, #15
 8009ff2:	b2da      	uxtb	r2, r3
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d101      	bne.n	800a006 <HAL_PCD_EP_ClrStall+0x86>
 800a002:	2302      	movs	r3, #2
 800a004:	e00e      	b.n	800a024 <HAL_PCD_EP_ClrStall+0xa4>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2201      	movs	r2, #1
 800a00a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68f9      	ldr	r1, [r7, #12]
 800a014:	4618      	mov	r0, r3
 800a016:	f007 fbf7 	bl	8011808 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a022:	2300      	movs	r3, #0
}
 800a024:	4618      	mov	r0, r3
 800a026:	3710      	adds	r7, #16
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	460b      	mov	r3, r1
 800a036:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a038:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	da0c      	bge.n	800a05a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a040:	78fb      	ldrb	r3, [r7, #3]
 800a042:	f003 020f 	and.w	r2, r3, #15
 800a046:	4613      	mov	r3, r2
 800a048:	00db      	lsls	r3, r3, #3
 800a04a:	4413      	add	r3, r2
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	3310      	adds	r3, #16
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	4413      	add	r3, r2
 800a054:	3304      	adds	r3, #4
 800a056:	60fb      	str	r3, [r7, #12]
 800a058:	e00c      	b.n	800a074 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a05a:	78fb      	ldrb	r3, [r7, #3]
 800a05c:	f003 020f 	and.w	r2, r3, #15
 800a060:	4613      	mov	r3, r2
 800a062:	00db      	lsls	r3, r3, #3
 800a064:	4413      	add	r3, r2
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	4413      	add	r3, r2
 800a070:	3304      	adds	r3, #4
 800a072:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	68f9      	ldr	r1, [r7, #12]
 800a07a:	4618      	mov	r0, r3
 800a07c:	f007 fa16 	bl	80114ac <USB_EPStopXfer>
 800a080:	4603      	mov	r3, r0
 800a082:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a084:	7afb      	ldrb	r3, [r7, #11]
}
 800a086:	4618      	mov	r0, r3
 800a088:	3710      	adds	r7, #16
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a08e:	b580      	push	{r7, lr}
 800a090:	b08a      	sub	sp, #40	@ 0x28
 800a092:	af02      	add	r7, sp, #8
 800a094:	6078      	str	r0, [r7, #4]
 800a096:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	4613      	mov	r3, r2
 800a0a6:	00db      	lsls	r3, r3, #3
 800a0a8:	4413      	add	r3, r2
 800a0aa:	009b      	lsls	r3, r3, #2
 800a0ac:	3310      	adds	r3, #16
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	695a      	ldr	r2, [r3, #20]
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	691b      	ldr	r3, [r3, #16]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d901      	bls.n	800a0c6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e06b      	b.n	800a19e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	691a      	ldr	r2, [r3, #16]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	695b      	ldr	r3, [r3, #20]
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	69fa      	ldr	r2, [r7, #28]
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d902      	bls.n	800a0e2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	3303      	adds	r3, #3
 800a0e6:	089b      	lsrs	r3, r3, #2
 800a0e8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a0ea:	e02a      	b.n	800a142 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	691a      	ldr	r2, [r3, #16]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	695b      	ldr	r3, [r3, #20]
 800a0f4:	1ad3      	subs	r3, r2, r3
 800a0f6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	69fa      	ldr	r2, [r7, #28]
 800a0fe:	429a      	cmp	r2, r3
 800a100:	d902      	bls.n	800a108 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	3303      	adds	r3, #3
 800a10c:	089b      	lsrs	r3, r3, #2
 800a10e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	68d9      	ldr	r1, [r3, #12]
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	b2da      	uxtb	r2, r3
 800a118:	69fb      	ldr	r3, [r7, #28]
 800a11a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a120:	9300      	str	r3, [sp, #0]
 800a122:	4603      	mov	r3, r0
 800a124:	6978      	ldr	r0, [r7, #20]
 800a126:	f007 fa6b 	bl	8011600 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	68da      	ldr	r2, [r3, #12]
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	441a      	add	r2, r3
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	695a      	ldr	r2, [r3, #20]
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	441a      	add	r2, r3
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	015a      	lsls	r2, r3, #5
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	4413      	add	r3, r2
 800a14a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a152:	69ba      	ldr	r2, [r7, #24]
 800a154:	429a      	cmp	r2, r3
 800a156:	d809      	bhi.n	800a16c <PCD_WriteEmptyTxFifo+0xde>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	695a      	ldr	r2, [r3, #20]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a160:	429a      	cmp	r2, r3
 800a162:	d203      	bcs.n	800a16c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d1bf      	bne.n	800a0ec <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	691a      	ldr	r2, [r3, #16]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	429a      	cmp	r2, r3
 800a176:	d811      	bhi.n	800a19c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	f003 030f 	and.w	r3, r3, #15
 800a17e:	2201      	movs	r2, #1
 800a180:	fa02 f303 	lsl.w	r3, r2, r3
 800a184:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a18c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	43db      	mvns	r3, r3
 800a192:	6939      	ldr	r1, [r7, #16]
 800a194:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a198:	4013      	ands	r3, r2
 800a19a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800a19c:	2300      	movs	r3, #0
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3720      	adds	r7, #32
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
	...

0800a1a8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b088      	sub	sp, #32
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1b8:	69fb      	ldr	r3, [r7, #28]
 800a1ba:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	333c      	adds	r3, #60	@ 0x3c
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	015a      	lsls	r2, r3, #5
 800a1ca:	69bb      	ldr	r3, [r7, #24]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	799b      	ldrb	r3, [r3, #6]
 800a1da:	2b01      	cmp	r3, #1
 800a1dc:	d17b      	bne.n	800a2d6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	f003 0308 	and.w	r3, r3, #8
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d015      	beq.n	800a214 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	4a61      	ldr	r2, [pc, #388]	@ (800a370 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	f240 80b9 	bls.w	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	f000 80b3 	beq.w	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	015a      	lsls	r2, r3, #5
 800a202:	69bb      	ldr	r3, [r7, #24]
 800a204:	4413      	add	r3, r2
 800a206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a20a:	461a      	mov	r2, r3
 800a20c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a210:	6093      	str	r3, [r2, #8]
 800a212:	e0a7      	b.n	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	f003 0320 	and.w	r3, r3, #32
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d009      	beq.n	800a232 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	015a      	lsls	r2, r3, #5
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	4413      	add	r3, r2
 800a226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a22a:	461a      	mov	r2, r3
 800a22c:	2320      	movs	r3, #32
 800a22e:	6093      	str	r3, [r2, #8]
 800a230:	e098      	b.n	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f040 8093 	bne.w	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	4a4b      	ldr	r2, [pc, #300]	@ (800a370 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d90f      	bls.n	800a266 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d00a      	beq.n	800a266 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	015a      	lsls	r2, r3, #5
 800a254:	69bb      	ldr	r3, [r7, #24]
 800a256:	4413      	add	r3, r2
 800a258:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a25c:	461a      	mov	r2, r3
 800a25e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a262:	6093      	str	r3, [r2, #8]
 800a264:	e07e      	b.n	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	4613      	mov	r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	4413      	add	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	4413      	add	r3, r2
 800a278:	3304      	adds	r3, #4
 800a27a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6a1a      	ldr	r2, [r3, #32]
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	0159      	lsls	r1, r3, #5
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	440b      	add	r3, r1
 800a288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a28c:	691b      	ldr	r3, [r3, #16]
 800a28e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a292:	1ad2      	subs	r2, r2, r3
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d114      	bne.n	800a2c8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	691b      	ldr	r3, [r3, #16]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d109      	bne.n	800a2ba <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6818      	ldr	r0, [r3, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	2101      	movs	r1, #1
 800a2b4:	f007 fc3c 	bl	8011b30 <USB_EP0_OutStart>
 800a2b8:	e006      	b.n	800a2c8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	68da      	ldr	r2, [r3, #12]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	695b      	ldr	r3, [r3, #20]
 800a2c2:	441a      	add	r2, r3
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f009 ff58 	bl	8014184 <HAL_PCD_DataOutStageCallback>
 800a2d4:	e046      	b.n	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	4a26      	ldr	r2, [pc, #152]	@ (800a374 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d124      	bne.n	800a328 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00a      	beq.n	800a2fe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	015a      	lsls	r2, r3, #5
 800a2ec:	69bb      	ldr	r3, [r7, #24]
 800a2ee:	4413      	add	r3, r2
 800a2f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2fa:	6093      	str	r3, [r2, #8]
 800a2fc:	e032      	b.n	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	f003 0320 	and.w	r3, r3, #32
 800a304:	2b00      	cmp	r3, #0
 800a306:	d008      	beq.n	800a31a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	015a      	lsls	r2, r3, #5
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	4413      	add	r3, r2
 800a310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a314:	461a      	mov	r2, r3
 800a316:	2320      	movs	r3, #32
 800a318:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	4619      	mov	r1, r3
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f009 ff2f 	bl	8014184 <HAL_PCD_DataOutStageCallback>
 800a326:	e01d      	b.n	800a364 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d114      	bne.n	800a358 <PCD_EP_OutXfrComplete_int+0x1b0>
 800a32e:	6879      	ldr	r1, [r7, #4]
 800a330:	683a      	ldr	r2, [r7, #0]
 800a332:	4613      	mov	r3, r2
 800a334:	00db      	lsls	r3, r3, #3
 800a336:	4413      	add	r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	440b      	add	r3, r1
 800a33c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d108      	bne.n	800a358 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6818      	ldr	r0, [r3, #0]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a350:	461a      	mov	r2, r3
 800a352:	2100      	movs	r1, #0
 800a354:	f007 fbec 	bl	8011b30 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	4619      	mov	r1, r3
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f009 ff10 	bl	8014184 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a364:	2300      	movs	r3, #0
}
 800a366:	4618      	mov	r0, r3
 800a368:	3720      	adds	r7, #32
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	4f54300a 	.word	0x4f54300a
 800a374:	4f54310a 	.word	0x4f54310a

0800a378 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	333c      	adds	r3, #60	@ 0x3c
 800a390:	3304      	adds	r3, #4
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	015a      	lsls	r2, r3, #5
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	4413      	add	r3, r2
 800a39e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	4a15      	ldr	r2, [pc, #84]	@ (800a400 <PCD_EP_OutSetupPacket_int+0x88>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d90e      	bls.n	800a3cc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d009      	beq.n	800a3cc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	015a      	lsls	r2, r3, #5
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	4413      	add	r3, r2
 800a3c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3ca:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f009 fec7 	bl	8014160 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	4a0a      	ldr	r2, [pc, #40]	@ (800a400 <PCD_EP_OutSetupPacket_int+0x88>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d90c      	bls.n	800a3f4 <PCD_EP_OutSetupPacket_int+0x7c>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	799b      	ldrb	r3, [r3, #6]
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d108      	bne.n	800a3f4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6818      	ldr	r0, [r3, #0]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	2101      	movs	r1, #1
 800a3f0:	f007 fb9e 	bl	8011b30 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3718      	adds	r7, #24
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	4f54300a 	.word	0x4f54300a

0800a404 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a404:	b480      	push	{r7}
 800a406:	b085      	sub	sp, #20
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	460b      	mov	r3, r1
 800a40e:	70fb      	strb	r3, [r7, #3]
 800a410:	4613      	mov	r3, r2
 800a412:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a41a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a41c:	78fb      	ldrb	r3, [r7, #3]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d107      	bne.n	800a432 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a422:	883b      	ldrh	r3, [r7, #0]
 800a424:	0419      	lsls	r1, r3, #16
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	68ba      	ldr	r2, [r7, #8]
 800a42c:	430a      	orrs	r2, r1
 800a42e:	629a      	str	r2, [r3, #40]	@ 0x28
 800a430:	e028      	b.n	800a484 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a438:	0c1b      	lsrs	r3, r3, #16
 800a43a:	68ba      	ldr	r2, [r7, #8]
 800a43c:	4413      	add	r3, r2
 800a43e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a440:	2300      	movs	r3, #0
 800a442:	73fb      	strb	r3, [r7, #15]
 800a444:	e00d      	b.n	800a462 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	7bfb      	ldrb	r3, [r7, #15]
 800a44c:	3340      	adds	r3, #64	@ 0x40
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	4413      	add	r3, r2
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	0c1b      	lsrs	r3, r3, #16
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	4413      	add	r3, r2
 800a45a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a45c:	7bfb      	ldrb	r3, [r7, #15]
 800a45e:	3301      	adds	r3, #1
 800a460:	73fb      	strb	r3, [r7, #15]
 800a462:	7bfa      	ldrb	r2, [r7, #15]
 800a464:	78fb      	ldrb	r3, [r7, #3]
 800a466:	3b01      	subs	r3, #1
 800a468:	429a      	cmp	r2, r3
 800a46a:	d3ec      	bcc.n	800a446 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a46c:	883b      	ldrh	r3, [r7, #0]
 800a46e:	0418      	lsls	r0, r3, #16
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6819      	ldr	r1, [r3, #0]
 800a474:	78fb      	ldrb	r3, [r7, #3]
 800a476:	3b01      	subs	r3, #1
 800a478:	68ba      	ldr	r2, [r7, #8]
 800a47a:	4302      	orrs	r2, r0
 800a47c:	3340      	adds	r3, #64	@ 0x40
 800a47e:	009b      	lsls	r3, r3, #2
 800a480:	440b      	add	r3, r1
 800a482:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3714      	adds	r7, #20
 800a48a:	46bd      	mov	sp, r7
 800a48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a490:	4770      	bx	lr

0800a492 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a492:	b480      	push	{r7}
 800a494:	b083      	sub	sp, #12
 800a496:	af00      	add	r7, sp, #0
 800a498:	6078      	str	r0, [r7, #4]
 800a49a:	460b      	mov	r3, r1
 800a49c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	887a      	ldrh	r2, [r7, #2]
 800a4a4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a4a6:	2300      	movs	r3, #0
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr

0800a4b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b085      	sub	sp, #20
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	699b      	ldr	r3, [r3, #24]
 800a4d6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a4e2:	4b05      	ldr	r3, [pc, #20]	@ (800a4f8 <HAL_PCDEx_ActivateLPM+0x44>)
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	68fa      	ldr	r2, [r7, #12]
 800a4e8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3714      	adds	r7, #20
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr
 800a4f8:	10000003 	.word	0x10000003

0800a4fc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	460b      	mov	r3, r1
 800a506:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a508:	bf00      	nop
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a51c:	4b19      	ldr	r3, [pc, #100]	@ (800a584 <HAL_PWREx_ConfigSupply+0x70>)
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	f003 0304 	and.w	r3, r3, #4
 800a524:	2b04      	cmp	r3, #4
 800a526:	d00a      	beq.n	800a53e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a528:	4b16      	ldr	r3, [pc, #88]	@ (800a584 <HAL_PWREx_ConfigSupply+0x70>)
 800a52a:	68db      	ldr	r3, [r3, #12]
 800a52c:	f003 0307 	and.w	r3, r3, #7
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	429a      	cmp	r2, r3
 800a534:	d001      	beq.n	800a53a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	e01f      	b.n	800a57a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a53a:	2300      	movs	r3, #0
 800a53c:	e01d      	b.n	800a57a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a53e:	4b11      	ldr	r3, [pc, #68]	@ (800a584 <HAL_PWREx_ConfigSupply+0x70>)
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f023 0207 	bic.w	r2, r3, #7
 800a546:	490f      	ldr	r1, [pc, #60]	@ (800a584 <HAL_PWREx_ConfigSupply+0x70>)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a54e:	f7f9 fe3d 	bl	80041cc <HAL_GetTick>
 800a552:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a554:	e009      	b.n	800a56a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a556:	f7f9 fe39 	bl	80041cc <HAL_GetTick>
 800a55a:	4602      	mov	r2, r0
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	1ad3      	subs	r3, r2, r3
 800a560:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a564:	d901      	bls.n	800a56a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a566:	2301      	movs	r3, #1
 800a568:	e007      	b.n	800a57a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a56a:	4b06      	ldr	r3, [pc, #24]	@ (800a584 <HAL_PWREx_ConfigSupply+0x70>)
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a576:	d1ee      	bne.n	800a556 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	bf00      	nop
 800a584:	58024800 	.word	0x58024800

0800a588 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a588:	b480      	push	{r7}
 800a58a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a58c:	4b05      	ldr	r3, [pc, #20]	@ (800a5a4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a58e:	68db      	ldr	r3, [r3, #12]
 800a590:	4a04      	ldr	r2, [pc, #16]	@ (800a5a4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a592:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a596:	60d3      	str	r3, [r2, #12]
}
 800a598:	bf00      	nop
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	58024800 	.word	0x58024800

0800a5a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b08c      	sub	sp, #48	@ 0x30
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d102      	bne.n	800a5bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	f000 bc48 	b.w	800ae4c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f003 0301 	and.w	r3, r3, #1
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	f000 8088 	beq.w	800a6da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5ca:	4b99      	ldr	r3, [pc, #612]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a5cc:	691b      	ldr	r3, [r3, #16]
 800a5ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a5d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a5d4:	4b96      	ldr	r3, [pc, #600]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a5d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a5da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5dc:	2b10      	cmp	r3, #16
 800a5de:	d007      	beq.n	800a5f0 <HAL_RCC_OscConfig+0x48>
 800a5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e2:	2b18      	cmp	r3, #24
 800a5e4:	d111      	bne.n	800a60a <HAL_RCC_OscConfig+0x62>
 800a5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e8:	f003 0303 	and.w	r3, r3, #3
 800a5ec:	2b02      	cmp	r3, #2
 800a5ee:	d10c      	bne.n	800a60a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5f0:	4b8f      	ldr	r3, [pc, #572]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d06d      	beq.n	800a6d8 <HAL_RCC_OscConfig+0x130>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d169      	bne.n	800a6d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a604:	2301      	movs	r3, #1
 800a606:	f000 bc21 	b.w	800ae4c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a612:	d106      	bne.n	800a622 <HAL_RCC_OscConfig+0x7a>
 800a614:	4b86      	ldr	r3, [pc, #536]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a85      	ldr	r2, [pc, #532]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a61a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a61e:	6013      	str	r3, [r2, #0]
 800a620:	e02e      	b.n	800a680 <HAL_RCC_OscConfig+0xd8>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10c      	bne.n	800a644 <HAL_RCC_OscConfig+0x9c>
 800a62a:	4b81      	ldr	r3, [pc, #516]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a80      	ldr	r2, [pc, #512]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a634:	6013      	str	r3, [r2, #0]
 800a636:	4b7e      	ldr	r3, [pc, #504]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a7d      	ldr	r2, [pc, #500]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a63c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a640:	6013      	str	r3, [r2, #0]
 800a642:	e01d      	b.n	800a680 <HAL_RCC_OscConfig+0xd8>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a64c:	d10c      	bne.n	800a668 <HAL_RCC_OscConfig+0xc0>
 800a64e:	4b78      	ldr	r3, [pc, #480]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a77      	ldr	r2, [pc, #476]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a658:	6013      	str	r3, [r2, #0]
 800a65a:	4b75      	ldr	r3, [pc, #468]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a74      	ldr	r2, [pc, #464]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a664:	6013      	str	r3, [r2, #0]
 800a666:	e00b      	b.n	800a680 <HAL_RCC_OscConfig+0xd8>
 800a668:	4b71      	ldr	r3, [pc, #452]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a70      	ldr	r2, [pc, #448]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a66e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a672:	6013      	str	r3, [r2, #0]
 800a674:	4b6e      	ldr	r3, [pc, #440]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a6d      	ldr	r2, [pc, #436]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a67a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a67e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d013      	beq.n	800a6b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a688:	f7f9 fda0 	bl	80041cc <HAL_GetTick>
 800a68c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a68e:	e008      	b.n	800a6a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a690:	f7f9 fd9c 	bl	80041cc <HAL_GetTick>
 800a694:	4602      	mov	r2, r0
 800a696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	2b64      	cmp	r3, #100	@ 0x64
 800a69c:	d901      	bls.n	800a6a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a69e:	2303      	movs	r3, #3
 800a6a0:	e3d4      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a6a2:	4b63      	ldr	r3, [pc, #396]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d0f0      	beq.n	800a690 <HAL_RCC_OscConfig+0xe8>
 800a6ae:	e014      	b.n	800a6da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6b0:	f7f9 fd8c 	bl	80041cc <HAL_GetTick>
 800a6b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a6b6:	e008      	b.n	800a6ca <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a6b8:	f7f9 fd88 	bl	80041cc <HAL_GetTick>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c0:	1ad3      	subs	r3, r2, r3
 800a6c2:	2b64      	cmp	r3, #100	@ 0x64
 800a6c4:	d901      	bls.n	800a6ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a6c6:	2303      	movs	r3, #3
 800a6c8:	e3c0      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a6ca:	4b59      	ldr	r3, [pc, #356]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1f0      	bne.n	800a6b8 <HAL_RCC_OscConfig+0x110>
 800a6d6:	e000      	b.n	800a6da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f003 0302 	and.w	r3, r3, #2
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f000 80ca 	beq.w	800a87c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6e8:	4b51      	ldr	r3, [pc, #324]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a6ea:	691b      	ldr	r3, [r3, #16]
 800a6ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a6f0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a6f2:	4b4f      	ldr	r3, [pc, #316]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a6f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a6f8:	6a3b      	ldr	r3, [r7, #32]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d007      	beq.n	800a70e <HAL_RCC_OscConfig+0x166>
 800a6fe:	6a3b      	ldr	r3, [r7, #32]
 800a700:	2b18      	cmp	r3, #24
 800a702:	d156      	bne.n	800a7b2 <HAL_RCC_OscConfig+0x20a>
 800a704:	69fb      	ldr	r3, [r7, #28]
 800a706:	f003 0303 	and.w	r3, r3, #3
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d151      	bne.n	800a7b2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a70e:	4b48      	ldr	r3, [pc, #288]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0304 	and.w	r3, r3, #4
 800a716:	2b00      	cmp	r3, #0
 800a718:	d005      	beq.n	800a726 <HAL_RCC_OscConfig+0x17e>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	68db      	ldr	r3, [r3, #12]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	e392      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a726:	4b42      	ldr	r3, [pc, #264]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f023 0219 	bic.w	r2, r3, #25
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	68db      	ldr	r3, [r3, #12]
 800a732:	493f      	ldr	r1, [pc, #252]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a734:	4313      	orrs	r3, r2
 800a736:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a738:	f7f9 fd48 	bl	80041cc <HAL_GetTick>
 800a73c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a73e:	e008      	b.n	800a752 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a740:	f7f9 fd44 	bl	80041cc <HAL_GetTick>
 800a744:	4602      	mov	r2, r0
 800a746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a748:	1ad3      	subs	r3, r2, r3
 800a74a:	2b02      	cmp	r3, #2
 800a74c:	d901      	bls.n	800a752 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a74e:	2303      	movs	r3, #3
 800a750:	e37c      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a752:	4b37      	ldr	r3, [pc, #220]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f003 0304 	and.w	r3, r3, #4
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d0f0      	beq.n	800a740 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a75e:	f7f9 fd65 	bl	800422c <HAL_GetREVID>
 800a762:	4603      	mov	r3, r0
 800a764:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a768:	4293      	cmp	r3, r2
 800a76a:	d817      	bhi.n	800a79c <HAL_RCC_OscConfig+0x1f4>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	691b      	ldr	r3, [r3, #16]
 800a770:	2b40      	cmp	r3, #64	@ 0x40
 800a772:	d108      	bne.n	800a786 <HAL_RCC_OscConfig+0x1de>
 800a774:	4b2e      	ldr	r3, [pc, #184]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a77c:	4a2c      	ldr	r2, [pc, #176]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a77e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a782:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a784:	e07a      	b.n	800a87c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a786:	4b2a      	ldr	r3, [pc, #168]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	691b      	ldr	r3, [r3, #16]
 800a792:	031b      	lsls	r3, r3, #12
 800a794:	4926      	ldr	r1, [pc, #152]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a796:	4313      	orrs	r3, r2
 800a798:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a79a:	e06f      	b.n	800a87c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a79c:	4b24      	ldr	r3, [pc, #144]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	691b      	ldr	r3, [r3, #16]
 800a7a8:	061b      	lsls	r3, r3, #24
 800a7aa:	4921      	ldr	r1, [pc, #132]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a7ac:	4313      	orrs	r3, r2
 800a7ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a7b0:	e064      	b.n	800a87c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	68db      	ldr	r3, [r3, #12]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d047      	beq.n	800a84a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a7ba:	4b1d      	ldr	r3, [pc, #116]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f023 0219 	bic.w	r2, r3, #25
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	491a      	ldr	r1, [pc, #104]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7cc:	f7f9 fcfe 	bl	80041cc <HAL_GetTick>
 800a7d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7d2:	e008      	b.n	800a7e6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a7d4:	f7f9 fcfa 	bl	80041cc <HAL_GetTick>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7dc:	1ad3      	subs	r3, r2, r3
 800a7de:	2b02      	cmp	r3, #2
 800a7e0:	d901      	bls.n	800a7e6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a7e2:	2303      	movs	r3, #3
 800a7e4:	e332      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7e6:	4b12      	ldr	r3, [pc, #72]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f003 0304 	and.w	r3, r3, #4
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d0f0      	beq.n	800a7d4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7f2:	f7f9 fd1b 	bl	800422c <HAL_GetREVID>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d819      	bhi.n	800a834 <HAL_RCC_OscConfig+0x28c>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	691b      	ldr	r3, [r3, #16]
 800a804:	2b40      	cmp	r3, #64	@ 0x40
 800a806:	d108      	bne.n	800a81a <HAL_RCC_OscConfig+0x272>
 800a808:	4b09      	ldr	r3, [pc, #36]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a810:	4a07      	ldr	r2, [pc, #28]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a812:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a816:	6053      	str	r3, [r2, #4]
 800a818:	e030      	b.n	800a87c <HAL_RCC_OscConfig+0x2d4>
 800a81a:	4b05      	ldr	r3, [pc, #20]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	691b      	ldr	r3, [r3, #16]
 800a826:	031b      	lsls	r3, r3, #12
 800a828:	4901      	ldr	r1, [pc, #4]	@ (800a830 <HAL_RCC_OscConfig+0x288>)
 800a82a:	4313      	orrs	r3, r2
 800a82c:	604b      	str	r3, [r1, #4]
 800a82e:	e025      	b.n	800a87c <HAL_RCC_OscConfig+0x2d4>
 800a830:	58024400 	.word	0x58024400
 800a834:	4b9a      	ldr	r3, [pc, #616]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	691b      	ldr	r3, [r3, #16]
 800a840:	061b      	lsls	r3, r3, #24
 800a842:	4997      	ldr	r1, [pc, #604]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a844:	4313      	orrs	r3, r2
 800a846:	604b      	str	r3, [r1, #4]
 800a848:	e018      	b.n	800a87c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a84a:	4b95      	ldr	r3, [pc, #596]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4a94      	ldr	r2, [pc, #592]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a850:	f023 0301 	bic.w	r3, r3, #1
 800a854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a856:	f7f9 fcb9 	bl	80041cc <HAL_GetTick>
 800a85a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a85c:	e008      	b.n	800a870 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a85e:	f7f9 fcb5 	bl	80041cc <HAL_GetTick>
 800a862:	4602      	mov	r2, r0
 800a864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a866:	1ad3      	subs	r3, r2, r3
 800a868:	2b02      	cmp	r3, #2
 800a86a:	d901      	bls.n	800a870 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a86c:	2303      	movs	r3, #3
 800a86e:	e2ed      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a870:	4b8b      	ldr	r3, [pc, #556]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f003 0304 	and.w	r3, r3, #4
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d1f0      	bne.n	800a85e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f003 0310 	and.w	r3, r3, #16
 800a884:	2b00      	cmp	r3, #0
 800a886:	f000 80a9 	beq.w	800a9dc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a88a:	4b85      	ldr	r3, [pc, #532]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a88c:	691b      	ldr	r3, [r3, #16]
 800a88e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a892:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a894:	4b82      	ldr	r3, [pc, #520]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a898:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	2b08      	cmp	r3, #8
 800a89e:	d007      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x308>
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	2b18      	cmp	r3, #24
 800a8a4:	d13a      	bne.n	800a91c <HAL_RCC_OscConfig+0x374>
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	f003 0303 	and.w	r3, r3, #3
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	d135      	bne.n	800a91c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a8b0:	4b7b      	ldr	r3, [pc, #492]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d005      	beq.n	800a8c8 <HAL_RCC_OscConfig+0x320>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	69db      	ldr	r3, [r3, #28]
 800a8c0:	2b80      	cmp	r3, #128	@ 0x80
 800a8c2:	d001      	beq.n	800a8c8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e2c1      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a8c8:	f7f9 fcb0 	bl	800422c <HAL_GetREVID>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d817      	bhi.n	800a906 <HAL_RCC_OscConfig+0x35e>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6a1b      	ldr	r3, [r3, #32]
 800a8da:	2b20      	cmp	r3, #32
 800a8dc:	d108      	bne.n	800a8f0 <HAL_RCC_OscConfig+0x348>
 800a8de:	4b70      	ldr	r3, [pc, #448]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a8e6:	4a6e      	ldr	r2, [pc, #440]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a8e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a8ec:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a8ee:	e075      	b.n	800a9dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a8f0:	4b6b      	ldr	r3, [pc, #428]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6a1b      	ldr	r3, [r3, #32]
 800a8fc:	069b      	lsls	r3, r3, #26
 800a8fe:	4968      	ldr	r1, [pc, #416]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a900:	4313      	orrs	r3, r2
 800a902:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a904:	e06a      	b.n	800a9dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a906:	4b66      	ldr	r3, [pc, #408]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a908:	68db      	ldr	r3, [r3, #12]
 800a90a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6a1b      	ldr	r3, [r3, #32]
 800a912:	061b      	lsls	r3, r3, #24
 800a914:	4962      	ldr	r1, [pc, #392]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a916:	4313      	orrs	r3, r2
 800a918:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a91a:	e05f      	b.n	800a9dc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	69db      	ldr	r3, [r3, #28]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d042      	beq.n	800a9aa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a924:	4b5e      	ldr	r3, [pc, #376]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a5d      	ldr	r2, [pc, #372]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a92a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a92e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a930:	f7f9 fc4c 	bl	80041cc <HAL_GetTick>
 800a934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a936:	e008      	b.n	800a94a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a938:	f7f9 fc48 	bl	80041cc <HAL_GetTick>
 800a93c:	4602      	mov	r2, r0
 800a93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	2b02      	cmp	r3, #2
 800a944:	d901      	bls.n	800a94a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a946:	2303      	movs	r3, #3
 800a948:	e280      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a94a:	4b55      	ldr	r3, [pc, #340]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a952:	2b00      	cmp	r3, #0
 800a954:	d0f0      	beq.n	800a938 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a956:	f7f9 fc69 	bl	800422c <HAL_GetREVID>
 800a95a:	4603      	mov	r3, r0
 800a95c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a960:	4293      	cmp	r3, r2
 800a962:	d817      	bhi.n	800a994 <HAL_RCC_OscConfig+0x3ec>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6a1b      	ldr	r3, [r3, #32]
 800a968:	2b20      	cmp	r3, #32
 800a96a:	d108      	bne.n	800a97e <HAL_RCC_OscConfig+0x3d6>
 800a96c:	4b4c      	ldr	r3, [pc, #304]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a974:	4a4a      	ldr	r2, [pc, #296]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a976:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a97a:	6053      	str	r3, [r2, #4]
 800a97c:	e02e      	b.n	800a9dc <HAL_RCC_OscConfig+0x434>
 800a97e:	4b48      	ldr	r3, [pc, #288]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a980:	685b      	ldr	r3, [r3, #4]
 800a982:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6a1b      	ldr	r3, [r3, #32]
 800a98a:	069b      	lsls	r3, r3, #26
 800a98c:	4944      	ldr	r1, [pc, #272]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a98e:	4313      	orrs	r3, r2
 800a990:	604b      	str	r3, [r1, #4]
 800a992:	e023      	b.n	800a9dc <HAL_RCC_OscConfig+0x434>
 800a994:	4b42      	ldr	r3, [pc, #264]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6a1b      	ldr	r3, [r3, #32]
 800a9a0:	061b      	lsls	r3, r3, #24
 800a9a2:	493f      	ldr	r1, [pc, #252]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	60cb      	str	r3, [r1, #12]
 800a9a8:	e018      	b.n	800a9dc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a9aa:	4b3d      	ldr	r3, [pc, #244]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4a3c      	ldr	r2, [pc, #240]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a9b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9b6:	f7f9 fc09 	bl	80041cc <HAL_GetTick>
 800a9ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a9bc:	e008      	b.n	800a9d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a9be:	f7f9 fc05 	bl	80041cc <HAL_GetTick>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d901      	bls.n	800a9d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a9cc:	2303      	movs	r3, #3
 800a9ce:	e23d      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a9d0:	4b33      	ldr	r3, [pc, #204]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1f0      	bne.n	800a9be <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f003 0308 	and.w	r3, r3, #8
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d036      	beq.n	800aa56 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	695b      	ldr	r3, [r3, #20]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d019      	beq.n	800aa24 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a9f0:	4b2b      	ldr	r3, [pc, #172]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a9f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9f4:	4a2a      	ldr	r2, [pc, #168]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800a9f6:	f043 0301 	orr.w	r3, r3, #1
 800a9fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9fc:	f7f9 fbe6 	bl	80041cc <HAL_GetTick>
 800aa00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aa02:	e008      	b.n	800aa16 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa04:	f7f9 fbe2 	bl	80041cc <HAL_GetTick>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa0c:	1ad3      	subs	r3, r2, r3
 800aa0e:	2b02      	cmp	r3, #2
 800aa10:	d901      	bls.n	800aa16 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800aa12:	2303      	movs	r3, #3
 800aa14:	e21a      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aa16:	4b22      	ldr	r3, [pc, #136]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa1a:	f003 0302 	and.w	r3, r3, #2
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d0f0      	beq.n	800aa04 <HAL_RCC_OscConfig+0x45c>
 800aa22:	e018      	b.n	800aa56 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa24:	4b1e      	ldr	r3, [pc, #120]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa28:	4a1d      	ldr	r2, [pc, #116]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa2a:	f023 0301 	bic.w	r3, r3, #1
 800aa2e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa30:	f7f9 fbcc 	bl	80041cc <HAL_GetTick>
 800aa34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aa36:	e008      	b.n	800aa4a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa38:	f7f9 fbc8 	bl	80041cc <HAL_GetTick>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa40:	1ad3      	subs	r3, r2, r3
 800aa42:	2b02      	cmp	r3, #2
 800aa44:	d901      	bls.n	800aa4a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800aa46:	2303      	movs	r3, #3
 800aa48:	e200      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aa4a:	4b15      	ldr	r3, [pc, #84]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa4e:	f003 0302 	and.w	r3, r3, #2
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d1f0      	bne.n	800aa38 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f003 0320 	and.w	r3, r3, #32
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d039      	beq.n	800aad6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d01c      	beq.n	800aaa4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aa6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	4a0c      	ldr	r2, [pc, #48]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800aa74:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800aa76:	f7f9 fba9 	bl	80041cc <HAL_GetTick>
 800aa7a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800aa7c:	e008      	b.n	800aa90 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aa7e:	f7f9 fba5 	bl	80041cc <HAL_GetTick>
 800aa82:	4602      	mov	r2, r0
 800aa84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	2b02      	cmp	r3, #2
 800aa8a:	d901      	bls.n	800aa90 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	e1dd      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800aa90:	4b03      	ldr	r3, [pc, #12]	@ (800aaa0 <HAL_RCC_OscConfig+0x4f8>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d0f0      	beq.n	800aa7e <HAL_RCC_OscConfig+0x4d6>
 800aa9c:	e01b      	b.n	800aad6 <HAL_RCC_OscConfig+0x52e>
 800aa9e:	bf00      	nop
 800aaa0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aaa4:	4b9b      	ldr	r3, [pc, #620]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a9a      	ldr	r2, [pc, #616]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800aaaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aaae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800aab0:	f7f9 fb8c 	bl	80041cc <HAL_GetTick>
 800aab4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800aab6:	e008      	b.n	800aaca <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aab8:	f7f9 fb88 	bl	80041cc <HAL_GetTick>
 800aabc:	4602      	mov	r2, r0
 800aabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac0:	1ad3      	subs	r3, r2, r3
 800aac2:	2b02      	cmp	r3, #2
 800aac4:	d901      	bls.n	800aaca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800aac6:	2303      	movs	r3, #3
 800aac8:	e1c0      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800aaca:	4b92      	ldr	r3, [pc, #584]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d1f0      	bne.n	800aab8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f003 0304 	and.w	r3, r3, #4
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f000 8081 	beq.w	800abe6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800aae4:	4b8c      	ldr	r3, [pc, #560]	@ (800ad18 <HAL_RCC_OscConfig+0x770>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a8b      	ldr	r2, [pc, #556]	@ (800ad18 <HAL_RCC_OscConfig+0x770>)
 800aaea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aaee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aaf0:	f7f9 fb6c 	bl	80041cc <HAL_GetTick>
 800aaf4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aaf6:	e008      	b.n	800ab0a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aaf8:	f7f9 fb68 	bl	80041cc <HAL_GetTick>
 800aafc:	4602      	mov	r2, r0
 800aafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab00:	1ad3      	subs	r3, r2, r3
 800ab02:	2b64      	cmp	r3, #100	@ 0x64
 800ab04:	d901      	bls.n	800ab0a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800ab06:	2303      	movs	r3, #3
 800ab08:	e1a0      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ab0a:	4b83      	ldr	r3, [pc, #524]	@ (800ad18 <HAL_RCC_OscConfig+0x770>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d0f0      	beq.n	800aaf8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	689b      	ldr	r3, [r3, #8]
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	d106      	bne.n	800ab2c <HAL_RCC_OscConfig+0x584>
 800ab1e:	4b7d      	ldr	r3, [pc, #500]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab22:	4a7c      	ldr	r2, [pc, #496]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab24:	f043 0301 	orr.w	r3, r3, #1
 800ab28:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab2a:	e02d      	b.n	800ab88 <HAL_RCC_OscConfig+0x5e0>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10c      	bne.n	800ab4e <HAL_RCC_OscConfig+0x5a6>
 800ab34:	4b77      	ldr	r3, [pc, #476]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab38:	4a76      	ldr	r2, [pc, #472]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab3a:	f023 0301 	bic.w	r3, r3, #1
 800ab3e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab40:	4b74      	ldr	r3, [pc, #464]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab44:	4a73      	ldr	r2, [pc, #460]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab46:	f023 0304 	bic.w	r3, r3, #4
 800ab4a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab4c:	e01c      	b.n	800ab88 <HAL_RCC_OscConfig+0x5e0>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	689b      	ldr	r3, [r3, #8]
 800ab52:	2b05      	cmp	r3, #5
 800ab54:	d10c      	bne.n	800ab70 <HAL_RCC_OscConfig+0x5c8>
 800ab56:	4b6f      	ldr	r3, [pc, #444]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab5a:	4a6e      	ldr	r2, [pc, #440]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab5c:	f043 0304 	orr.w	r3, r3, #4
 800ab60:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab62:	4b6c      	ldr	r3, [pc, #432]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab66:	4a6b      	ldr	r2, [pc, #428]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab68:	f043 0301 	orr.w	r3, r3, #1
 800ab6c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab6e:	e00b      	b.n	800ab88 <HAL_RCC_OscConfig+0x5e0>
 800ab70:	4b68      	ldr	r3, [pc, #416]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab74:	4a67      	ldr	r2, [pc, #412]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab76:	f023 0301 	bic.w	r3, r3, #1
 800ab7a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab7c:	4b65      	ldr	r3, [pc, #404]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab80:	4a64      	ldr	r2, [pc, #400]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ab82:	f023 0304 	bic.w	r3, r3, #4
 800ab86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d015      	beq.n	800abbc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab90:	f7f9 fb1c 	bl	80041cc <HAL_GetTick>
 800ab94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab96:	e00a      	b.n	800abae <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab98:	f7f9 fb18 	bl	80041cc <HAL_GetTick>
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d901      	bls.n	800abae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800abaa:	2303      	movs	r3, #3
 800abac:	e14e      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800abae:	4b59      	ldr	r3, [pc, #356]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800abb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abb2:	f003 0302 	and.w	r3, r3, #2
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d0ee      	beq.n	800ab98 <HAL_RCC_OscConfig+0x5f0>
 800abba:	e014      	b.n	800abe6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abbc:	f7f9 fb06 	bl	80041cc <HAL_GetTick>
 800abc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800abc2:	e00a      	b.n	800abda <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800abc4:	f7f9 fb02 	bl	80041cc <HAL_GetTick>
 800abc8:	4602      	mov	r2, r0
 800abca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abcc:	1ad3      	subs	r3, r2, r3
 800abce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d901      	bls.n	800abda <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800abd6:	2303      	movs	r3, #3
 800abd8:	e138      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800abda:	4b4e      	ldr	r3, [pc, #312]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800abdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abde:	f003 0302 	and.w	r3, r3, #2
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1ee      	bne.n	800abc4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abea:	2b00      	cmp	r3, #0
 800abec:	f000 812d 	beq.w	800ae4a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800abf0:	4b48      	ldr	r3, [pc, #288]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800abf2:	691b      	ldr	r3, [r3, #16]
 800abf4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800abf8:	2b18      	cmp	r3, #24
 800abfa:	f000 80bd 	beq.w	800ad78 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac02:	2b02      	cmp	r3, #2
 800ac04:	f040 809e 	bne.w	800ad44 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac08:	4b42      	ldr	r3, [pc, #264]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a41      	ldr	r2, [pc, #260]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ac12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac14:	f7f9 fada 	bl	80041cc <HAL_GetTick>
 800ac18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ac1a:	e008      	b.n	800ac2e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac1c:	f7f9 fad6 	bl	80041cc <HAL_GetTick>
 800ac20:	4602      	mov	r2, r0
 800ac22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac24:	1ad3      	subs	r3, r2, r3
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d901      	bls.n	800ac2e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800ac2a:	2303      	movs	r3, #3
 800ac2c:	e10e      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ac2e:	4b39      	ldr	r3, [pc, #228]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1f0      	bne.n	800ac1c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac3a:	4b36      	ldr	r3, [pc, #216]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac3e:	4b37      	ldr	r3, [pc, #220]	@ (800ad1c <HAL_RCC_OscConfig+0x774>)
 800ac40:	4013      	ands	r3, r2
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800ac46:	687a      	ldr	r2, [r7, #4]
 800ac48:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ac4a:	0112      	lsls	r2, r2, #4
 800ac4c:	430a      	orrs	r2, r1
 800ac4e:	4931      	ldr	r1, [pc, #196]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac50:	4313      	orrs	r3, r2
 800ac52:	628b      	str	r3, [r1, #40]	@ 0x28
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac62:	3b01      	subs	r3, #1
 800ac64:	025b      	lsls	r3, r3, #9
 800ac66:	b29b      	uxth	r3, r3
 800ac68:	431a      	orrs	r2, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	041b      	lsls	r3, r3, #16
 800ac72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ac76:	431a      	orrs	r2, r3
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac7c:	3b01      	subs	r3, #1
 800ac7e:	061b      	lsls	r3, r3, #24
 800ac80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ac84:	4923      	ldr	r1, [pc, #140]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac86:	4313      	orrs	r3, r2
 800ac88:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ac8a:	4b22      	ldr	r3, [pc, #136]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac8e:	4a21      	ldr	r2, [pc, #132]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac90:	f023 0301 	bic.w	r3, r3, #1
 800ac94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ac96:	4b1f      	ldr	r3, [pc, #124]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ac98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac9a:	4b21      	ldr	r3, [pc, #132]	@ (800ad20 <HAL_RCC_OscConfig+0x778>)
 800ac9c:	4013      	ands	r3, r2
 800ac9e:	687a      	ldr	r2, [r7, #4]
 800aca0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aca2:	00d2      	lsls	r2, r2, #3
 800aca4:	491b      	ldr	r1, [pc, #108]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800aca6:	4313      	orrs	r3, r2
 800aca8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800acaa:	4b1a      	ldr	r3, [pc, #104]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acae:	f023 020c 	bic.w	r2, r3, #12
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acb6:	4917      	ldr	r1, [pc, #92]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acb8:	4313      	orrs	r3, r2
 800acba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800acbc:	4b15      	ldr	r3, [pc, #84]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acc0:	f023 0202 	bic.w	r2, r3, #2
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acc8:	4912      	ldr	r1, [pc, #72]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acca:	4313      	orrs	r3, r2
 800accc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800acce:	4b11      	ldr	r3, [pc, #68]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acd2:	4a10      	ldr	r2, [pc, #64]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800acd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800acda:	4b0e      	ldr	r3, [pc, #56]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acde:	4a0d      	ldr	r2, [pc, #52]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ace0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ace4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ace6:	4b0b      	ldr	r3, [pc, #44]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ace8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acea:	4a0a      	ldr	r2, [pc, #40]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800acf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800acf2:	4b08      	ldr	r3, [pc, #32]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acf6:	4a07      	ldr	r2, [pc, #28]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800acf8:	f043 0301 	orr.w	r3, r3, #1
 800acfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800acfe:	4b05      	ldr	r3, [pc, #20]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	4a04      	ldr	r2, [pc, #16]	@ (800ad14 <HAL_RCC_OscConfig+0x76c>)
 800ad04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ad08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad0a:	f7f9 fa5f 	bl	80041cc <HAL_GetTick>
 800ad0e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad10:	e011      	b.n	800ad36 <HAL_RCC_OscConfig+0x78e>
 800ad12:	bf00      	nop
 800ad14:	58024400 	.word	0x58024400
 800ad18:	58024800 	.word	0x58024800
 800ad1c:	fffffc0c 	.word	0xfffffc0c
 800ad20:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad24:	f7f9 fa52 	bl	80041cc <HAL_GetTick>
 800ad28:	4602      	mov	r2, r0
 800ad2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2c:	1ad3      	subs	r3, r2, r3
 800ad2e:	2b02      	cmp	r3, #2
 800ad30:	d901      	bls.n	800ad36 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ad32:	2303      	movs	r3, #3
 800ad34:	e08a      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad36:	4b47      	ldr	r3, [pc, #284]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d0f0      	beq.n	800ad24 <HAL_RCC_OscConfig+0x77c>
 800ad42:	e082      	b.n	800ae4a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad44:	4b43      	ldr	r3, [pc, #268]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a42      	ldr	r2, [pc, #264]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ad4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ad4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad50:	f7f9 fa3c 	bl	80041cc <HAL_GetTick>
 800ad54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad56:	e008      	b.n	800ad6a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad58:	f7f9 fa38 	bl	80041cc <HAL_GetTick>
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad60:	1ad3      	subs	r3, r2, r3
 800ad62:	2b02      	cmp	r3, #2
 800ad64:	d901      	bls.n	800ad6a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800ad66:	2303      	movs	r3, #3
 800ad68:	e070      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad6a:	4b3a      	ldr	r3, [pc, #232]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1f0      	bne.n	800ad58 <HAL_RCC_OscConfig+0x7b0>
 800ad76:	e068      	b.n	800ae4a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ad78:	4b36      	ldr	r3, [pc, #216]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ad7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad7c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ad7e:	4b35      	ldr	r3, [pc, #212]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ad80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad82:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d031      	beq.n	800adf0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	f003 0203 	and.w	r2, r3, #3
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d12a      	bne.n	800adf0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	091b      	lsrs	r3, r3, #4
 800ad9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d122      	bne.n	800adf0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adb4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d11a      	bne.n	800adf0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	0a5b      	lsrs	r3, r3, #9
 800adbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adc6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800adc8:	429a      	cmp	r2, r3
 800adca:	d111      	bne.n	800adf0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	0c1b      	lsrs	r3, r3, #16
 800add0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800adda:	429a      	cmp	r2, r3
 800addc:	d108      	bne.n	800adf0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	0e1b      	lsrs	r3, r3, #24
 800ade2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800adec:	429a      	cmp	r2, r3
 800adee:	d001      	beq.n	800adf4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e02b      	b.n	800ae4c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800adf4:	4b17      	ldr	r3, [pc, #92]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800adf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adf8:	08db      	lsrs	r3, r3, #3
 800adfa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800adfe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae04:	693a      	ldr	r2, [r7, #16]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d01f      	beq.n	800ae4a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ae0a:	4b12      	ldr	r3, [pc, #72]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ae0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae0e:	4a11      	ldr	r2, [pc, #68]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ae10:	f023 0301 	bic.w	r3, r3, #1
 800ae14:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ae16:	f7f9 f9d9 	bl	80041cc <HAL_GetTick>
 800ae1a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ae1c:	bf00      	nop
 800ae1e:	f7f9 f9d5 	bl	80041cc <HAL_GetTick>
 800ae22:	4602      	mov	r2, r0
 800ae24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d0f9      	beq.n	800ae1e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ae2a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ae2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae2e:	4b0a      	ldr	r3, [pc, #40]	@ (800ae58 <HAL_RCC_OscConfig+0x8b0>)
 800ae30:	4013      	ands	r3, r2
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ae36:	00d2      	lsls	r2, r2, #3
 800ae38:	4906      	ldr	r1, [pc, #24]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ae3e:	4b05      	ldr	r3, [pc, #20]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ae40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae42:	4a04      	ldr	r2, [pc, #16]	@ (800ae54 <HAL_RCC_OscConfig+0x8ac>)
 800ae44:	f043 0301 	orr.w	r3, r3, #1
 800ae48:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ae4a:	2300      	movs	r3, #0
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3730      	adds	r7, #48	@ 0x30
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	58024400 	.word	0x58024400
 800ae58:	ffff0007 	.word	0xffff0007

0800ae5c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b086      	sub	sp, #24
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d101      	bne.n	800ae70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e19c      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ae70:	4b8a      	ldr	r3, [pc, #552]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f003 030f 	and.w	r3, r3, #15
 800ae78:	683a      	ldr	r2, [r7, #0]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d910      	bls.n	800aea0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae7e:	4b87      	ldr	r3, [pc, #540]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f023 020f 	bic.w	r2, r3, #15
 800ae86:	4985      	ldr	r1, [pc, #532]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae8e:	4b83      	ldr	r3, [pc, #524]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f003 030f 	and.w	r3, r3, #15
 800ae96:	683a      	ldr	r2, [r7, #0]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d001      	beq.n	800aea0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e184      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f003 0304 	and.w	r3, r3, #4
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d010      	beq.n	800aece <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	691a      	ldr	r2, [r3, #16]
 800aeb0:	4b7b      	ldr	r3, [pc, #492]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800aeb2:	699b      	ldr	r3, [r3, #24]
 800aeb4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d908      	bls.n	800aece <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800aebc:	4b78      	ldr	r3, [pc, #480]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800aebe:	699b      	ldr	r3, [r3, #24]
 800aec0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	691b      	ldr	r3, [r3, #16]
 800aec8:	4975      	ldr	r1, [pc, #468]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800aeca:	4313      	orrs	r3, r2
 800aecc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f003 0308 	and.w	r3, r3, #8
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d010      	beq.n	800aefc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	695a      	ldr	r2, [r3, #20]
 800aede:	4b70      	ldr	r3, [pc, #448]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800aee0:	69db      	ldr	r3, [r3, #28]
 800aee2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d908      	bls.n	800aefc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800aeea:	4b6d      	ldr	r3, [pc, #436]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800aeec:	69db      	ldr	r3, [r3, #28]
 800aeee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	695b      	ldr	r3, [r3, #20]
 800aef6:	496a      	ldr	r1, [pc, #424]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800aef8:	4313      	orrs	r3, r2
 800aefa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f003 0310 	and.w	r3, r3, #16
 800af04:	2b00      	cmp	r3, #0
 800af06:	d010      	beq.n	800af2a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	699a      	ldr	r2, [r3, #24]
 800af0c:	4b64      	ldr	r3, [pc, #400]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af0e:	69db      	ldr	r3, [r3, #28]
 800af10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800af14:	429a      	cmp	r2, r3
 800af16:	d908      	bls.n	800af2a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800af18:	4b61      	ldr	r3, [pc, #388]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af1a:	69db      	ldr	r3, [r3, #28]
 800af1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	699b      	ldr	r3, [r3, #24]
 800af24:	495e      	ldr	r1, [pc, #376]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af26:	4313      	orrs	r3, r2
 800af28:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f003 0320 	and.w	r3, r3, #32
 800af32:	2b00      	cmp	r3, #0
 800af34:	d010      	beq.n	800af58 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	69da      	ldr	r2, [r3, #28]
 800af3a:	4b59      	ldr	r3, [pc, #356]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800af42:	429a      	cmp	r2, r3
 800af44:	d908      	bls.n	800af58 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800af46:	4b56      	ldr	r3, [pc, #344]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af48:	6a1b      	ldr	r3, [r3, #32]
 800af4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	69db      	ldr	r3, [r3, #28]
 800af52:	4953      	ldr	r1, [pc, #332]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af54:	4313      	orrs	r3, r2
 800af56:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f003 0302 	and.w	r3, r3, #2
 800af60:	2b00      	cmp	r3, #0
 800af62:	d010      	beq.n	800af86 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	68da      	ldr	r2, [r3, #12]
 800af68:	4b4d      	ldr	r3, [pc, #308]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af6a:	699b      	ldr	r3, [r3, #24]
 800af6c:	f003 030f 	and.w	r3, r3, #15
 800af70:	429a      	cmp	r2, r3
 800af72:	d908      	bls.n	800af86 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800af74:	4b4a      	ldr	r3, [pc, #296]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af76:	699b      	ldr	r3, [r3, #24]
 800af78:	f023 020f 	bic.w	r2, r3, #15
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	68db      	ldr	r3, [r3, #12]
 800af80:	4947      	ldr	r1, [pc, #284]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af82:	4313      	orrs	r3, r2
 800af84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f003 0301 	and.w	r3, r3, #1
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d055      	beq.n	800b03e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800af92:	4b43      	ldr	r3, [pc, #268]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800af94:	699b      	ldr	r3, [r3, #24]
 800af96:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	4940      	ldr	r1, [pc, #256]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800afa0:	4313      	orrs	r3, r2
 800afa2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	685b      	ldr	r3, [r3, #4]
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	d107      	bne.n	800afbc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800afac:	4b3c      	ldr	r3, [pc, #240]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d121      	bne.n	800affc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800afb8:	2301      	movs	r3, #1
 800afba:	e0f6      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	2b03      	cmp	r3, #3
 800afc2:	d107      	bne.n	800afd4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800afc4:	4b36      	ldr	r3, [pc, #216]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d115      	bne.n	800affc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	e0ea      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	685b      	ldr	r3, [r3, #4]
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d107      	bne.n	800afec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800afdc:	4b30      	ldr	r3, [pc, #192]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d109      	bne.n	800affc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800afe8:	2301      	movs	r3, #1
 800afea:	e0de      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800afec:	4b2c      	ldr	r3, [pc, #176]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f003 0304 	and.w	r3, r3, #4
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d101      	bne.n	800affc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800aff8:	2301      	movs	r3, #1
 800affa:	e0d6      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800affc:	4b28      	ldr	r3, [pc, #160]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800affe:	691b      	ldr	r3, [r3, #16]
 800b000:	f023 0207 	bic.w	r2, r3, #7
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	4925      	ldr	r1, [pc, #148]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800b00a:	4313      	orrs	r3, r2
 800b00c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b00e:	f7f9 f8dd 	bl	80041cc <HAL_GetTick>
 800b012:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b014:	e00a      	b.n	800b02c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b016:	f7f9 f8d9 	bl	80041cc <HAL_GetTick>
 800b01a:	4602      	mov	r2, r0
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	1ad3      	subs	r3, r2, r3
 800b020:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b024:	4293      	cmp	r3, r2
 800b026:	d901      	bls.n	800b02c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b028:	2303      	movs	r3, #3
 800b02a:	e0be      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b02c:	4b1c      	ldr	r3, [pc, #112]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	685b      	ldr	r3, [r3, #4]
 800b038:	00db      	lsls	r3, r3, #3
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d1eb      	bne.n	800b016 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f003 0302 	and.w	r3, r3, #2
 800b046:	2b00      	cmp	r3, #0
 800b048:	d010      	beq.n	800b06c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	68da      	ldr	r2, [r3, #12]
 800b04e:	4b14      	ldr	r3, [pc, #80]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800b050:	699b      	ldr	r3, [r3, #24]
 800b052:	f003 030f 	and.w	r3, r3, #15
 800b056:	429a      	cmp	r2, r3
 800b058:	d208      	bcs.n	800b06c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b05a:	4b11      	ldr	r3, [pc, #68]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800b05c:	699b      	ldr	r3, [r3, #24]
 800b05e:	f023 020f 	bic.w	r2, r3, #15
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	490e      	ldr	r1, [pc, #56]	@ (800b0a0 <HAL_RCC_ClockConfig+0x244>)
 800b068:	4313      	orrs	r3, r2
 800b06a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b06c:	4b0b      	ldr	r3, [pc, #44]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f003 030f 	and.w	r3, r3, #15
 800b074:	683a      	ldr	r2, [r7, #0]
 800b076:	429a      	cmp	r2, r3
 800b078:	d214      	bcs.n	800b0a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b07a:	4b08      	ldr	r3, [pc, #32]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f023 020f 	bic.w	r2, r3, #15
 800b082:	4906      	ldr	r1, [pc, #24]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	4313      	orrs	r3, r2
 800b088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b08a:	4b04      	ldr	r3, [pc, #16]	@ (800b09c <HAL_RCC_ClockConfig+0x240>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f003 030f 	and.w	r3, r3, #15
 800b092:	683a      	ldr	r2, [r7, #0]
 800b094:	429a      	cmp	r2, r3
 800b096:	d005      	beq.n	800b0a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	e086      	b.n	800b1aa <HAL_RCC_ClockConfig+0x34e>
 800b09c:	52002000 	.word	0x52002000
 800b0a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f003 0304 	and.w	r3, r3, #4
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d010      	beq.n	800b0d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	691a      	ldr	r2, [r3, #16]
 800b0b4:	4b3f      	ldr	r3, [pc, #252]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b0b6:	699b      	ldr	r3, [r3, #24]
 800b0b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d208      	bcs.n	800b0d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b0c0:	4b3c      	ldr	r3, [pc, #240]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b0c2:	699b      	ldr	r3, [r3, #24]
 800b0c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	691b      	ldr	r3, [r3, #16]
 800b0cc:	4939      	ldr	r1, [pc, #228]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b0ce:	4313      	orrs	r3, r2
 800b0d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f003 0308 	and.w	r3, r3, #8
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d010      	beq.n	800b100 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	695a      	ldr	r2, [r3, #20]
 800b0e2:	4b34      	ldr	r3, [pc, #208]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b0e4:	69db      	ldr	r3, [r3, #28]
 800b0e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d208      	bcs.n	800b100 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b0ee:	4b31      	ldr	r3, [pc, #196]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b0f0:	69db      	ldr	r3, [r3, #28]
 800b0f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	695b      	ldr	r3, [r3, #20]
 800b0fa:	492e      	ldr	r1, [pc, #184]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f003 0310 	and.w	r3, r3, #16
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d010      	beq.n	800b12e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	699a      	ldr	r2, [r3, #24]
 800b110:	4b28      	ldr	r3, [pc, #160]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b112:	69db      	ldr	r3, [r3, #28]
 800b114:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b118:	429a      	cmp	r2, r3
 800b11a:	d208      	bcs.n	800b12e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b11c:	4b25      	ldr	r3, [pc, #148]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b11e:	69db      	ldr	r3, [r3, #28]
 800b120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	4922      	ldr	r1, [pc, #136]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b12a:	4313      	orrs	r3, r2
 800b12c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f003 0320 	and.w	r3, r3, #32
 800b136:	2b00      	cmp	r3, #0
 800b138:	d010      	beq.n	800b15c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	69da      	ldr	r2, [r3, #28]
 800b13e:	4b1d      	ldr	r3, [pc, #116]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b140:	6a1b      	ldr	r3, [r3, #32]
 800b142:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b146:	429a      	cmp	r2, r3
 800b148:	d208      	bcs.n	800b15c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b14a:	4b1a      	ldr	r3, [pc, #104]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b14c:	6a1b      	ldr	r3, [r3, #32]
 800b14e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	69db      	ldr	r3, [r3, #28]
 800b156:	4917      	ldr	r1, [pc, #92]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b158:	4313      	orrs	r3, r2
 800b15a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b15c:	f000 f834 	bl	800b1c8 <HAL_RCC_GetSysClockFreq>
 800b160:	4602      	mov	r2, r0
 800b162:	4b14      	ldr	r3, [pc, #80]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b164:	699b      	ldr	r3, [r3, #24]
 800b166:	0a1b      	lsrs	r3, r3, #8
 800b168:	f003 030f 	and.w	r3, r3, #15
 800b16c:	4912      	ldr	r1, [pc, #72]	@ (800b1b8 <HAL_RCC_ClockConfig+0x35c>)
 800b16e:	5ccb      	ldrb	r3, [r1, r3]
 800b170:	f003 031f 	and.w	r3, r3, #31
 800b174:	fa22 f303 	lsr.w	r3, r2, r3
 800b178:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b17a:	4b0e      	ldr	r3, [pc, #56]	@ (800b1b4 <HAL_RCC_ClockConfig+0x358>)
 800b17c:	699b      	ldr	r3, [r3, #24]
 800b17e:	f003 030f 	and.w	r3, r3, #15
 800b182:	4a0d      	ldr	r2, [pc, #52]	@ (800b1b8 <HAL_RCC_ClockConfig+0x35c>)
 800b184:	5cd3      	ldrb	r3, [r2, r3]
 800b186:	f003 031f 	and.w	r3, r3, #31
 800b18a:	693a      	ldr	r2, [r7, #16]
 800b18c:	fa22 f303 	lsr.w	r3, r2, r3
 800b190:	4a0a      	ldr	r2, [pc, #40]	@ (800b1bc <HAL_RCC_ClockConfig+0x360>)
 800b192:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b194:	4a0a      	ldr	r2, [pc, #40]	@ (800b1c0 <HAL_RCC_ClockConfig+0x364>)
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b19a:	4b0a      	ldr	r3, [pc, #40]	@ (800b1c4 <HAL_RCC_ClockConfig+0x368>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f7f8 ffca 	bl	8004138 <HAL_InitTick>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b1a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	3718      	adds	r7, #24
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}
 800b1b2:	bf00      	nop
 800b1b4:	58024400 	.word	0x58024400
 800b1b8:	08015f20 	.word	0x08015f20
 800b1bc:	2400003c 	.word	0x2400003c
 800b1c0:	24000038 	.word	0x24000038
 800b1c4:	24000048 	.word	0x24000048

0800b1c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b089      	sub	sp, #36	@ 0x24
 800b1cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b1ce:	4bb3      	ldr	r3, [pc, #716]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1d0:	691b      	ldr	r3, [r3, #16]
 800b1d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b1d6:	2b18      	cmp	r3, #24
 800b1d8:	f200 8155 	bhi.w	800b486 <HAL_RCC_GetSysClockFreq+0x2be>
 800b1dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b1e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1e2:	bf00      	nop
 800b1e4:	0800b249 	.word	0x0800b249
 800b1e8:	0800b487 	.word	0x0800b487
 800b1ec:	0800b487 	.word	0x0800b487
 800b1f0:	0800b487 	.word	0x0800b487
 800b1f4:	0800b487 	.word	0x0800b487
 800b1f8:	0800b487 	.word	0x0800b487
 800b1fc:	0800b487 	.word	0x0800b487
 800b200:	0800b487 	.word	0x0800b487
 800b204:	0800b26f 	.word	0x0800b26f
 800b208:	0800b487 	.word	0x0800b487
 800b20c:	0800b487 	.word	0x0800b487
 800b210:	0800b487 	.word	0x0800b487
 800b214:	0800b487 	.word	0x0800b487
 800b218:	0800b487 	.word	0x0800b487
 800b21c:	0800b487 	.word	0x0800b487
 800b220:	0800b487 	.word	0x0800b487
 800b224:	0800b275 	.word	0x0800b275
 800b228:	0800b487 	.word	0x0800b487
 800b22c:	0800b487 	.word	0x0800b487
 800b230:	0800b487 	.word	0x0800b487
 800b234:	0800b487 	.word	0x0800b487
 800b238:	0800b487 	.word	0x0800b487
 800b23c:	0800b487 	.word	0x0800b487
 800b240:	0800b487 	.word	0x0800b487
 800b244:	0800b27b 	.word	0x0800b27b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b248:	4b94      	ldr	r3, [pc, #592]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f003 0320 	and.w	r3, r3, #32
 800b250:	2b00      	cmp	r3, #0
 800b252:	d009      	beq.n	800b268 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b254:	4b91      	ldr	r3, [pc, #580]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	08db      	lsrs	r3, r3, #3
 800b25a:	f003 0303 	and.w	r3, r3, #3
 800b25e:	4a90      	ldr	r2, [pc, #576]	@ (800b4a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b260:	fa22 f303 	lsr.w	r3, r2, r3
 800b264:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b266:	e111      	b.n	800b48c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b268:	4b8d      	ldr	r3, [pc, #564]	@ (800b4a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b26a:	61bb      	str	r3, [r7, #24]
      break;
 800b26c:	e10e      	b.n	800b48c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b26e:	4b8d      	ldr	r3, [pc, #564]	@ (800b4a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b270:	61bb      	str	r3, [r7, #24]
      break;
 800b272:	e10b      	b.n	800b48c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b274:	4b8c      	ldr	r3, [pc, #560]	@ (800b4a8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b276:	61bb      	str	r3, [r7, #24]
      break;
 800b278:	e108      	b.n	800b48c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b27a:	4b88      	ldr	r3, [pc, #544]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b27c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27e:	f003 0303 	and.w	r3, r3, #3
 800b282:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b284:	4b85      	ldr	r3, [pc, #532]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b288:	091b      	lsrs	r3, r3, #4
 800b28a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b28e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b290:	4b82      	ldr	r3, [pc, #520]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b294:	f003 0301 	and.w	r3, r3, #1
 800b298:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b29a:	4b80      	ldr	r3, [pc, #512]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b29c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b29e:	08db      	lsrs	r3, r3, #3
 800b2a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	fb02 f303 	mul.w	r3, r2, r3
 800b2aa:	ee07 3a90 	vmov	s15, r3
 800b2ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	f000 80e1 	beq.w	800b480 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	2b02      	cmp	r3, #2
 800b2c2:	f000 8083 	beq.w	800b3cc <HAL_RCC_GetSysClockFreq+0x204>
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	2b02      	cmp	r3, #2
 800b2ca:	f200 80a1 	bhi.w	800b410 <HAL_RCC_GetSysClockFreq+0x248>
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d003      	beq.n	800b2dc <HAL_RCC_GetSysClockFreq+0x114>
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d056      	beq.n	800b388 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b2da:	e099      	b.n	800b410 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2dc:	4b6f      	ldr	r3, [pc, #444]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f003 0320 	and.w	r3, r3, #32
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d02d      	beq.n	800b344 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2e8:	4b6c      	ldr	r3, [pc, #432]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	08db      	lsrs	r3, r3, #3
 800b2ee:	f003 0303 	and.w	r3, r3, #3
 800b2f2:	4a6b      	ldr	r2, [pc, #428]	@ (800b4a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b2f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b2f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	ee07 3a90 	vmov	s15, r3
 800b300:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	ee07 3a90 	vmov	s15, r3
 800b30a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b30e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b312:	4b62      	ldr	r3, [pc, #392]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b31a:	ee07 3a90 	vmov	s15, r3
 800b31e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b322:	ed97 6a02 	vldr	s12, [r7, #8]
 800b326:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b4ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800b32a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b32e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b332:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b33a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b33e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b342:	e087      	b.n	800b454 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	ee07 3a90 	vmov	s15, r3
 800b34a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b34e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b4b0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b352:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b356:	4b51      	ldr	r3, [pc, #324]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b35a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b35e:	ee07 3a90 	vmov	s15, r3
 800b362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b366:	ed97 6a02 	vldr	s12, [r7, #8]
 800b36a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b4ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800b36e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b376:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b37a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b37e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b382:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b386:	e065      	b.n	800b454 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	ee07 3a90 	vmov	s15, r3
 800b38e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b392:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b4b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b39a:	4b40      	ldr	r3, [pc, #256]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b39c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b39e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3a2:	ee07 3a90 	vmov	s15, r3
 800b3a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3aa:	ed97 6a02 	vldr	s12, [r7, #8]
 800b3ae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b4ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800b3b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b3ca:	e043      	b.n	800b454 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	ee07 3a90 	vmov	s15, r3
 800b3d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3d6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b4b8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b3da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3de:	4b2f      	ldr	r3, [pc, #188]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3e6:	ee07 3a90 	vmov	s15, r3
 800b3ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3ee:	ed97 6a02 	vldr	s12, [r7, #8]
 800b3f2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b4ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800b3f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b40a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b40e:	e021      	b.n	800b454 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	ee07 3a90 	vmov	s15, r3
 800b416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b41a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b4b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b41e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b422:	4b1e      	ldr	r3, [pc, #120]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b42a:	ee07 3a90 	vmov	s15, r3
 800b42e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b432:	ed97 6a02 	vldr	s12, [r7, #8]
 800b436:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b4ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800b43a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b43e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b44a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b44e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b452:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b454:	4b11      	ldr	r3, [pc, #68]	@ (800b49c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b458:	0a5b      	lsrs	r3, r3, #9
 800b45a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b45e:	3301      	adds	r3, #1
 800b460:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	ee07 3a90 	vmov	s15, r3
 800b468:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b46c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b470:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b474:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b478:	ee17 3a90 	vmov	r3, s15
 800b47c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b47e:	e005      	b.n	800b48c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b480:	2300      	movs	r3, #0
 800b482:	61bb      	str	r3, [r7, #24]
      break;
 800b484:	e002      	b.n	800b48c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b486:	4b07      	ldr	r3, [pc, #28]	@ (800b4a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b488:	61bb      	str	r3, [r7, #24]
      break;
 800b48a:	bf00      	nop
  }

  return sysclockfreq;
 800b48c:	69bb      	ldr	r3, [r7, #24]
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3724      	adds	r7, #36	@ 0x24
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr
 800b49a:	bf00      	nop
 800b49c:	58024400 	.word	0x58024400
 800b4a0:	03d09000 	.word	0x03d09000
 800b4a4:	003d0900 	.word	0x003d0900
 800b4a8:	017d7840 	.word	0x017d7840
 800b4ac:	46000000 	.word	0x46000000
 800b4b0:	4c742400 	.word	0x4c742400
 800b4b4:	4a742400 	.word	0x4a742400
 800b4b8:	4bbebc20 	.word	0x4bbebc20

0800b4bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b4c2:	f7ff fe81 	bl	800b1c8 <HAL_RCC_GetSysClockFreq>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	4b10      	ldr	r3, [pc, #64]	@ (800b50c <HAL_RCC_GetHCLKFreq+0x50>)
 800b4ca:	699b      	ldr	r3, [r3, #24]
 800b4cc:	0a1b      	lsrs	r3, r3, #8
 800b4ce:	f003 030f 	and.w	r3, r3, #15
 800b4d2:	490f      	ldr	r1, [pc, #60]	@ (800b510 <HAL_RCC_GetHCLKFreq+0x54>)
 800b4d4:	5ccb      	ldrb	r3, [r1, r3]
 800b4d6:	f003 031f 	and.w	r3, r3, #31
 800b4da:	fa22 f303 	lsr.w	r3, r2, r3
 800b4de:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b4e0:	4b0a      	ldr	r3, [pc, #40]	@ (800b50c <HAL_RCC_GetHCLKFreq+0x50>)
 800b4e2:	699b      	ldr	r3, [r3, #24]
 800b4e4:	f003 030f 	and.w	r3, r3, #15
 800b4e8:	4a09      	ldr	r2, [pc, #36]	@ (800b510 <HAL_RCC_GetHCLKFreq+0x54>)
 800b4ea:	5cd3      	ldrb	r3, [r2, r3]
 800b4ec:	f003 031f 	and.w	r3, r3, #31
 800b4f0:	687a      	ldr	r2, [r7, #4]
 800b4f2:	fa22 f303 	lsr.w	r3, r2, r3
 800b4f6:	4a07      	ldr	r2, [pc, #28]	@ (800b514 <HAL_RCC_GetHCLKFreq+0x58>)
 800b4f8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b4fa:	4a07      	ldr	r2, [pc, #28]	@ (800b518 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b500:	4b04      	ldr	r3, [pc, #16]	@ (800b514 <HAL_RCC_GetHCLKFreq+0x58>)
 800b502:	681b      	ldr	r3, [r3, #0]
}
 800b504:	4618      	mov	r0, r3
 800b506:	3708      	adds	r7, #8
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}
 800b50c:	58024400 	.word	0x58024400
 800b510:	08015f20 	.word	0x08015f20
 800b514:	2400003c 	.word	0x2400003c
 800b518:	24000038 	.word	0x24000038

0800b51c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b520:	f7ff ffcc 	bl	800b4bc <HAL_RCC_GetHCLKFreq>
 800b524:	4602      	mov	r2, r0
 800b526:	4b06      	ldr	r3, [pc, #24]	@ (800b540 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b528:	69db      	ldr	r3, [r3, #28]
 800b52a:	091b      	lsrs	r3, r3, #4
 800b52c:	f003 0307 	and.w	r3, r3, #7
 800b530:	4904      	ldr	r1, [pc, #16]	@ (800b544 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b532:	5ccb      	ldrb	r3, [r1, r3]
 800b534:	f003 031f 	and.w	r3, r3, #31
 800b538:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	bd80      	pop	{r7, pc}
 800b540:	58024400 	.word	0x58024400
 800b544:	08015f20 	.word	0x08015f20

0800b548 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b54c:	f7ff ffb6 	bl	800b4bc <HAL_RCC_GetHCLKFreq>
 800b550:	4602      	mov	r2, r0
 800b552:	4b06      	ldr	r3, [pc, #24]	@ (800b56c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b554:	69db      	ldr	r3, [r3, #28]
 800b556:	0a1b      	lsrs	r3, r3, #8
 800b558:	f003 0307 	and.w	r3, r3, #7
 800b55c:	4904      	ldr	r1, [pc, #16]	@ (800b570 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b55e:	5ccb      	ldrb	r3, [r1, r3]
 800b560:	f003 031f 	and.w	r3, r3, #31
 800b564:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b568:	4618      	mov	r0, r3
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	58024400 	.word	0x58024400
 800b570:	08015f20 	.word	0x08015f20

0800b574 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b578:	b0ca      	sub	sp, #296	@ 0x128
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b580:	2300      	movs	r3, #0
 800b582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b586:	2300      	movs	r3, #0
 800b588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b58c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b594:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b598:	2500      	movs	r5, #0
 800b59a:	ea54 0305 	orrs.w	r3, r4, r5
 800b59e:	d049      	beq.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b5a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b5aa:	d02f      	beq.n	800b60c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b5ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b5b0:	d828      	bhi.n	800b604 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b5b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b5b6:	d01a      	beq.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b5b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b5bc:	d822      	bhi.n	800b604 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d003      	beq.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b5c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b5c6:	d007      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b5c8:	e01c      	b.n	800b604 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5ca:	4bb8      	ldr	r3, [pc, #736]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b5cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ce:	4ab7      	ldr	r2, [pc, #732]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b5d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b5d6:	e01a      	b.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b5d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5dc:	3308      	adds	r3, #8
 800b5de:	2102      	movs	r1, #2
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f001 fc8f 	bl	800cf04 <RCCEx_PLL2_Config>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b5ec:	e00f      	b.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5f2:	3328      	adds	r3, #40	@ 0x28
 800b5f4:	2102      	movs	r1, #2
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f001 fd36 	bl	800d068 <RCCEx_PLL3_Config>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b602:	e004      	b.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b604:	2301      	movs	r3, #1
 800b606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b60a:	e000      	b.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b60c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b60e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b612:	2b00      	cmp	r3, #0
 800b614:	d10a      	bne.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b616:	4ba5      	ldr	r3, [pc, #660]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b61a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b622:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b624:	4aa1      	ldr	r2, [pc, #644]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b626:	430b      	orrs	r3, r1
 800b628:	6513      	str	r3, [r2, #80]	@ 0x50
 800b62a:	e003      	b.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b62c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b630:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b640:	f04f 0900 	mov.w	r9, #0
 800b644:	ea58 0309 	orrs.w	r3, r8, r9
 800b648:	d047      	beq.n	800b6da <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b64e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b650:	2b04      	cmp	r3, #4
 800b652:	d82a      	bhi.n	800b6aa <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b654:	a201      	add	r2, pc, #4	@ (adr r2, 800b65c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b65a:	bf00      	nop
 800b65c:	0800b671 	.word	0x0800b671
 800b660:	0800b67f 	.word	0x0800b67f
 800b664:	0800b695 	.word	0x0800b695
 800b668:	0800b6b3 	.word	0x0800b6b3
 800b66c:	0800b6b3 	.word	0x0800b6b3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b670:	4b8e      	ldr	r3, [pc, #568]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b674:	4a8d      	ldr	r2, [pc, #564]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b676:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b67a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b67c:	e01a      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b67e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b682:	3308      	adds	r3, #8
 800b684:	2100      	movs	r1, #0
 800b686:	4618      	mov	r0, r3
 800b688:	f001 fc3c 	bl	800cf04 <RCCEx_PLL2_Config>
 800b68c:	4603      	mov	r3, r0
 800b68e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b692:	e00f      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b698:	3328      	adds	r3, #40	@ 0x28
 800b69a:	2100      	movs	r1, #0
 800b69c:	4618      	mov	r0, r3
 800b69e:	f001 fce3 	bl	800d068 <RCCEx_PLL3_Config>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b6a8:	e004      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6b0:	e000      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b6b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10a      	bne.n	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b6bc:	4b7b      	ldr	r3, [pc, #492]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b6be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6c0:	f023 0107 	bic.w	r1, r3, #7
 800b6c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6ca:	4a78      	ldr	r2, [pc, #480]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b6cc:	430b      	orrs	r3, r1
 800b6ce:	6513      	str	r3, [r2, #80]	@ 0x50
 800b6d0:	e003      	b.n	800b6da <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b6e6:	f04f 0b00 	mov.w	fp, #0
 800b6ea:	ea5a 030b 	orrs.w	r3, sl, fp
 800b6ee:	d04c      	beq.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b6f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b6fa:	d030      	beq.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b6fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b700:	d829      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b702:	2bc0      	cmp	r3, #192	@ 0xc0
 800b704:	d02d      	beq.n	800b762 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b706:	2bc0      	cmp	r3, #192	@ 0xc0
 800b708:	d825      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b70a:	2b80      	cmp	r3, #128	@ 0x80
 800b70c:	d018      	beq.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b70e:	2b80      	cmp	r3, #128	@ 0x80
 800b710:	d821      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b712:	2b00      	cmp	r3, #0
 800b714:	d002      	beq.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b716:	2b40      	cmp	r3, #64	@ 0x40
 800b718:	d007      	beq.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b71a:	e01c      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b71c:	4b63      	ldr	r3, [pc, #396]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b71e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b720:	4a62      	ldr	r2, [pc, #392]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b722:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b726:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b728:	e01c      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b72e:	3308      	adds	r3, #8
 800b730:	2100      	movs	r1, #0
 800b732:	4618      	mov	r0, r3
 800b734:	f001 fbe6 	bl	800cf04 <RCCEx_PLL2_Config>
 800b738:	4603      	mov	r3, r0
 800b73a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b73e:	e011      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b744:	3328      	adds	r3, #40	@ 0x28
 800b746:	2100      	movs	r1, #0
 800b748:	4618      	mov	r0, r3
 800b74a:	f001 fc8d 	bl	800d068 <RCCEx_PLL3_Config>
 800b74e:	4603      	mov	r3, r0
 800b750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b754:	e006      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b756:	2301      	movs	r3, #1
 800b758:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b75c:	e002      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b75e:	bf00      	nop
 800b760:	e000      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b762:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b764:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d10a      	bne.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b76c:	4b4f      	ldr	r3, [pc, #316]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b76e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b770:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b77a:	4a4c      	ldr	r2, [pc, #304]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b77c:	430b      	orrs	r3, r1
 800b77e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b780:	e003      	b.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b786:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b792:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b796:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b79a:	2300      	movs	r3, #0
 800b79c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b7a0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	d053      	beq.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b7aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b7b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7b6:	d035      	beq.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b7b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7bc:	d82e      	bhi.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b7be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b7c2:	d031      	beq.n	800b828 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b7c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b7c8:	d828      	bhi.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b7ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7ce:	d01a      	beq.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b7d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7d4:	d822      	bhi.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d003      	beq.n	800b7e2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b7da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7de:	d007      	beq.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b7e0:	e01c      	b.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7e2:	4b32      	ldr	r3, [pc, #200]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7e6:	4a31      	ldr	r2, [pc, #196]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b7e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b7ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b7ee:	e01c      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7f4:	3308      	adds	r3, #8
 800b7f6:	2100      	movs	r1, #0
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f001 fb83 	bl	800cf04 <RCCEx_PLL2_Config>
 800b7fe:	4603      	mov	r3, r0
 800b800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b804:	e011      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b80a:	3328      	adds	r3, #40	@ 0x28
 800b80c:	2100      	movs	r1, #0
 800b80e:	4618      	mov	r0, r3
 800b810:	f001 fc2a 	bl	800d068 <RCCEx_PLL3_Config>
 800b814:	4603      	mov	r3, r0
 800b816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b81a:	e006      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b81c:	2301      	movs	r3, #1
 800b81e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b822:	e002      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b824:	bf00      	nop
 800b826:	e000      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b82a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d10b      	bne.n	800b84a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b832:	4b1e      	ldr	r3, [pc, #120]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b836:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b83a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b83e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b842:	4a1a      	ldr	r2, [pc, #104]	@ (800b8ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b844:	430b      	orrs	r3, r1
 800b846:	6593      	str	r3, [r2, #88]	@ 0x58
 800b848:	e003      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b84a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b84e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b85a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b85e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b862:	2300      	movs	r3, #0
 800b864:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b868:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b86c:	460b      	mov	r3, r1
 800b86e:	4313      	orrs	r3, r2
 800b870:	d056      	beq.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b876:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b87a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b87e:	d038      	beq.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b880:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b884:	d831      	bhi.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b886:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b88a:	d034      	beq.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b88c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b890:	d82b      	bhi.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b896:	d01d      	beq.n	800b8d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b898:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b89c:	d825      	bhi.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d006      	beq.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b8a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8a6:	d00a      	beq.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b8a8:	e01f      	b.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b8aa:	bf00      	nop
 800b8ac:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8b0:	4ba2      	ldr	r3, [pc, #648]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b8b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8b4:	4aa1      	ldr	r2, [pc, #644]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b8b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8bc:	e01c      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8c2:	3308      	adds	r3, #8
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f001 fb1c 	bl	800cf04 <RCCEx_PLL2_Config>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b8d2:	e011      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b8d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8d8:	3328      	adds	r3, #40	@ 0x28
 800b8da:	2100      	movs	r1, #0
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f001 fbc3 	bl	800d068 <RCCEx_PLL3_Config>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8e8:	e006      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b8f0:	e002      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b8f2:	bf00      	nop
 800b8f4:	e000      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b8f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d10b      	bne.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b900:	4b8e      	ldr	r3, [pc, #568]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b904:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b90c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b910:	4a8a      	ldr	r2, [pc, #552]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b912:	430b      	orrs	r3, r1
 800b914:	6593      	str	r3, [r2, #88]	@ 0x58
 800b916:	e003      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b918:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b91c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b92c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b930:	2300      	movs	r3, #0
 800b932:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b936:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b93a:	460b      	mov	r3, r1
 800b93c:	4313      	orrs	r3, r2
 800b93e:	d03a      	beq.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b946:	2b30      	cmp	r3, #48	@ 0x30
 800b948:	d01f      	beq.n	800b98a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b94a:	2b30      	cmp	r3, #48	@ 0x30
 800b94c:	d819      	bhi.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b94e:	2b20      	cmp	r3, #32
 800b950:	d00c      	beq.n	800b96c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b952:	2b20      	cmp	r3, #32
 800b954:	d815      	bhi.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b956:	2b00      	cmp	r3, #0
 800b958:	d019      	beq.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b95a:	2b10      	cmp	r3, #16
 800b95c:	d111      	bne.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b95e:	4b77      	ldr	r3, [pc, #476]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b962:	4a76      	ldr	r2, [pc, #472]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b96a:	e011      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b96c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b970:	3308      	adds	r3, #8
 800b972:	2102      	movs	r1, #2
 800b974:	4618      	mov	r0, r3
 800b976:	f001 fac5 	bl	800cf04 <RCCEx_PLL2_Config>
 800b97a:	4603      	mov	r3, r0
 800b97c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b980:	e006      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b982:	2301      	movs	r3, #1
 800b984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b988:	e002      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b98a:	bf00      	nop
 800b98c:	e000      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b98e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b994:	2b00      	cmp	r3, #0
 800b996:	d10a      	bne.n	800b9ae <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b998:	4b68      	ldr	r3, [pc, #416]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b99a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b99c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b9a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9a6:	4a65      	ldr	r2, [pc, #404]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b9a8:	430b      	orrs	r3, r1
 800b9aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b9ac:	e003      	b.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b9b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9be:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b9c2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b9cc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	d051      	beq.n	800ba7a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b9e0:	d035      	beq.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b9e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b9e6:	d82e      	bhi.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b9e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b9ec:	d031      	beq.n	800ba52 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b9ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b9f2:	d828      	bhi.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b9f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b9f8:	d01a      	beq.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b9fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b9fe:	d822      	bhi.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d003      	beq.n	800ba0c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800ba04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba08:	d007      	beq.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ba0a:	e01c      	b.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba0c:	4b4b      	ldr	r3, [pc, #300]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba10:	4a4a      	ldr	r2, [pc, #296]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ba18:	e01c      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba1e:	3308      	adds	r3, #8
 800ba20:	2100      	movs	r1, #0
 800ba22:	4618      	mov	r0, r3
 800ba24:	f001 fa6e 	bl	800cf04 <RCCEx_PLL2_Config>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ba2e:	e011      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba34:	3328      	adds	r3, #40	@ 0x28
 800ba36:	2100      	movs	r1, #0
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f001 fb15 	bl	800d068 <RCCEx_PLL3_Config>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ba44:	e006      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ba46:	2301      	movs	r3, #1
 800ba48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba4c:	e002      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ba4e:	bf00      	nop
 800ba50:	e000      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ba52:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d10a      	bne.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ba5c:	4b37      	ldr	r3, [pc, #220]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba60:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ba64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba6a:	4a34      	ldr	r2, [pc, #208]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba6c:	430b      	orrs	r3, r1
 800ba6e:	6513      	str	r3, [r2, #80]	@ 0x50
 800ba70:	e003      	b.n	800ba7a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ba7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba82:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ba86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ba90:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ba94:	460b      	mov	r3, r1
 800ba96:	4313      	orrs	r3, r2
 800ba98:	d056      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ba9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800baa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800baa4:	d033      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800baa6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800baaa:	d82c      	bhi.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800baac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bab0:	d02f      	beq.n	800bb12 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800bab2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bab6:	d826      	bhi.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bab8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800babc:	d02b      	beq.n	800bb16 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800babe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bac2:	d820      	bhi.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bac8:	d012      	beq.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800baca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bace:	d81a      	bhi.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d022      	beq.n	800bb1a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800bad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bad8:	d115      	bne.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bade:	3308      	adds	r3, #8
 800bae0:	2101      	movs	r1, #1
 800bae2:	4618      	mov	r0, r3
 800bae4:	f001 fa0e 	bl	800cf04 <RCCEx_PLL2_Config>
 800bae8:	4603      	mov	r3, r0
 800baea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800baee:	e015      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800baf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baf4:	3328      	adds	r3, #40	@ 0x28
 800baf6:	2101      	movs	r1, #1
 800baf8:	4618      	mov	r0, r3
 800bafa:	f001 fab5 	bl	800d068 <RCCEx_PLL3_Config>
 800bafe:	4603      	mov	r3, r0
 800bb00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bb04:	e00a      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb06:	2301      	movs	r3, #1
 800bb08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bb0c:	e006      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bb0e:	bf00      	nop
 800bb10:	e004      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bb12:	bf00      	nop
 800bb14:	e002      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bb16:	bf00      	nop
 800bb18:	e000      	b.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bb1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d10d      	bne.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bb24:	4b05      	ldr	r3, [pc, #20]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb28:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800bb2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb32:	4a02      	ldr	r2, [pc, #8]	@ (800bb3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb34:	430b      	orrs	r3, r1
 800bb36:	6513      	str	r3, [r2, #80]	@ 0x50
 800bb38:	e006      	b.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bb3a:	bf00      	nop
 800bb3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bb48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb50:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800bb54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bb58:	2300      	movs	r3, #0
 800bb5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bb5e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800bb62:	460b      	mov	r3, r1
 800bb64:	4313      	orrs	r3, r2
 800bb66:	d055      	beq.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bb68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bb70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb74:	d033      	beq.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800bb76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb7a:	d82c      	bhi.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bb7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb80:	d02f      	beq.n	800bbe2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800bb82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb86:	d826      	bhi.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bb88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bb8c:	d02b      	beq.n	800bbe6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800bb8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bb92:	d820      	bhi.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bb94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb98:	d012      	beq.n	800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800bb9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb9e:	d81a      	bhi.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d022      	beq.n	800bbea <HAL_RCCEx_PeriphCLKConfig+0x676>
 800bba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bba8:	d115      	bne.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bbaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbae:	3308      	adds	r3, #8
 800bbb0:	2101      	movs	r1, #1
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f001 f9a6 	bl	800cf04 <RCCEx_PLL2_Config>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bbbe:	e015      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bbc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbc4:	3328      	adds	r3, #40	@ 0x28
 800bbc6:	2101      	movs	r1, #1
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f001 fa4d 	bl	800d068 <RCCEx_PLL3_Config>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bbd4:	e00a      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bbdc:	e006      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bbde:	bf00      	nop
 800bbe0:	e004      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bbe2:	bf00      	nop
 800bbe4:	e002      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bbe6:	bf00      	nop
 800bbe8:	e000      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bbea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bbec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d10b      	bne.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bbf4:	4ba3      	ldr	r3, [pc, #652]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbf8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bbfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bc04:	4a9f      	ldr	r2, [pc, #636]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc06:	430b      	orrs	r3, r1
 800bc08:	6593      	str	r3, [r2, #88]	@ 0x58
 800bc0a:	e003      	b.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bc14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800bc20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bc24:	2300      	movs	r3, #0
 800bc26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800bc2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bc2e:	460b      	mov	r3, r1
 800bc30:	4313      	orrs	r3, r2
 800bc32:	d037      	beq.n	800bca4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800bc34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc3e:	d00e      	beq.n	800bc5e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800bc40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc44:	d816      	bhi.n	800bc74 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d018      	beq.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800bc4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc4e:	d111      	bne.n	800bc74 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc50:	4b8c      	ldr	r3, [pc, #560]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc54:	4a8b      	ldr	r2, [pc, #556]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bc5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bc5c:	e00f      	b.n	800bc7e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc62:	3308      	adds	r3, #8
 800bc64:	2101      	movs	r1, #1
 800bc66:	4618      	mov	r0, r3
 800bc68:	f001 f94c 	bl	800cf04 <RCCEx_PLL2_Config>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bc72:	e004      	b.n	800bc7e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc74:	2301      	movs	r3, #1
 800bc76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bc7a:	e000      	b.n	800bc7e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800bc7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d10a      	bne.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bc86:	4b7f      	ldr	r3, [pc, #508]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc8a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800bc8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc94:	4a7b      	ldr	r2, [pc, #492]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc96:	430b      	orrs	r3, r1
 800bc98:	6513      	str	r3, [r2, #80]	@ 0x50
 800bc9a:	e003      	b.n	800bca4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bca0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcac:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800bcb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800bcba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800bcbe:	460b      	mov	r3, r1
 800bcc0:	4313      	orrs	r3, r2
 800bcc2:	d039      	beq.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bcc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcca:	2b03      	cmp	r3, #3
 800bccc:	d81c      	bhi.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800bcce:	a201      	add	r2, pc, #4	@ (adr r2, 800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800bcd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcd4:	0800bd11 	.word	0x0800bd11
 800bcd8:	0800bce5 	.word	0x0800bce5
 800bcdc:	0800bcf3 	.word	0x0800bcf3
 800bce0:	0800bd11 	.word	0x0800bd11
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bce4:	4b67      	ldr	r3, [pc, #412]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bce8:	4a66      	ldr	r2, [pc, #408]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bcea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bcee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bcf0:	e00f      	b.n	800bd12 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bcf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcf6:	3308      	adds	r3, #8
 800bcf8:	2102      	movs	r1, #2
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f001 f902 	bl	800cf04 <RCCEx_PLL2_Config>
 800bd00:	4603      	mov	r3, r0
 800bd02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bd06:	e004      	b.n	800bd12 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bd08:	2301      	movs	r3, #1
 800bd0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd0e:	e000      	b.n	800bd12 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800bd10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d10a      	bne.n	800bd30 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bd1a:	4b5a      	ldr	r3, [pc, #360]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd1e:	f023 0103 	bic.w	r1, r3, #3
 800bd22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd28:	4a56      	ldr	r2, [pc, #344]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd2a:	430b      	orrs	r3, r1
 800bd2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bd2e:	e003      	b.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bd38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd40:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800bd44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bd48:	2300      	movs	r3, #0
 800bd4a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bd4e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800bd52:	460b      	mov	r3, r1
 800bd54:	4313      	orrs	r3, r2
 800bd56:	f000 809f 	beq.w	800be98 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bd5a:	4b4b      	ldr	r3, [pc, #300]	@ (800be88 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a4a      	ldr	r2, [pc, #296]	@ (800be88 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bd60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bd66:	f7f8 fa31 	bl	80041cc <HAL_GetTick>
 800bd6a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bd6e:	e00b      	b.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bd70:	f7f8 fa2c 	bl	80041cc <HAL_GetTick>
 800bd74:	4602      	mov	r2, r0
 800bd76:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bd7a:	1ad3      	subs	r3, r2, r3
 800bd7c:	2b64      	cmp	r3, #100	@ 0x64
 800bd7e:	d903      	bls.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800bd80:	2303      	movs	r3, #3
 800bd82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd86:	e005      	b.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bd88:	4b3f      	ldr	r3, [pc, #252]	@ (800be88 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d0ed      	beq.n	800bd70 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800bd94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d179      	bne.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bd9c:	4b39      	ldr	r3, [pc, #228]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bda0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bda4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bda8:	4053      	eors	r3, r2
 800bdaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d015      	beq.n	800bdde <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bdb2:	4b34      	ldr	r3, [pc, #208]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bdb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bdbe:	4b31      	ldr	r3, [pc, #196]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bdc2:	4a30      	ldr	r2, [pc, #192]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bdc8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bdca:	4b2e      	ldr	r3, [pc, #184]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bdce:	4a2d      	ldr	r2, [pc, #180]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdd4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bdd6:	4a2b      	ldr	r2, [pc, #172]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdd8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800bddc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bdde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bde2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bde6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bdea:	d118      	bne.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdec:	f7f8 f9ee 	bl	80041cc <HAL_GetTick>
 800bdf0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bdf4:	e00d      	b.n	800be12 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdf6:	f7f8 f9e9 	bl	80041cc <HAL_GetTick>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800be00:	1ad2      	subs	r2, r2, r3
 800be02:	f241 3388 	movw	r3, #5000	@ 0x1388
 800be06:	429a      	cmp	r2, r3
 800be08:	d903      	bls.n	800be12 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800be0a:	2303      	movs	r3, #3
 800be0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800be10:	e005      	b.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800be12:	4b1c      	ldr	r3, [pc, #112]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be16:	f003 0302 	and.w	r3, r3, #2
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d0eb      	beq.n	800bdf6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800be1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be22:	2b00      	cmp	r3, #0
 800be24:	d129      	bne.n	800be7a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800be26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800be2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800be32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800be36:	d10e      	bne.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800be38:	4b12      	ldr	r3, [pc, #72]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be3a:	691b      	ldr	r3, [r3, #16]
 800be3c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800be40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800be48:	091a      	lsrs	r2, r3, #4
 800be4a:	4b10      	ldr	r3, [pc, #64]	@ (800be8c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800be4c:	4013      	ands	r3, r2
 800be4e:	4a0d      	ldr	r2, [pc, #52]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be50:	430b      	orrs	r3, r1
 800be52:	6113      	str	r3, [r2, #16]
 800be54:	e005      	b.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800be56:	4b0b      	ldr	r3, [pc, #44]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be58:	691b      	ldr	r3, [r3, #16]
 800be5a:	4a0a      	ldr	r2, [pc, #40]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be5c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800be60:	6113      	str	r3, [r2, #16]
 800be62:	4b08      	ldr	r3, [pc, #32]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be64:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800be66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800be6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be72:	4a04      	ldr	r2, [pc, #16]	@ (800be84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be74:	430b      	orrs	r3, r1
 800be76:	6713      	str	r3, [r2, #112]	@ 0x70
 800be78:	e00e      	b.n	800be98 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800be7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800be82:	e009      	b.n	800be98 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800be84:	58024400 	.word	0x58024400
 800be88:	58024800 	.word	0x58024800
 800be8c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800be98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea0:	f002 0301 	and.w	r3, r2, #1
 800bea4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bea8:	2300      	movs	r3, #0
 800beaa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800beae:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800beb2:	460b      	mov	r3, r1
 800beb4:	4313      	orrs	r3, r2
 800beb6:	f000 8089 	beq.w	800bfcc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800beba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bebe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bec0:	2b28      	cmp	r3, #40	@ 0x28
 800bec2:	d86b      	bhi.n	800bf9c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bec4:	a201      	add	r2, pc, #4	@ (adr r2, 800becc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beca:	bf00      	nop
 800becc:	0800bfa5 	.word	0x0800bfa5
 800bed0:	0800bf9d 	.word	0x0800bf9d
 800bed4:	0800bf9d 	.word	0x0800bf9d
 800bed8:	0800bf9d 	.word	0x0800bf9d
 800bedc:	0800bf9d 	.word	0x0800bf9d
 800bee0:	0800bf9d 	.word	0x0800bf9d
 800bee4:	0800bf9d 	.word	0x0800bf9d
 800bee8:	0800bf9d 	.word	0x0800bf9d
 800beec:	0800bf71 	.word	0x0800bf71
 800bef0:	0800bf9d 	.word	0x0800bf9d
 800bef4:	0800bf9d 	.word	0x0800bf9d
 800bef8:	0800bf9d 	.word	0x0800bf9d
 800befc:	0800bf9d 	.word	0x0800bf9d
 800bf00:	0800bf9d 	.word	0x0800bf9d
 800bf04:	0800bf9d 	.word	0x0800bf9d
 800bf08:	0800bf9d 	.word	0x0800bf9d
 800bf0c:	0800bf87 	.word	0x0800bf87
 800bf10:	0800bf9d 	.word	0x0800bf9d
 800bf14:	0800bf9d 	.word	0x0800bf9d
 800bf18:	0800bf9d 	.word	0x0800bf9d
 800bf1c:	0800bf9d 	.word	0x0800bf9d
 800bf20:	0800bf9d 	.word	0x0800bf9d
 800bf24:	0800bf9d 	.word	0x0800bf9d
 800bf28:	0800bf9d 	.word	0x0800bf9d
 800bf2c:	0800bfa5 	.word	0x0800bfa5
 800bf30:	0800bf9d 	.word	0x0800bf9d
 800bf34:	0800bf9d 	.word	0x0800bf9d
 800bf38:	0800bf9d 	.word	0x0800bf9d
 800bf3c:	0800bf9d 	.word	0x0800bf9d
 800bf40:	0800bf9d 	.word	0x0800bf9d
 800bf44:	0800bf9d 	.word	0x0800bf9d
 800bf48:	0800bf9d 	.word	0x0800bf9d
 800bf4c:	0800bfa5 	.word	0x0800bfa5
 800bf50:	0800bf9d 	.word	0x0800bf9d
 800bf54:	0800bf9d 	.word	0x0800bf9d
 800bf58:	0800bf9d 	.word	0x0800bf9d
 800bf5c:	0800bf9d 	.word	0x0800bf9d
 800bf60:	0800bf9d 	.word	0x0800bf9d
 800bf64:	0800bf9d 	.word	0x0800bf9d
 800bf68:	0800bf9d 	.word	0x0800bf9d
 800bf6c:	0800bfa5 	.word	0x0800bfa5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bf70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf74:	3308      	adds	r3, #8
 800bf76:	2101      	movs	r1, #1
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f000 ffc3 	bl	800cf04 <RCCEx_PLL2_Config>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bf84:	e00f      	b.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bf86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf8a:	3328      	adds	r3, #40	@ 0x28
 800bf8c:	2101      	movs	r1, #1
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f001 f86a 	bl	800d068 <RCCEx_PLL3_Config>
 800bf94:	4603      	mov	r3, r0
 800bf96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bf9a:	e004      	b.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfa2:	e000      	b.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800bfa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d10a      	bne.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bfae:	4bbf      	ldr	r3, [pc, #764]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bfb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfb2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bfb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bfbc:	4abb      	ldr	r2, [pc, #748]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bfbe:	430b      	orrs	r3, r1
 800bfc0:	6553      	str	r3, [r2, #84]	@ 0x54
 800bfc2:	e003      	b.n	800bfcc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bfcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd4:	f002 0302 	and.w	r3, r2, #2
 800bfd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bfdc:	2300      	movs	r3, #0
 800bfde:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800bfe2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	d041      	beq.n	800c070 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bfec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bff0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bff2:	2b05      	cmp	r3, #5
 800bff4:	d824      	bhi.n	800c040 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800bff6:	a201      	add	r2, pc, #4	@ (adr r2, 800bffc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800bff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bffc:	0800c049 	.word	0x0800c049
 800c000:	0800c015 	.word	0x0800c015
 800c004:	0800c02b 	.word	0x0800c02b
 800c008:	0800c049 	.word	0x0800c049
 800c00c:	0800c049 	.word	0x0800c049
 800c010:	0800c049 	.word	0x0800c049
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c018:	3308      	adds	r3, #8
 800c01a:	2101      	movs	r1, #1
 800c01c:	4618      	mov	r0, r3
 800c01e:	f000 ff71 	bl	800cf04 <RCCEx_PLL2_Config>
 800c022:	4603      	mov	r3, r0
 800c024:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c028:	e00f      	b.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c02e:	3328      	adds	r3, #40	@ 0x28
 800c030:	2101      	movs	r1, #1
 800c032:	4618      	mov	r0, r3
 800c034:	f001 f818 	bl	800d068 <RCCEx_PLL3_Config>
 800c038:	4603      	mov	r3, r0
 800c03a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c03e:	e004      	b.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c040:	2301      	movs	r3, #1
 800c042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c046:	e000      	b.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800c048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c04a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d10a      	bne.n	800c068 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c052:	4b96      	ldr	r3, [pc, #600]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c056:	f023 0107 	bic.w	r1, r3, #7
 800c05a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c05e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c060:	4a92      	ldr	r2, [pc, #584]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c062:	430b      	orrs	r3, r1
 800c064:	6553      	str	r3, [r2, #84]	@ 0x54
 800c066:	e003      	b.n	800c070 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c068:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c06c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c078:	f002 0304 	and.w	r3, r2, #4
 800c07c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c080:	2300      	movs	r3, #0
 800c082:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c086:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800c08a:	460b      	mov	r3, r1
 800c08c:	4313      	orrs	r3, r2
 800c08e:	d044      	beq.n	800c11a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c098:	2b05      	cmp	r3, #5
 800c09a:	d825      	bhi.n	800c0e8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800c09c:	a201      	add	r2, pc, #4	@ (adr r2, 800c0a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800c09e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a2:	bf00      	nop
 800c0a4:	0800c0f1 	.word	0x0800c0f1
 800c0a8:	0800c0bd 	.word	0x0800c0bd
 800c0ac:	0800c0d3 	.word	0x0800c0d3
 800c0b0:	0800c0f1 	.word	0x0800c0f1
 800c0b4:	0800c0f1 	.word	0x0800c0f1
 800c0b8:	0800c0f1 	.word	0x0800c0f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c0bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0c0:	3308      	adds	r3, #8
 800c0c2:	2101      	movs	r1, #1
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f000 ff1d 	bl	800cf04 <RCCEx_PLL2_Config>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c0d0:	e00f      	b.n	800c0f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c0d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0d6:	3328      	adds	r3, #40	@ 0x28
 800c0d8:	2101      	movs	r1, #1
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f000 ffc4 	bl	800d068 <RCCEx_PLL3_Config>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c0e6:	e004      	b.n	800c0f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0ee:	e000      	b.n	800c0f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800c0f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10b      	bne.n	800c112 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c0fa:	4b6c      	ldr	r3, [pc, #432]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c0fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0fe:	f023 0107 	bic.w	r1, r3, #7
 800c102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c106:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c10a:	4a68      	ldr	r2, [pc, #416]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c10c:	430b      	orrs	r3, r1
 800c10e:	6593      	str	r3, [r2, #88]	@ 0x58
 800c110:	e003      	b.n	800c11a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c116:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c11a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c122:	f002 0320 	and.w	r3, r2, #32
 800c126:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c12a:	2300      	movs	r3, #0
 800c12c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c130:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c134:	460b      	mov	r3, r1
 800c136:	4313      	orrs	r3, r2
 800c138:	d055      	beq.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c13a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c142:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c146:	d033      	beq.n	800c1b0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800c148:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c14c:	d82c      	bhi.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c14e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c152:	d02f      	beq.n	800c1b4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800c154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c158:	d826      	bhi.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c15a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c15e:	d02b      	beq.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800c160:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c164:	d820      	bhi.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c166:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c16a:	d012      	beq.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800c16c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c170:	d81a      	bhi.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c172:	2b00      	cmp	r3, #0
 800c174:	d022      	beq.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800c176:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c17a:	d115      	bne.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c17c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c180:	3308      	adds	r3, #8
 800c182:	2100      	movs	r1, #0
 800c184:	4618      	mov	r0, r3
 800c186:	f000 febd 	bl	800cf04 <RCCEx_PLL2_Config>
 800c18a:	4603      	mov	r3, r0
 800c18c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c190:	e015      	b.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c196:	3328      	adds	r3, #40	@ 0x28
 800c198:	2102      	movs	r1, #2
 800c19a:	4618      	mov	r0, r3
 800c19c:	f000 ff64 	bl	800d068 <RCCEx_PLL3_Config>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c1a6:	e00a      	b.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1ae:	e006      	b.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c1b0:	bf00      	nop
 800c1b2:	e004      	b.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c1b4:	bf00      	nop
 800c1b6:	e002      	b.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c1b8:	bf00      	nop
 800c1ba:	e000      	b.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c1bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d10b      	bne.n	800c1de <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c1c6:	4b39      	ldr	r3, [pc, #228]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c1c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1ca:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c1ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1d6:	4a35      	ldr	r2, [pc, #212]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c1d8:	430b      	orrs	r3, r1
 800c1da:	6553      	str	r3, [r2, #84]	@ 0x54
 800c1dc:	e003      	b.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c1e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800c1f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c1fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800c200:	460b      	mov	r3, r1
 800c202:	4313      	orrs	r3, r2
 800c204:	d058      	beq.n	800c2b8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c20a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c20e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c212:	d033      	beq.n	800c27c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800c214:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c218:	d82c      	bhi.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c21a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c21e:	d02f      	beq.n	800c280 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800c220:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c224:	d826      	bhi.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c226:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c22a:	d02b      	beq.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800c22c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c230:	d820      	bhi.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c232:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c236:	d012      	beq.n	800c25e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800c238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c23c:	d81a      	bhi.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d022      	beq.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800c242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c246:	d115      	bne.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24c:	3308      	adds	r3, #8
 800c24e:	2100      	movs	r1, #0
 800c250:	4618      	mov	r0, r3
 800c252:	f000 fe57 	bl	800cf04 <RCCEx_PLL2_Config>
 800c256:	4603      	mov	r3, r0
 800c258:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c25c:	e015      	b.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c262:	3328      	adds	r3, #40	@ 0x28
 800c264:	2102      	movs	r1, #2
 800c266:	4618      	mov	r0, r3
 800c268:	f000 fefe 	bl	800d068 <RCCEx_PLL3_Config>
 800c26c:	4603      	mov	r3, r0
 800c26e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c272:	e00a      	b.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c27a:	e006      	b.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c27c:	bf00      	nop
 800c27e:	e004      	b.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c280:	bf00      	nop
 800c282:	e002      	b.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c284:	bf00      	nop
 800c286:	e000      	b.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c288:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c28a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d10e      	bne.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c292:	4b06      	ldr	r3, [pc, #24]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c296:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800c29a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c29e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c2a2:	4a02      	ldr	r2, [pc, #8]	@ (800c2ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c2a4:	430b      	orrs	r3, r1
 800c2a6:	6593      	str	r3, [r2, #88]	@ 0x58
 800c2a8:	e006      	b.n	800c2b8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800c2aa:	bf00      	nop
 800c2ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c2b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c2c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c2ce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	4313      	orrs	r3, r2
 800c2d6:	d055      	beq.n	800c384 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c2d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c2e0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c2e4:	d033      	beq.n	800c34e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c2e6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c2ea:	d82c      	bhi.n	800c346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c2ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2f0:	d02f      	beq.n	800c352 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c2f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2f6:	d826      	bhi.n	800c346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c2f8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c2fc:	d02b      	beq.n	800c356 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c2fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c302:	d820      	bhi.n	800c346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c304:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c308:	d012      	beq.n	800c330 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c30a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c30e:	d81a      	bhi.n	800c346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c310:	2b00      	cmp	r3, #0
 800c312:	d022      	beq.n	800c35a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c314:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c318:	d115      	bne.n	800c346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c31a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c31e:	3308      	adds	r3, #8
 800c320:	2100      	movs	r1, #0
 800c322:	4618      	mov	r0, r3
 800c324:	f000 fdee 	bl	800cf04 <RCCEx_PLL2_Config>
 800c328:	4603      	mov	r3, r0
 800c32a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c32e:	e015      	b.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c334:	3328      	adds	r3, #40	@ 0x28
 800c336:	2102      	movs	r1, #2
 800c338:	4618      	mov	r0, r3
 800c33a:	f000 fe95 	bl	800d068 <RCCEx_PLL3_Config>
 800c33e:	4603      	mov	r3, r0
 800c340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c344:	e00a      	b.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c346:	2301      	movs	r3, #1
 800c348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c34c:	e006      	b.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c34e:	bf00      	nop
 800c350:	e004      	b.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c352:	bf00      	nop
 800c354:	e002      	b.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c356:	bf00      	nop
 800c358:	e000      	b.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c35a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c35c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c360:	2b00      	cmp	r3, #0
 800c362:	d10b      	bne.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c364:	4ba1      	ldr	r3, [pc, #644]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c368:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c36c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c370:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c374:	4a9d      	ldr	r2, [pc, #628]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c376:	430b      	orrs	r3, r1
 800c378:	6593      	str	r3, [r2, #88]	@ 0x58
 800c37a:	e003      	b.n	800c384 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c37c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c380:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38c:	f002 0308 	and.w	r3, r2, #8
 800c390:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c394:	2300      	movs	r3, #0
 800c396:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c39a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4313      	orrs	r3, r2
 800c3a2:	d01e      	beq.n	800c3e2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c3a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3b0:	d10c      	bne.n	800c3cc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3b6:	3328      	adds	r3, #40	@ 0x28
 800c3b8:	2102      	movs	r1, #2
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f000 fe54 	bl	800d068 <RCCEx_PLL3_Config>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d002      	beq.n	800c3cc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c3cc:	4b87      	ldr	r3, [pc, #540]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c3ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3d0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c3d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3dc:	4a83      	ldr	r2, [pc, #524]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c3de:	430b      	orrs	r3, r1
 800c3e0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c3e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ea:	f002 0310 	and.w	r3, r2, #16
 800c3ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c3f8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4313      	orrs	r3, r2
 800c400:	d01e      	beq.n	800c440 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c406:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c40a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c40e:	d10c      	bne.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c414:	3328      	adds	r3, #40	@ 0x28
 800c416:	2102      	movs	r1, #2
 800c418:	4618      	mov	r0, r3
 800c41a:	f000 fe25 	bl	800d068 <RCCEx_PLL3_Config>
 800c41e:	4603      	mov	r3, r0
 800c420:	2b00      	cmp	r3, #0
 800c422:	d002      	beq.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c424:	2301      	movs	r3, #1
 800c426:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c42a:	4b70      	ldr	r3, [pc, #448]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c42c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c42e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c436:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c43a:	4a6c      	ldr	r2, [pc, #432]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c43c:	430b      	orrs	r3, r1
 800c43e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c448:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c44c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c450:	2300      	movs	r3, #0
 800c452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c456:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c45a:	460b      	mov	r3, r1
 800c45c:	4313      	orrs	r3, r2
 800c45e:	d03e      	beq.n	800c4de <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c464:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c468:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c46c:	d022      	beq.n	800c4b4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c46e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c472:	d81b      	bhi.n	800c4ac <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c474:	2b00      	cmp	r3, #0
 800c476:	d003      	beq.n	800c480 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c47c:	d00b      	beq.n	800c496 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c47e:	e015      	b.n	800c4ac <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c484:	3308      	adds	r3, #8
 800c486:	2100      	movs	r1, #0
 800c488:	4618      	mov	r0, r3
 800c48a:	f000 fd3b 	bl	800cf04 <RCCEx_PLL2_Config>
 800c48e:	4603      	mov	r3, r0
 800c490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c494:	e00f      	b.n	800c4b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c49a:	3328      	adds	r3, #40	@ 0x28
 800c49c:	2102      	movs	r1, #2
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f000 fde2 	bl	800d068 <RCCEx_PLL3_Config>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c4aa:	e004      	b.n	800c4b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c4b2:	e000      	b.n	800c4b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c4b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d10b      	bne.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c4be:	4b4b      	ldr	r3, [pc, #300]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c4c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4c2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c4c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c4ce:	4a47      	ldr	r2, [pc, #284]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c4d0:	430b      	orrs	r3, r1
 800c4d2:	6593      	str	r3, [r2, #88]	@ 0x58
 800c4d4:	e003      	b.n	800c4de <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c4de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c4ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c4f0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	d03b      	beq.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c4fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c502:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c506:	d01f      	beq.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c508:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c50c:	d818      	bhi.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c50e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c512:	d003      	beq.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c514:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c518:	d007      	beq.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c51a:	e011      	b.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c51c:	4b33      	ldr	r3, [pc, #204]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c51e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c520:	4a32      	ldr	r2, [pc, #200]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c522:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c526:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c528:	e00f      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c52a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c52e:	3328      	adds	r3, #40	@ 0x28
 800c530:	2101      	movs	r1, #1
 800c532:	4618      	mov	r0, r3
 800c534:	f000 fd98 	bl	800d068 <RCCEx_PLL3_Config>
 800c538:	4603      	mov	r3, r0
 800c53a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c53e:	e004      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c546:	e000      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c54a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d10b      	bne.n	800c56a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c552:	4b26      	ldr	r3, [pc, #152]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c556:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c55a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c55e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c562:	4a22      	ldr	r2, [pc, #136]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c564:	430b      	orrs	r3, r1
 800c566:	6553      	str	r3, [r2, #84]	@ 0x54
 800c568:	e003      	b.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c56a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c56e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c57e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c580:	2300      	movs	r3, #0
 800c582:	677b      	str	r3, [r7, #116]	@ 0x74
 800c584:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c588:	460b      	mov	r3, r1
 800c58a:	4313      	orrs	r3, r2
 800c58c:	d034      	beq.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c58e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c594:	2b00      	cmp	r3, #0
 800c596:	d003      	beq.n	800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c59c:	d007      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c59e:	e011      	b.n	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c5a0:	4b12      	ldr	r3, [pc, #72]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5a4:	4a11      	ldr	r2, [pc, #68]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c5aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c5ac:	e00e      	b.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c5ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5b2:	3308      	adds	r3, #8
 800c5b4:	2102      	movs	r1, #2
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f000 fca4 	bl	800cf04 <RCCEx_PLL2_Config>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c5c2:	e003      	b.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c5ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d10d      	bne.n	800c5f0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c5d4:	4b05      	ldr	r3, [pc, #20]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5d8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c5dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c5e2:	4a02      	ldr	r2, [pc, #8]	@ (800c5ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5e4:	430b      	orrs	r3, r1
 800c5e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c5e8:	e006      	b.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c5ea:	bf00      	nop
 800c5ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c5f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c600:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c604:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c606:	2300      	movs	r3, #0
 800c608:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c60a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c60e:	460b      	mov	r3, r1
 800c610:	4313      	orrs	r3, r2
 800c612:	d00c      	beq.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c618:	3328      	adds	r3, #40	@ 0x28
 800c61a:	2102      	movs	r1, #2
 800c61c:	4618      	mov	r0, r3
 800c61e:	f000 fd23 	bl	800d068 <RCCEx_PLL3_Config>
 800c622:	4603      	mov	r3, r0
 800c624:	2b00      	cmp	r3, #0
 800c626:	d002      	beq.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c628:	2301      	movs	r3, #1
 800c62a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c62e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c636:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c63a:	663b      	str	r3, [r7, #96]	@ 0x60
 800c63c:	2300      	movs	r3, #0
 800c63e:	667b      	str	r3, [r7, #100]	@ 0x64
 800c640:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c644:	460b      	mov	r3, r1
 800c646:	4313      	orrs	r3, r2
 800c648:	d038      	beq.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c64e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c656:	d018      	beq.n	800c68a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c658:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c65c:	d811      	bhi.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c65e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c662:	d014      	beq.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c668:	d80b      	bhi.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d011      	beq.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c66e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c672:	d106      	bne.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c674:	4bc3      	ldr	r3, [pc, #780]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c678:	4ac2      	ldr	r2, [pc, #776]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c67a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c67e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c680:	e008      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c682:	2301      	movs	r3, #1
 800c684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c688:	e004      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c68a:	bf00      	nop
 800c68c:	e002      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c68e:	bf00      	nop
 800c690:	e000      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c692:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d10b      	bne.n	800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c69c:	4bb9      	ldr	r3, [pc, #740]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c69e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6a0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c6a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6ac:	4ab5      	ldr	r2, [pc, #724]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c6ae:	430b      	orrs	r3, r1
 800c6b0:	6553      	str	r3, [r2, #84]	@ 0x54
 800c6b2:	e003      	b.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c6bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c6c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c6ce:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	d009      	beq.n	800c6ec <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c6d8:	4baa      	ldr	r3, [pc, #680]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c6da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c6e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6e6:	4aa7      	ldr	r2, [pc, #668]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c6e8:	430b      	orrs	r3, r1
 800c6ea:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c6ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c6f8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6fe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c702:	460b      	mov	r3, r1
 800c704:	4313      	orrs	r3, r2
 800c706:	d00a      	beq.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c708:	4b9e      	ldr	r3, [pc, #632]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c70a:	691b      	ldr	r3, [r3, #16]
 800c70c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c714:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c718:	4a9a      	ldr	r2, [pc, #616]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c71a:	430b      	orrs	r3, r1
 800c71c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c71e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c726:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c72a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c72c:	2300      	movs	r3, #0
 800c72e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c730:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c734:	460b      	mov	r3, r1
 800c736:	4313      	orrs	r3, r2
 800c738:	d009      	beq.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c73a:	4b92      	ldr	r3, [pc, #584]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c73c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c73e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c748:	4a8e      	ldr	r2, [pc, #568]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c74a:	430b      	orrs	r3, r1
 800c74c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c74e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c756:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c75a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c75c:	2300      	movs	r3, #0
 800c75e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c760:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c764:	460b      	mov	r3, r1
 800c766:	4313      	orrs	r3, r2
 800c768:	d00e      	beq.n	800c788 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c76a:	4b86      	ldr	r3, [pc, #536]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c76c:	691b      	ldr	r3, [r3, #16]
 800c76e:	4a85      	ldr	r2, [pc, #532]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c770:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c774:	6113      	str	r3, [r2, #16]
 800c776:	4b83      	ldr	r3, [pc, #524]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c778:	6919      	ldr	r1, [r3, #16]
 800c77a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c77e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c782:	4a80      	ldr	r2, [pc, #512]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c784:	430b      	orrs	r3, r1
 800c786:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c790:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c794:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c796:	2300      	movs	r3, #0
 800c798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c79a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c79e:	460b      	mov	r3, r1
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	d009      	beq.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c7a4:	4b77      	ldr	r3, [pc, #476]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7a8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c7ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7b2:	4a74      	ldr	r2, [pc, #464]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7b4:	430b      	orrs	r3, r1
 800c7b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c7b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c7c4:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7ca:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	4313      	orrs	r3, r2
 800c7d2:	d00a      	beq.n	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c7d4:	4b6b      	ldr	r3, [pc, #428]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7d8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c7dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c7e4:	4a67      	ldr	r2, [pc, #412]	@ (800c984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7e6:	430b      	orrs	r3, r1
 800c7e8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c7ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f2:	2100      	movs	r1, #0
 800c7f4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c7f6:	f003 0301 	and.w	r3, r3, #1
 800c7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7fc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c800:	460b      	mov	r3, r1
 800c802:	4313      	orrs	r3, r2
 800c804:	d011      	beq.n	800c82a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c80a:	3308      	adds	r3, #8
 800c80c:	2100      	movs	r1, #0
 800c80e:	4618      	mov	r0, r3
 800c810:	f000 fb78 	bl	800cf04 <RCCEx_PLL2_Config>
 800c814:	4603      	mov	r3, r0
 800c816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c81a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d003      	beq.n	800c82a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c826:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c82a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c832:	2100      	movs	r1, #0
 800c834:	6239      	str	r1, [r7, #32]
 800c836:	f003 0302 	and.w	r3, r3, #2
 800c83a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c83c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c840:	460b      	mov	r3, r1
 800c842:	4313      	orrs	r3, r2
 800c844:	d011      	beq.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c84a:	3308      	adds	r3, #8
 800c84c:	2101      	movs	r1, #1
 800c84e:	4618      	mov	r0, r3
 800c850:	f000 fb58 	bl	800cf04 <RCCEx_PLL2_Config>
 800c854:	4603      	mov	r3, r0
 800c856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c85a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d003      	beq.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c866:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c86a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c872:	2100      	movs	r1, #0
 800c874:	61b9      	str	r1, [r7, #24]
 800c876:	f003 0304 	and.w	r3, r3, #4
 800c87a:	61fb      	str	r3, [r7, #28]
 800c87c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c880:	460b      	mov	r3, r1
 800c882:	4313      	orrs	r3, r2
 800c884:	d011      	beq.n	800c8aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c88a:	3308      	adds	r3, #8
 800c88c:	2102      	movs	r1, #2
 800c88e:	4618      	mov	r0, r3
 800c890:	f000 fb38 	bl	800cf04 <RCCEx_PLL2_Config>
 800c894:	4603      	mov	r3, r0
 800c896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c89a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d003      	beq.n	800c8aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c8aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b2:	2100      	movs	r1, #0
 800c8b4:	6139      	str	r1, [r7, #16]
 800c8b6:	f003 0308 	and.w	r3, r3, #8
 800c8ba:	617b      	str	r3, [r7, #20]
 800c8bc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c8c0:	460b      	mov	r3, r1
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	d011      	beq.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c8c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ca:	3328      	adds	r3, #40	@ 0x28
 800c8cc:	2100      	movs	r1, #0
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	f000 fbca 	bl	800d068 <RCCEx_PLL3_Config>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c8da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d003      	beq.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f2:	2100      	movs	r1, #0
 800c8f4:	60b9      	str	r1, [r7, #8]
 800c8f6:	f003 0310 	and.w	r3, r3, #16
 800c8fa:	60fb      	str	r3, [r7, #12]
 800c8fc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c900:	460b      	mov	r3, r1
 800c902:	4313      	orrs	r3, r2
 800c904:	d011      	beq.n	800c92a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c90a:	3328      	adds	r3, #40	@ 0x28
 800c90c:	2101      	movs	r1, #1
 800c90e:	4618      	mov	r0, r3
 800c910:	f000 fbaa 	bl	800d068 <RCCEx_PLL3_Config>
 800c914:	4603      	mov	r3, r0
 800c916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c91a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d003      	beq.n	800c92a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c926:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c932:	2100      	movs	r1, #0
 800c934:	6039      	str	r1, [r7, #0]
 800c936:	f003 0320 	and.w	r3, r3, #32
 800c93a:	607b      	str	r3, [r7, #4]
 800c93c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c940:	460b      	mov	r3, r1
 800c942:	4313      	orrs	r3, r2
 800c944:	d011      	beq.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c94a:	3328      	adds	r3, #40	@ 0x28
 800c94c:	2102      	movs	r1, #2
 800c94e:	4618      	mov	r0, r3
 800c950:	f000 fb8a 	bl	800d068 <RCCEx_PLL3_Config>
 800c954:	4603      	mov	r3, r0
 800c956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c95a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d003      	beq.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c96a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d101      	bne.n	800c976 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c972:	2300      	movs	r3, #0
 800c974:	e000      	b.n	800c978 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c976:	2301      	movs	r3, #1
}
 800c978:	4618      	mov	r0, r3
 800c97a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c97e:	46bd      	mov	sp, r7
 800c980:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c984:	58024400 	.word	0x58024400

0800c988 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c98c:	f7fe fd96 	bl	800b4bc <HAL_RCC_GetHCLKFreq>
 800c990:	4602      	mov	r2, r0
 800c992:	4b06      	ldr	r3, [pc, #24]	@ (800c9ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c994:	6a1b      	ldr	r3, [r3, #32]
 800c996:	091b      	lsrs	r3, r3, #4
 800c998:	f003 0307 	and.w	r3, r3, #7
 800c99c:	4904      	ldr	r1, [pc, #16]	@ (800c9b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c99e:	5ccb      	ldrb	r3, [r1, r3]
 800c9a0:	f003 031f 	and.w	r3, r3, #31
 800c9a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	58024400 	.word	0x58024400
 800c9b0:	08015f20 	.word	0x08015f20

0800c9b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c9b4:	b480      	push	{r7}
 800c9b6:	b089      	sub	sp, #36	@ 0x24
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c9bc:	4ba1      	ldr	r3, [pc, #644]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9c0:	f003 0303 	and.w	r3, r3, #3
 800c9c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c9c6:	4b9f      	ldr	r3, [pc, #636]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9ca:	0b1b      	lsrs	r3, r3, #12
 800c9cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c9d2:	4b9c      	ldr	r3, [pc, #624]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9d6:	091b      	lsrs	r3, r3, #4
 800c9d8:	f003 0301 	and.w	r3, r3, #1
 800c9dc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c9de:	4b99      	ldr	r3, [pc, #612]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9e2:	08db      	lsrs	r3, r3, #3
 800c9e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c9e8:	693a      	ldr	r2, [r7, #16]
 800c9ea:	fb02 f303 	mul.w	r3, r2, r3
 800c9ee:	ee07 3a90 	vmov	s15, r3
 800c9f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f000 8111 	beq.w	800cc24 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	2b02      	cmp	r3, #2
 800ca06:	f000 8083 	beq.w	800cb10 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ca0a:	69bb      	ldr	r3, [r7, #24]
 800ca0c:	2b02      	cmp	r3, #2
 800ca0e:	f200 80a1 	bhi.w	800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ca12:	69bb      	ldr	r3, [r7, #24]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d003      	beq.n	800ca20 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ca18:	69bb      	ldr	r3, [r7, #24]
 800ca1a:	2b01      	cmp	r3, #1
 800ca1c:	d056      	beq.n	800cacc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ca1e:	e099      	b.n	800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ca20:	4b88      	ldr	r3, [pc, #544]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f003 0320 	and.w	r3, r3, #32
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d02d      	beq.n	800ca88 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca2c:	4b85      	ldr	r3, [pc, #532]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	08db      	lsrs	r3, r3, #3
 800ca32:	f003 0303 	and.w	r3, r3, #3
 800ca36:	4a84      	ldr	r2, [pc, #528]	@ (800cc48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ca38:	fa22 f303 	lsr.w	r3, r2, r3
 800ca3c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	ee07 3a90 	vmov	s15, r3
 800ca44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	ee07 3a90 	vmov	s15, r3
 800ca4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca56:	4b7b      	ldr	r3, [pc, #492]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca5e:	ee07 3a90 	vmov	s15, r3
 800ca62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca66:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca6a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cc4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ca6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca82:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ca86:	e087      	b.n	800cb98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	ee07 3a90 	vmov	s15, r3
 800ca8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca92:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800cc50 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ca96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca9a:	4b6a      	ldr	r3, [pc, #424]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caa2:	ee07 3a90 	vmov	s15, r3
 800caa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caaa:	ed97 6a03 	vldr	s12, [r7, #12]
 800caae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800cc4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800caba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cabe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cac6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800caca:	e065      	b.n	800cb98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	ee07 3a90 	vmov	s15, r3
 800cad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cad6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800cc54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cade:	4b59      	ldr	r3, [pc, #356]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cae6:	ee07 3a90 	vmov	s15, r3
 800caea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caee:	ed97 6a03 	vldr	s12, [r7, #12]
 800caf2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800cc4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800caf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cafa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cafe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb0e:	e043      	b.n	800cb98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cb10:	697b      	ldr	r3, [r7, #20]
 800cb12:	ee07 3a90 	vmov	s15, r3
 800cb16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb1a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800cc58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800cb1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb22:	4b48      	ldr	r3, [pc, #288]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb2a:	ee07 3a90 	vmov	s15, r3
 800cb2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb32:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb36:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800cc4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cb3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb52:	e021      	b.n	800cb98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cb54:	697b      	ldr	r3, [r7, #20]
 800cb56:	ee07 3a90 	vmov	s15, r3
 800cb5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb5e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800cc54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cb62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb66:	4b37      	ldr	r3, [pc, #220]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb6e:	ee07 3a90 	vmov	s15, r3
 800cb72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb76:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb7a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cc4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cb7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb96:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cb98:	4b2a      	ldr	r3, [pc, #168]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb9c:	0a5b      	lsrs	r3, r3, #9
 800cb9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cba2:	ee07 3a90 	vmov	s15, r3
 800cba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cbae:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbb2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbbe:	ee17 2a90 	vmov	r2, s15
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cbc6:	4b1f      	ldr	r3, [pc, #124]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbca:	0c1b      	lsrs	r3, r3, #16
 800cbcc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbd0:	ee07 3a90 	vmov	s15, r3
 800cbd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbd8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cbdc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbe0:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbe8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbec:	ee17 2a90 	vmov	r2, s15
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cbf4:	4b13      	ldr	r3, [pc, #76]	@ (800cc44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbf8:	0e1b      	lsrs	r3, r3, #24
 800cbfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbfe:	ee07 3a90 	vmov	s15, r3
 800cc02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc0e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc1a:	ee17 2a90 	vmov	r2, s15
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800cc22:	e008      	b.n	800cc36 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2200      	movs	r2, #0
 800cc28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2200      	movs	r2, #0
 800cc34:	609a      	str	r2, [r3, #8]
}
 800cc36:	bf00      	nop
 800cc38:	3724      	adds	r7, #36	@ 0x24
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr
 800cc42:	bf00      	nop
 800cc44:	58024400 	.word	0x58024400
 800cc48:	03d09000 	.word	0x03d09000
 800cc4c:	46000000 	.word	0x46000000
 800cc50:	4c742400 	.word	0x4c742400
 800cc54:	4a742400 	.word	0x4a742400
 800cc58:	4bbebc20 	.word	0x4bbebc20

0800cc5c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b089      	sub	sp, #36	@ 0x24
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cc64:	4ba1      	ldr	r3, [pc, #644]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc68:	f003 0303 	and.w	r3, r3, #3
 800cc6c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800cc6e:	4b9f      	ldr	r3, [pc, #636]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc72:	0d1b      	lsrs	r3, r3, #20
 800cc74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cc78:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800cc7a:	4b9c      	ldr	r3, [pc, #624]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc7e:	0a1b      	lsrs	r3, r3, #8
 800cc80:	f003 0301 	and.w	r3, r3, #1
 800cc84:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800cc86:	4b99      	ldr	r3, [pc, #612]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc8a:	08db      	lsrs	r3, r3, #3
 800cc8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cc90:	693a      	ldr	r2, [r7, #16]
 800cc92:	fb02 f303 	mul.w	r3, r2, r3
 800cc96:	ee07 3a90 	vmov	s15, r3
 800cc9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	f000 8111 	beq.w	800cecc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ccaa:	69bb      	ldr	r3, [r7, #24]
 800ccac:	2b02      	cmp	r3, #2
 800ccae:	f000 8083 	beq.w	800cdb8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ccb2:	69bb      	ldr	r3, [r7, #24]
 800ccb4:	2b02      	cmp	r3, #2
 800ccb6:	f200 80a1 	bhi.w	800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ccba:	69bb      	ldr	r3, [r7, #24]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d003      	beq.n	800ccc8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ccc0:	69bb      	ldr	r3, [r7, #24]
 800ccc2:	2b01      	cmp	r3, #1
 800ccc4:	d056      	beq.n	800cd74 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ccc6:	e099      	b.n	800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ccc8:	4b88      	ldr	r3, [pc, #544]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	f003 0320 	and.w	r3, r3, #32
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d02d      	beq.n	800cd30 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ccd4:	4b85      	ldr	r3, [pc, #532]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	08db      	lsrs	r3, r3, #3
 800ccda:	f003 0303 	and.w	r3, r3, #3
 800ccde:	4a84      	ldr	r2, [pc, #528]	@ (800cef0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800cce0:	fa22 f303 	lsr.w	r3, r2, r3
 800cce4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	ee07 3a90 	vmov	s15, r3
 800ccec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	ee07 3a90 	vmov	s15, r3
 800ccf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccfe:	4b7b      	ldr	r3, [pc, #492]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd06:	ee07 3a90 	vmov	s15, r3
 800cd0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd0e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd12:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cef4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cd16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cd22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd26:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd2a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cd2e:	e087      	b.n	800ce40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	ee07 3a90 	vmov	s15, r3
 800cd36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd3a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800cef8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cd3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd42:	4b6a      	ldr	r3, [pc, #424]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd4a:	ee07 3a90 	vmov	s15, r3
 800cd4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd52:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd56:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800cef4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cd5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cd66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd72:	e065      	b.n	800ce40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cd74:	697b      	ldr	r3, [r7, #20]
 800cd76:	ee07 3a90 	vmov	s15, r3
 800cd7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd7e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800cefc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cd82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd86:	4b59      	ldr	r3, [pc, #356]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd8e:	ee07 3a90 	vmov	s15, r3
 800cd92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd96:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd9a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800cef4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cd9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cda2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cda6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cdaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cdb6:	e043      	b.n	800ce40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cdb8:	697b      	ldr	r3, [r7, #20]
 800cdba:	ee07 3a90 	vmov	s15, r3
 800cdbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdc2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800cf00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cdc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cdca:	4b48      	ldr	r3, [pc, #288]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cdcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdd2:	ee07 3a90 	vmov	s15, r3
 800cdd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cdda:	ed97 6a03 	vldr	s12, [r7, #12]
 800cdde:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800cef4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cde2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cde6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cdee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cdfa:	e021      	b.n	800ce40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cdfc:	697b      	ldr	r3, [r7, #20]
 800cdfe:	ee07 3a90 	vmov	s15, r3
 800ce02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce06:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800cefc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ce0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce0e:	4b37      	ldr	r3, [pc, #220]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce16:	ee07 3a90 	vmov	s15, r3
 800ce1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce22:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cef4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ce26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ce32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce3e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ce40:	4b2a      	ldr	r3, [pc, #168]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce44:	0a5b      	lsrs	r3, r3, #9
 800ce46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce4a:	ee07 3a90 	vmov	s15, r3
 800ce4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ce56:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ce5a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ce5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ce66:	ee17 2a90 	vmov	r2, s15
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ce6e:	4b1f      	ldr	r3, [pc, #124]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce72:	0c1b      	lsrs	r3, r3, #16
 800ce74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce78:	ee07 3a90 	vmov	s15, r3
 800ce7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ce84:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ce88:	edd7 6a07 	vldr	s13, [r7, #28]
 800ce8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ce94:	ee17 2a90 	vmov	r2, s15
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ce9c:	4b13      	ldr	r3, [pc, #76]	@ (800ceec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cea0:	0e1b      	lsrs	r3, r3, #24
 800cea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cea6:	ee07 3a90 	vmov	s15, r3
 800ceaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ceae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ceb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ceb6:	edd7 6a07 	vldr	s13, [r7, #28]
 800ceba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cec2:	ee17 2a90 	vmov	r2, s15
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ceca:	e008      	b.n	800cede <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2200      	movs	r2, #0
 800ced0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2200      	movs	r2, #0
 800ced6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2200      	movs	r2, #0
 800cedc:	609a      	str	r2, [r3, #8]
}
 800cede:	bf00      	nop
 800cee0:	3724      	adds	r7, #36	@ 0x24
 800cee2:	46bd      	mov	sp, r7
 800cee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee8:	4770      	bx	lr
 800ceea:	bf00      	nop
 800ceec:	58024400 	.word	0x58024400
 800cef0:	03d09000 	.word	0x03d09000
 800cef4:	46000000 	.word	0x46000000
 800cef8:	4c742400 	.word	0x4c742400
 800cefc:	4a742400 	.word	0x4a742400
 800cf00:	4bbebc20 	.word	0x4bbebc20

0800cf04 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b084      	sub	sp, #16
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cf12:	4b53      	ldr	r3, [pc, #332]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf16:	f003 0303 	and.w	r3, r3, #3
 800cf1a:	2b03      	cmp	r3, #3
 800cf1c:	d101      	bne.n	800cf22 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e099      	b.n	800d056 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cf22:	4b4f      	ldr	r3, [pc, #316]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	4a4e      	ldr	r2, [pc, #312]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf28:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cf2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf2e:	f7f7 f94d 	bl	80041cc <HAL_GetTick>
 800cf32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cf34:	e008      	b.n	800cf48 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cf36:	f7f7 f949 	bl	80041cc <HAL_GetTick>
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	1ad3      	subs	r3, r2, r3
 800cf40:	2b02      	cmp	r3, #2
 800cf42:	d901      	bls.n	800cf48 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cf44:	2303      	movs	r3, #3
 800cf46:	e086      	b.n	800d056 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cf48:	4b45      	ldr	r3, [pc, #276]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d1f0      	bne.n	800cf36 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cf54:	4b42      	ldr	r3, [pc, #264]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf58:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	031b      	lsls	r3, r3, #12
 800cf62:	493f      	ldr	r1, [pc, #252]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf64:	4313      	orrs	r3, r2
 800cf66:	628b      	str	r3, [r1, #40]	@ 0x28
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	3b01      	subs	r3, #1
 800cf78:	025b      	lsls	r3, r3, #9
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	431a      	orrs	r2, r3
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	68db      	ldr	r3, [r3, #12]
 800cf82:	3b01      	subs	r3, #1
 800cf84:	041b      	lsls	r3, r3, #16
 800cf86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cf8a:	431a      	orrs	r2, r3
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	691b      	ldr	r3, [r3, #16]
 800cf90:	3b01      	subs	r3, #1
 800cf92:	061b      	lsls	r3, r3, #24
 800cf94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cf98:	4931      	ldr	r1, [pc, #196]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cf9a:	4313      	orrs	r3, r2
 800cf9c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cf9e:	4b30      	ldr	r3, [pc, #192]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfa2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	695b      	ldr	r3, [r3, #20]
 800cfaa:	492d      	ldr	r1, [pc, #180]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfac:	4313      	orrs	r3, r2
 800cfae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cfb0:	4b2b      	ldr	r3, [pc, #172]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfb4:	f023 0220 	bic.w	r2, r3, #32
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	699b      	ldr	r3, [r3, #24]
 800cfbc:	4928      	ldr	r1, [pc, #160]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cfc2:	4b27      	ldr	r3, [pc, #156]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfc6:	4a26      	ldr	r2, [pc, #152]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfc8:	f023 0310 	bic.w	r3, r3, #16
 800cfcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cfce:	4b24      	ldr	r3, [pc, #144]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cfd2:	4b24      	ldr	r3, [pc, #144]	@ (800d064 <RCCEx_PLL2_Config+0x160>)
 800cfd4:	4013      	ands	r3, r2
 800cfd6:	687a      	ldr	r2, [r7, #4]
 800cfd8:	69d2      	ldr	r2, [r2, #28]
 800cfda:	00d2      	lsls	r2, r2, #3
 800cfdc:	4920      	ldr	r1, [pc, #128]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfde:	4313      	orrs	r3, r2
 800cfe0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cfe2:	4b1f      	ldr	r3, [pc, #124]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfe6:	4a1e      	ldr	r2, [pc, #120]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cfe8:	f043 0310 	orr.w	r3, r3, #16
 800cfec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d106      	bne.n	800d002 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cff4:	4b1a      	ldr	r3, [pc, #104]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cff8:	4a19      	ldr	r2, [pc, #100]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800cffa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cffe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d000:	e00f      	b.n	800d022 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	2b01      	cmp	r3, #1
 800d006:	d106      	bne.n	800d016 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d008:	4b15      	ldr	r3, [pc, #84]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d00c:	4a14      	ldr	r2, [pc, #80]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d00e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d012:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d014:	e005      	b.n	800d022 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d016:	4b12      	ldr	r3, [pc, #72]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d01a:	4a11      	ldr	r2, [pc, #68]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d01c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d020:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d022:	4b0f      	ldr	r3, [pc, #60]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4a0e      	ldr	r2, [pc, #56]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d028:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d02c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d02e:	f7f7 f8cd 	bl	80041cc <HAL_GetTick>
 800d032:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d034:	e008      	b.n	800d048 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d036:	f7f7 f8c9 	bl	80041cc <HAL_GetTick>
 800d03a:	4602      	mov	r2, r0
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	1ad3      	subs	r3, r2, r3
 800d040:	2b02      	cmp	r3, #2
 800d042:	d901      	bls.n	800d048 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d044:	2303      	movs	r3, #3
 800d046:	e006      	b.n	800d056 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d048:	4b05      	ldr	r3, [pc, #20]	@ (800d060 <RCCEx_PLL2_Config+0x15c>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d050:	2b00      	cmp	r3, #0
 800d052:	d0f0      	beq.n	800d036 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d054:	7bfb      	ldrb	r3, [r7, #15]
}
 800d056:	4618      	mov	r0, r3
 800d058:	3710      	adds	r7, #16
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}
 800d05e:	bf00      	nop
 800d060:	58024400 	.word	0x58024400
 800d064:	ffff0007 	.word	0xffff0007

0800d068 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b084      	sub	sp, #16
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
 800d070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d072:	2300      	movs	r3, #0
 800d074:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d076:	4b53      	ldr	r3, [pc, #332]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d07a:	f003 0303 	and.w	r3, r3, #3
 800d07e:	2b03      	cmp	r3, #3
 800d080:	d101      	bne.n	800d086 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d082:	2301      	movs	r3, #1
 800d084:	e099      	b.n	800d1ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d086:	4b4f      	ldr	r3, [pc, #316]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a4e      	ldr	r2, [pc, #312]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d08c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d090:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d092:	f7f7 f89b 	bl	80041cc <HAL_GetTick>
 800d096:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d098:	e008      	b.n	800d0ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d09a:	f7f7 f897 	bl	80041cc <HAL_GetTick>
 800d09e:	4602      	mov	r2, r0
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	1ad3      	subs	r3, r2, r3
 800d0a4:	2b02      	cmp	r3, #2
 800d0a6:	d901      	bls.n	800d0ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d0a8:	2303      	movs	r3, #3
 800d0aa:	e086      	b.n	800d1ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d0ac:	4b45      	ldr	r3, [pc, #276]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d1f0      	bne.n	800d09a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d0b8:	4b42      	ldr	r3, [pc, #264]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d0ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0bc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	051b      	lsls	r3, r3, #20
 800d0c6:	493f      	ldr	r1, [pc, #252]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d0c8:	4313      	orrs	r3, r2
 800d0ca:	628b      	str	r3, [r1, #40]	@ 0x28
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	685b      	ldr	r3, [r3, #4]
 800d0d0:	3b01      	subs	r3, #1
 800d0d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	3b01      	subs	r3, #1
 800d0dc:	025b      	lsls	r3, r3, #9
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	431a      	orrs	r2, r3
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	68db      	ldr	r3, [r3, #12]
 800d0e6:	3b01      	subs	r3, #1
 800d0e8:	041b      	lsls	r3, r3, #16
 800d0ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d0ee:	431a      	orrs	r2, r3
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	691b      	ldr	r3, [r3, #16]
 800d0f4:	3b01      	subs	r3, #1
 800d0f6:	061b      	lsls	r3, r3, #24
 800d0f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d0fc:	4931      	ldr	r1, [pc, #196]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d0fe:	4313      	orrs	r3, r2
 800d100:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d102:	4b30      	ldr	r3, [pc, #192]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d106:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	695b      	ldr	r3, [r3, #20]
 800d10e:	492d      	ldr	r1, [pc, #180]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d110:	4313      	orrs	r3, r2
 800d112:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d114:	4b2b      	ldr	r3, [pc, #172]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d118:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	699b      	ldr	r3, [r3, #24]
 800d120:	4928      	ldr	r1, [pc, #160]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d122:	4313      	orrs	r3, r2
 800d124:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d126:	4b27      	ldr	r3, [pc, #156]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d12a:	4a26      	ldr	r2, [pc, #152]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d12c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d130:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d132:	4b24      	ldr	r3, [pc, #144]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d136:	4b24      	ldr	r3, [pc, #144]	@ (800d1c8 <RCCEx_PLL3_Config+0x160>)
 800d138:	4013      	ands	r3, r2
 800d13a:	687a      	ldr	r2, [r7, #4]
 800d13c:	69d2      	ldr	r2, [r2, #28]
 800d13e:	00d2      	lsls	r2, r2, #3
 800d140:	4920      	ldr	r1, [pc, #128]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d142:	4313      	orrs	r3, r2
 800d144:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d146:	4b1f      	ldr	r3, [pc, #124]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d14a:	4a1e      	ldr	r2, [pc, #120]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d14c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d150:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d106      	bne.n	800d166 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d158:	4b1a      	ldr	r3, [pc, #104]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d15c:	4a19      	ldr	r2, [pc, #100]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d15e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d162:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d164:	e00f      	b.n	800d186 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	2b01      	cmp	r3, #1
 800d16a:	d106      	bne.n	800d17a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d16c:	4b15      	ldr	r3, [pc, #84]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d16e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d170:	4a14      	ldr	r2, [pc, #80]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d172:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d176:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d178:	e005      	b.n	800d186 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d17a:	4b12      	ldr	r3, [pc, #72]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d17e:	4a11      	ldr	r2, [pc, #68]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d180:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d184:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d186:	4b0f      	ldr	r3, [pc, #60]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	4a0e      	ldr	r2, [pc, #56]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d18c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d192:	f7f7 f81b 	bl	80041cc <HAL_GetTick>
 800d196:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d198:	e008      	b.n	800d1ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d19a:	f7f7 f817 	bl	80041cc <HAL_GetTick>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	1ad3      	subs	r3, r2, r3
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	d901      	bls.n	800d1ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d1a8:	2303      	movs	r3, #3
 800d1aa:	e006      	b.n	800d1ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d1ac:	4b05      	ldr	r3, [pc, #20]	@ (800d1c4 <RCCEx_PLL3_Config+0x15c>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d0f0      	beq.n	800d19a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3710      	adds	r7, #16
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	58024400 	.word	0x58024400
 800d1c8:	ffff0007 	.word	0xffff0007

0800d1cc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b084      	sub	sp, #16
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d101      	bne.n	800d1de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e10f      	b.n	800d3fe <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a87      	ldr	r2, [pc, #540]	@ (800d408 <HAL_SPI_Init+0x23c>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d00f      	beq.n	800d20e <HAL_SPI_Init+0x42>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a86      	ldr	r2, [pc, #536]	@ (800d40c <HAL_SPI_Init+0x240>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d00a      	beq.n	800d20e <HAL_SPI_Init+0x42>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4a84      	ldr	r2, [pc, #528]	@ (800d410 <HAL_SPI_Init+0x244>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d005      	beq.n	800d20e <HAL_SPI_Init+0x42>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	68db      	ldr	r3, [r3, #12]
 800d206:	2b0f      	cmp	r3, #15
 800d208:	d901      	bls.n	800d20e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e0f7      	b.n	800d3fe <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f000 fd46 	bl	800dca0 <SPI_GetPacketSize>
 800d214:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4a7b      	ldr	r2, [pc, #492]	@ (800d408 <HAL_SPI_Init+0x23c>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d00c      	beq.n	800d23a <HAL_SPI_Init+0x6e>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4a79      	ldr	r2, [pc, #484]	@ (800d40c <HAL_SPI_Init+0x240>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d007      	beq.n	800d23a <HAL_SPI_Init+0x6e>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	4a78      	ldr	r2, [pc, #480]	@ (800d410 <HAL_SPI_Init+0x244>)
 800d230:	4293      	cmp	r3, r2
 800d232:	d002      	beq.n	800d23a <HAL_SPI_Init+0x6e>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2b08      	cmp	r3, #8
 800d238:	d811      	bhi.n	800d25e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d23e:	4a72      	ldr	r2, [pc, #456]	@ (800d408 <HAL_SPI_Init+0x23c>)
 800d240:	4293      	cmp	r3, r2
 800d242:	d009      	beq.n	800d258 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	4a70      	ldr	r2, [pc, #448]	@ (800d40c <HAL_SPI_Init+0x240>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d004      	beq.n	800d258 <HAL_SPI_Init+0x8c>
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	4a6f      	ldr	r2, [pc, #444]	@ (800d410 <HAL_SPI_Init+0x244>)
 800d254:	4293      	cmp	r3, r2
 800d256:	d104      	bne.n	800d262 <HAL_SPI_Init+0x96>
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	2b10      	cmp	r3, #16
 800d25c:	d901      	bls.n	800d262 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800d25e:	2301      	movs	r3, #1
 800d260:	e0cd      	b.n	800d3fe <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d268:	b2db      	uxtb	r3, r3
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d106      	bne.n	800d27c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	2200      	movs	r2, #0
 800d272:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f7f4 fdc4 	bl	8001e04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2202      	movs	r2, #2
 800d280:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	681a      	ldr	r2, [r3, #0]
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f022 0201 	bic.w	r2, r2, #1
 800d292:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	689b      	ldr	r3, [r3, #8]
 800d29a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800d29e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	699b      	ldr	r3, [r3, #24]
 800d2a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d2a8:	d119      	bne.n	800d2de <HAL_SPI_Init+0x112>
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d2b2:	d103      	bne.n	800d2bc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d008      	beq.n	800d2ce <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d10c      	bne.n	800d2de <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d2c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d2cc:	d107      	bne.n	800d2de <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	681a      	ldr	r2, [r3, #0]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d2dc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	685b      	ldr	r3, [r3, #4]
 800d2e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d00f      	beq.n	800d30a <HAL_SPI_Init+0x13e>
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	2b06      	cmp	r3, #6
 800d2f0:	d90b      	bls.n	800d30a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	430a      	orrs	r2, r1
 800d306:	601a      	str	r2, [r3, #0]
 800d308:	e007      	b.n	800d31a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	681a      	ldr	r2, [r3, #0]
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d318:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	69da      	ldr	r2, [r3, #28]
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d322:	431a      	orrs	r2, r3
 800d324:	68bb      	ldr	r3, [r7, #8]
 800d326:	431a      	orrs	r2, r3
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d32c:	ea42 0103 	orr.w	r1, r2, r3
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	68da      	ldr	r2, [r3, #12]
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	430a      	orrs	r2, r1
 800d33a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d344:	431a      	orrs	r2, r3
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d34a:	431a      	orrs	r2, r3
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	699b      	ldr	r3, [r3, #24]
 800d350:	431a      	orrs	r2, r3
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	691b      	ldr	r3, [r3, #16]
 800d356:	431a      	orrs	r2, r3
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	695b      	ldr	r3, [r3, #20]
 800d35c:	431a      	orrs	r2, r3
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	6a1b      	ldr	r3, [r3, #32]
 800d362:	431a      	orrs	r2, r3
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	685b      	ldr	r3, [r3, #4]
 800d368:	431a      	orrs	r2, r3
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d36e:	431a      	orrs	r2, r3
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	689b      	ldr	r3, [r3, #8]
 800d374:	431a      	orrs	r2, r3
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d37a:	ea42 0103 	orr.w	r1, r2, r3
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	430a      	orrs	r2, r1
 800d388:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	685b      	ldr	r3, [r3, #4]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d113      	bne.n	800d3ba <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	689b      	ldr	r3, [r3, #8]
 800d398:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d3a4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	689b      	ldr	r3, [r3, #8]
 800d3ac:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d3b8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f022 0201 	bic.w	r2, r2, #1
 800d3c8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	685b      	ldr	r3, [r3, #4]
 800d3ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d00a      	beq.n	800d3ec <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	68db      	ldr	r3, [r3, #12]
 800d3dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	430a      	orrs	r2, r1
 800d3ea:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800d3fc:	2300      	movs	r3, #0
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3710      	adds	r7, #16
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop
 800d408:	40013000 	.word	0x40013000
 800d40c:	40003800 	.word	0x40003800
 800d410:	40003c00 	.word	0x40003c00

0800d414 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b084      	sub	sp, #16
 800d418:	af00      	add	r7, sp, #0
 800d41a:	60f8      	str	r0, [r7, #12]
 800d41c:	60b9      	str	r1, [r7, #8]
 800d41e:	4613      	mov	r3, r2
 800d420:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d428:	b2db      	uxtb	r3, r3
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d001      	beq.n	800d432 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800d42e:	2302      	movs	r3, #2
 800d430:	e126      	b.n	800d680 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d002      	beq.n	800d43e <HAL_SPI_Transmit_DMA+0x2a>
 800d438:	88fb      	ldrh	r3, [r7, #6]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d101      	bne.n	800d442 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800d43e:	2301      	movs	r3, #1
 800d440:	e11e      	b.n	800d680 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d448:	2b01      	cmp	r3, #1
 800d44a:	d101      	bne.n	800d450 <HAL_SPI_Transmit_DMA+0x3c>
 800d44c:	2302      	movs	r3, #2
 800d44e:	e117      	b.n	800d680 <HAL_SPI_Transmit_DMA+0x26c>
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2201      	movs	r2, #1
 800d454:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2203      	movs	r2, #3
 800d45c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	2200      	movs	r2, #0
 800d464:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	68ba      	ldr	r2, [r7, #8]
 800d46c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	88fa      	ldrh	r2, [r7, #6]
 800d472:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	88fa      	ldrh	r2, [r7, #6]
 800d47a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	2200      	movs	r2, #0
 800d482:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2200      	movs	r2, #0
 800d488:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	2200      	movs	r2, #0
 800d48e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	2200      	movs	r2, #0
 800d494:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	2200      	movs	r2, #0
 800d49c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	689b      	ldr	r3, [r3, #8]
 800d4a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d4a8:	d108      	bne.n	800d4bc <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d4b8:	601a      	str	r2, [r3, #0]
 800d4ba:	e009      	b.n	800d4d0 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	68db      	ldr	r3, [r3, #12]
 800d4c2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d4ce:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	68db      	ldr	r3, [r3, #12]
 800d4d4:	2b0f      	cmp	r3, #15
 800d4d6:	d905      	bls.n	800d4e4 <HAL_SPI_Transmit_DMA+0xd0>
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d4dc:	699b      	ldr	r3, [r3, #24]
 800d4de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d4e2:	d10f      	bne.n	800d504 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800d4e8:	2b07      	cmp	r3, #7
 800d4ea:	d911      	bls.n	800d510 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d4f0:	699b      	ldr	r3, [r3, #24]
 800d4f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d4f6:	d00b      	beq.n	800d510 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d4fc:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d4fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d502:	d005      	beq.n	800d510 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	2200      	movs	r2, #0
 800d508:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	e0b7      	b.n	800d680 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	68db      	ldr	r3, [r3, #12]
 800d514:	2b07      	cmp	r3, #7
 800d516:	d820      	bhi.n	800d55a <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d51c:	699b      	ldr	r3, [r3, #24]
 800d51e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d522:	d109      	bne.n	800d538 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	3301      	adds	r3, #1
 800d52e:	105b      	asrs	r3, r3, #1
 800d530:	b29a      	uxth	r2, r3
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d53c:	699b      	ldr	r3, [r3, #24]
 800d53e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d542:	d11e      	bne.n	800d582 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	3303      	adds	r3, #3
 800d54e:	109b      	asrs	r3, r3, #2
 800d550:	b29a      	uxth	r2, r3
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d558:	e013      	b.n	800d582 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	68db      	ldr	r3, [r3, #12]
 800d55e:	2b0f      	cmp	r3, #15
 800d560:	d80f      	bhi.n	800d582 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d566:	699b      	ldr	r3, [r3, #24]
 800d568:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d56c:	d109      	bne.n	800d582 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d574:	b29b      	uxth	r3, r3
 800d576:	3301      	adds	r3, #1
 800d578:	105b      	asrs	r3, r3, #1
 800d57a:	b29a      	uxth	r2, r3
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d586:	4a40      	ldr	r2, [pc, #256]	@ (800d688 <HAL_SPI_Transmit_DMA+0x274>)
 800d588:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d58e:	4a3f      	ldr	r2, [pc, #252]	@ (800d68c <HAL_SPI_Transmit_DMA+0x278>)
 800d590:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d596:	4a3e      	ldr	r2, [pc, #248]	@ (800d690 <HAL_SPI_Transmit_DMA+0x27c>)
 800d598:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d59e:	2200      	movs	r2, #0
 800d5a0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	689a      	ldr	r2, [r3, #8]
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d5b0:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d5ba:	4619      	mov	r1, r3
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	3320      	adds	r3, #32
 800d5c2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d5ca:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800d5cc:	f7f7 fb1e 	bl	8004c0c <HAL_DMA_Start_IT>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d011      	beq.n	800d5fa <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5dc:	f043 0210 	orr.w	r2, r3, #16
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	e042      	b.n	800d680 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d5fe:	69db      	ldr	r3, [r3, #28]
 800d600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d604:	d108      	bne.n	800d618 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	6859      	ldr	r1, [r3, #4]
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	681a      	ldr	r2, [r3, #0]
 800d610:	4b20      	ldr	r3, [pc, #128]	@ (800d694 <HAL_SPI_Transmit_DMA+0x280>)
 800d612:	400b      	ands	r3, r1
 800d614:	6053      	str	r3, [r2, #4]
 800d616:	e009      	b.n	800d62c <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	685a      	ldr	r2, [r3, #4]
 800d61e:	4b1d      	ldr	r3, [pc, #116]	@ (800d694 <HAL_SPI_Transmit_DMA+0x280>)
 800d620:	4013      	ands	r3, r2
 800d622:	88f9      	ldrh	r1, [r7, #6]
 800d624:	68fa      	ldr	r2, [r7, #12]
 800d626:	6812      	ldr	r2, [r2, #0]
 800d628:	430b      	orrs	r3, r1
 800d62a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	689a      	ldr	r2, [r3, #8]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d63a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	691a      	ldr	r2, [r3, #16]
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800d64a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	681a      	ldr	r2, [r3, #0]
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f042 0201 	orr.w	r2, r2, #1
 800d65a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	685b      	ldr	r3, [r3, #4]
 800d660:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d664:	d107      	bne.n	800d676 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	681a      	ldr	r2, [r3, #0]
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d674:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2200      	movs	r2, #0
 800d67a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d67e:	2300      	movs	r3, #0
}
 800d680:	4618      	mov	r0, r3
 800d682:	3710      	adds	r7, #16
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}
 800d688:	0800dacb 	.word	0x0800dacb
 800d68c:	0800da85 	.word	0x0800da85
 800d690:	0800dae7 	.word	0x0800dae7
 800d694:	ffff0000 	.word	0xffff0000

0800d698 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b08a      	sub	sp, #40	@ 0x28
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	691b      	ldr	r3, [r3, #16]
 800d6a6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	695b      	ldr	r3, [r3, #20]
 800d6ae:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800d6b0:	6a3a      	ldr	r2, [r7, #32]
 800d6b2:	69fb      	ldr	r3, [r7, #28]
 800d6b4:	4013      	ands	r3, r2
 800d6b6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	689b      	ldr	r3, [r3, #8]
 800d6be:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d6ca:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	3330      	adds	r3, #48	@ 0x30
 800d6d2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800d6d4:	69fb      	ldr	r3, [r7, #28]
 800d6d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d010      	beq.n	800d700 <HAL_SPI_IRQHandler+0x68>
 800d6de:	6a3b      	ldr	r3, [r7, #32]
 800d6e0:	f003 0308 	and.w	r3, r3, #8
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d00b      	beq.n	800d700 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	699a      	ldr	r2, [r3, #24]
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d6f6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f000 f9b9 	bl	800da70 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800d6fe:	e192      	b.n	800da26 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d700:	69bb      	ldr	r3, [r7, #24]
 800d702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d706:	2b00      	cmp	r3, #0
 800d708:	d113      	bne.n	800d732 <HAL_SPI_IRQHandler+0x9a>
 800d70a:	69bb      	ldr	r3, [r7, #24]
 800d70c:	f003 0320 	and.w	r3, r3, #32
 800d710:	2b00      	cmp	r3, #0
 800d712:	d10e      	bne.n	800d732 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800d714:	69bb      	ldr	r3, [r7, #24]
 800d716:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d009      	beq.n	800d732 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	4798      	blx	r3
    hspi->RxISR(hspi);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	4798      	blx	r3
    handled = 1UL;
 800d72e:	2301      	movs	r3, #1
 800d730:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d732:	69bb      	ldr	r3, [r7, #24]
 800d734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d10f      	bne.n	800d75c <HAL_SPI_IRQHandler+0xc4>
 800d73c:	69bb      	ldr	r3, [r7, #24]
 800d73e:	f003 0301 	and.w	r3, r3, #1
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00a      	beq.n	800d75c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d746:	69bb      	ldr	r3, [r7, #24]
 800d748:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d105      	bne.n	800d75c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	4798      	blx	r3
    handled = 1UL;
 800d758:	2301      	movs	r3, #1
 800d75a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d75c:	69bb      	ldr	r3, [r7, #24]
 800d75e:	f003 0320 	and.w	r3, r3, #32
 800d762:	2b00      	cmp	r3, #0
 800d764:	d10f      	bne.n	800d786 <HAL_SPI_IRQHandler+0xee>
 800d766:	69bb      	ldr	r3, [r7, #24]
 800d768:	f003 0302 	and.w	r3, r3, #2
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00a      	beq.n	800d786 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d770:	69bb      	ldr	r3, [r7, #24]
 800d772:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d776:	2b00      	cmp	r3, #0
 800d778:	d105      	bne.n	800d786 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d77e:	6878      	ldr	r0, [r7, #4]
 800d780:	4798      	blx	r3
    handled = 1UL;
 800d782:	2301      	movs	r3, #1
 800d784:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800d786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d788:	2b00      	cmp	r3, #0
 800d78a:	f040 8147 	bne.w	800da1c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800d78e:	69bb      	ldr	r3, [r7, #24]
 800d790:	f003 0308 	and.w	r3, r3, #8
 800d794:	2b00      	cmp	r3, #0
 800d796:	f000 808b 	beq.w	800d8b0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	699a      	ldr	r2, [r3, #24]
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	f042 0208 	orr.w	r2, r2, #8
 800d7a8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	699a      	ldr	r2, [r3, #24]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	f042 0210 	orr.w	r2, r2, #16
 800d7b8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	699a      	ldr	r2, [r3, #24]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d7c8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	691a      	ldr	r2, [r3, #16]
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	f022 0208 	bic.w	r2, r2, #8
 800d7d8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d13d      	bne.n	800d864 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800d7e8:	e036      	b.n	800d858 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	68db      	ldr	r3, [r3, #12]
 800d7ee:	2b0f      	cmp	r3, #15
 800d7f0:	d90b      	bls.n	800d80a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681a      	ldr	r2, [r3, #0]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d7fc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d802:	1d1a      	adds	r2, r3, #4
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	665a      	str	r2, [r3, #100]	@ 0x64
 800d808:	e01d      	b.n	800d846 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	68db      	ldr	r3, [r3, #12]
 800d80e:	2b07      	cmp	r3, #7
 800d810:	d90b      	bls.n	800d82a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d816:	68fa      	ldr	r2, [r7, #12]
 800d818:	8812      	ldrh	r2, [r2, #0]
 800d81a:	b292      	uxth	r2, r2
 800d81c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d822:	1c9a      	adds	r2, r3, #2
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	665a      	str	r2, [r3, #100]	@ 0x64
 800d828:	e00d      	b.n	800d846 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d836:	7812      	ldrb	r2, [r2, #0]
 800d838:	b2d2      	uxtb	r2, r2
 800d83a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d840:	1c5a      	adds	r2, r3, #1
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	3b01      	subs	r3, #1
 800d850:	b29a      	uxth	r2, r3
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d85e:	b29b      	uxth	r3, r3
 800d860:	2b00      	cmp	r3, #0
 800d862:	d1c2      	bne.n	800d7ea <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800d864:	6878      	ldr	r0, [r7, #4]
 800d866:	f000 f97b 	bl	800db60 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2201      	movs	r2, #1
 800d86e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d003      	beq.n	800d884 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f7f4 fa23 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d882:	e0d0      	b.n	800da26 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800d884:	7cfb      	ldrb	r3, [r7, #19]
 800d886:	2b05      	cmp	r3, #5
 800d888:	d103      	bne.n	800d892 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800d88a:	6878      	ldr	r0, [r7, #4]
 800d88c:	f000 f8dc 	bl	800da48 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800d890:	e0c6      	b.n	800da20 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800d892:	7cfb      	ldrb	r3, [r7, #19]
 800d894:	2b04      	cmp	r3, #4
 800d896:	d103      	bne.n	800d8a0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f000 f8cb 	bl	800da34 <HAL_SPI_RxCpltCallback>
    return;
 800d89e:	e0bf      	b.n	800da20 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800d8a0:	7cfb      	ldrb	r3, [r7, #19]
 800d8a2:	2b03      	cmp	r3, #3
 800d8a4:	f040 80bc 	bne.w	800da20 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800d8a8:	6878      	ldr	r0, [r7, #4]
 800d8aa:	f7f4 f9f9 	bl	8001ca0 <HAL_SPI_TxCpltCallback>
    return;
 800d8ae:	e0b7      	b.n	800da20 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800d8b0:	69bb      	ldr	r3, [r7, #24]
 800d8b2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	f000 80b5 	beq.w	800da26 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800d8bc:	69bb      	ldr	r3, [r7, #24]
 800d8be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d00f      	beq.n	800d8e6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8cc:	f043 0204 	orr.w	r2, r3, #4
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	699a      	ldr	r2, [r3, #24]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8e4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800d8e6:	69bb      	ldr	r3, [r7, #24]
 800d8e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d00f      	beq.n	800d910 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8f6:	f043 0201 	orr.w	r2, r3, #1
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	699a      	ldr	r2, [r3, #24]
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d90e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800d910:	69bb      	ldr	r3, [r7, #24]
 800d912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d916:	2b00      	cmp	r3, #0
 800d918:	d00f      	beq.n	800d93a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d920:	f043 0208 	orr.w	r2, r3, #8
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	699a      	ldr	r2, [r3, #24]
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d938:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800d93a:	69bb      	ldr	r3, [r7, #24]
 800d93c:	f003 0320 	and.w	r3, r3, #32
 800d940:	2b00      	cmp	r3, #0
 800d942:	d00f      	beq.n	800d964 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d94a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	699a      	ldr	r2, [r3, #24]
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	f042 0220 	orr.w	r2, r2, #32
 800d962:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d05a      	beq.n	800da24 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	f022 0201 	bic.w	r2, r2, #1
 800d97c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	6919      	ldr	r1, [r3, #16]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681a      	ldr	r2, [r3, #0]
 800d988:	4b28      	ldr	r3, [pc, #160]	@ (800da2c <HAL_SPI_IRQHandler+0x394>)
 800d98a:	400b      	ands	r3, r1
 800d98c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d98e:	697b      	ldr	r3, [r7, #20]
 800d990:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d994:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d998:	d138      	bne.n	800da0c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	689a      	ldr	r2, [r3, #8]
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d9a8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d013      	beq.n	800d9da <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9b6:	4a1e      	ldr	r2, [pc, #120]	@ (800da30 <HAL_SPI_IRQHandler+0x398>)
 800d9b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f7f7 feac 	bl	800571c <HAL_DMA_Abort_IT>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d007      	beq.n	800d9da <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d020      	beq.n	800da24 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9e6:	4a12      	ldr	r2, [pc, #72]	@ (800da30 <HAL_SPI_IRQHandler+0x398>)
 800d9e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f7f7 fe94 	bl	800571c <HAL_DMA_Abort_IT>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d014      	beq.n	800da24 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800da00:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800da0a:	e00b      	b.n	800da24 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2201      	movs	r2, #1
 800da10:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800da14:	6878      	ldr	r0, [r7, #4]
 800da16:	f7f4 f957 	bl	8001cc8 <HAL_SPI_ErrorCallback>
    return;
 800da1a:	e003      	b.n	800da24 <HAL_SPI_IRQHandler+0x38c>
    return;
 800da1c:	bf00      	nop
 800da1e:	e002      	b.n	800da26 <HAL_SPI_IRQHandler+0x38e>
    return;
 800da20:	bf00      	nop
 800da22:	e000      	b.n	800da26 <HAL_SPI_IRQHandler+0x38e>
    return;
 800da24:	bf00      	nop
  }
}
 800da26:	3728      	adds	r7, #40	@ 0x28
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}
 800da2c:	fffffc94 	.word	0xfffffc94
 800da30:	0800db2d 	.word	0x0800db2d

0800da34 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800da34:	b480      	push	{r7}
 800da36:	b083      	sub	sp, #12
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800da3c:	bf00      	nop
 800da3e:	370c      	adds	r7, #12
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr

0800da48 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800da48:	b480      	push	{r7}
 800da4a:	b083      	sub	sp, #12
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800da50:	bf00      	nop
 800da52:	370c      	adds	r7, #12
 800da54:	46bd      	mov	sp, r7
 800da56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5a:	4770      	bx	lr

0800da5c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800da5c:	b480      	push	{r7}
 800da5e:	b083      	sub	sp, #12
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800da64:	bf00      	nop
 800da66:	370c      	adds	r7, #12
 800da68:	46bd      	mov	sp, r7
 800da6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6e:	4770      	bx	lr

0800da70 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800da70:	b480      	push	{r7}
 800da72:	b083      	sub	sp, #12
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800da78:	bf00      	nop
 800da7a:	370c      	adds	r7, #12
 800da7c:	46bd      	mov	sp, r7
 800da7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da82:	4770      	bx	lr

0800da84 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b084      	sub	sp, #16
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da90:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800da98:	b2db      	uxtb	r3, r3
 800da9a:	2b07      	cmp	r3, #7
 800da9c:	d011      	beq.n	800dac2 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800daa2:	69db      	ldr	r3, [r3, #28]
 800daa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800daa8:	d103      	bne.n	800dab2 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 800daaa:	68f8      	ldr	r0, [r7, #12]
 800daac:	f7f4 f8f8 	bl	8001ca0 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800dab0:	e007      	b.n	800dac2 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	691a      	ldr	r2, [r3, #16]
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	f042 0208 	orr.w	r2, r2, #8
 800dac0:	611a      	str	r2, [r3, #16]
}
 800dac2:	bf00      	nop
 800dac4:	3710      	adds	r7, #16
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b084      	sub	sp, #16
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dad6:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f7ff ffbf 	bl	800da5c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800dade:	bf00      	nop
 800dae0:	3710      	adds	r7, #16
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}

0800dae6 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800dae6:	b580      	push	{r7, lr}
 800dae8:	b084      	sub	sp, #16
 800daea:	af00      	add	r7, sp, #0
 800daec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800daf2:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800daf4:	6878      	ldr	r0, [r7, #4]
 800daf6:	f7f8 ff8f 	bl	8006a18 <HAL_DMA_GetError>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b02      	cmp	r3, #2
 800dafe:	d011      	beq.n	800db24 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800db00:	68f8      	ldr	r0, [r7, #12]
 800db02:	f000 f82d 	bl	800db60 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800db0c:	f043 0210 	orr.w	r2, r3, #16
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	2201      	movs	r2, #1
 800db1a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800db1e:	68f8      	ldr	r0, [r7, #12]
 800db20:	f7f4 f8d2 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800db24:	bf00      	nop
 800db26:	3710      	adds	r7, #16
 800db28:	46bd      	mov	sp, r7
 800db2a:	bd80      	pop	{r7, pc}

0800db2c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	b084      	sub	sp, #16
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db38:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	2200      	movs	r2, #0
 800db3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	2200      	movs	r2, #0
 800db46:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2201      	movs	r2, #1
 800db4e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800db52:	68f8      	ldr	r0, [r7, #12]
 800db54:	f7f4 f8b8 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800db58:	bf00      	nop
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	695b      	ldr	r3, [r3, #20]
 800db6e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	699a      	ldr	r2, [r3, #24]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	f042 0208 	orr.w	r2, r2, #8
 800db7e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	699a      	ldr	r2, [r3, #24]
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f042 0210 	orr.w	r2, r2, #16
 800db8e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	681a      	ldr	r2, [r3, #0]
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f022 0201 	bic.w	r2, r2, #1
 800db9e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	6919      	ldr	r1, [r3, #16]
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681a      	ldr	r2, [r3, #0]
 800dbaa:	4b3c      	ldr	r3, [pc, #240]	@ (800dc9c <SPI_CloseTransfer+0x13c>)
 800dbac:	400b      	ands	r3, r1
 800dbae:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	689a      	ldr	r2, [r3, #8]
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800dbbe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dbc6:	b2db      	uxtb	r3, r3
 800dbc8:	2b04      	cmp	r3, #4
 800dbca:	d014      	beq.n	800dbf6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f003 0320 	and.w	r3, r3, #32
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d00f      	beq.n	800dbf6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dbdc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	699a      	ldr	r2, [r3, #24]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f042 0220 	orr.w	r2, r2, #32
 800dbf4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dbfc:	b2db      	uxtb	r3, r3
 800dbfe:	2b03      	cmp	r3, #3
 800dc00:	d014      	beq.n	800dc2c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d00f      	beq.n	800dc2c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dc12:	f043 0204 	orr.w	r2, r3, #4
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	699a      	ldr	r2, [r3, #24]
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dc2a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d00f      	beq.n	800dc56 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dc3c:	f043 0201 	orr.w	r2, r3, #1
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	699a      	ldr	r2, [r3, #24]
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dc54:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d00f      	beq.n	800dc80 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dc66:	f043 0208 	orr.w	r2, r3, #8
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	699a      	ldr	r2, [r3, #24]
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dc7e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2200      	movs	r2, #0
 800dc84:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800dc90:	bf00      	nop
 800dc92:	3714      	adds	r7, #20
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr
 800dc9c:	fffffc90 	.word	0xfffffc90

0800dca0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b085      	sub	sp, #20
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcac:	095b      	lsrs	r3, r3, #5
 800dcae:	3301      	adds	r3, #1
 800dcb0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	68db      	ldr	r3, [r3, #12]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800dcba:	68bb      	ldr	r3, [r7, #8]
 800dcbc:	3307      	adds	r3, #7
 800dcbe:	08db      	lsrs	r3, r3, #3
 800dcc0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	fb02 f303 	mul.w	r3, r2, r3
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3714      	adds	r7, #20
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr

0800dcd6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dcd6:	b580      	push	{r7, lr}
 800dcd8:	b082      	sub	sp, #8
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d101      	bne.n	800dce8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dce4:	2301      	movs	r3, #1
 800dce6:	e049      	b.n	800dd7c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dcee:	b2db      	uxtb	r3, r3
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d106      	bne.n	800dd02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f7f5 f853 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2202      	movs	r2, #2
 800dd06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681a      	ldr	r2, [r3, #0]
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	3304      	adds	r3, #4
 800dd12:	4619      	mov	r1, r3
 800dd14:	4610      	mov	r0, r2
 800dd16:	f000 fa67 	bl	800e1e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2201      	movs	r2, #1
 800dd26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2201      	movs	r2, #1
 800dd2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2201      	movs	r2, #1
 800dd36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2201      	movs	r2, #1
 800dd46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2201      	movs	r2, #1
 800dd56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	2201      	movs	r2, #1
 800dd5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	2201      	movs	r2, #1
 800dd66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2201      	movs	r2, #1
 800dd76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dd7a:	2300      	movs	r3, #0
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3708      	adds	r7, #8
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bd80      	pop	{r7, pc}

0800dd84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b084      	sub	sp, #16
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	68db      	ldr	r3, [r3, #12]
 800dd92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	691b      	ldr	r3, [r3, #16]
 800dd9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	f003 0302 	and.w	r3, r3, #2
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d020      	beq.n	800dde8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	f003 0302 	and.w	r3, r3, #2
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d01b      	beq.n	800dde8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f06f 0202 	mvn.w	r2, #2
 800ddb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2201      	movs	r2, #1
 800ddbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	699b      	ldr	r3, [r3, #24]
 800ddc6:	f003 0303 	and.w	r3, r3, #3
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d003      	beq.n	800ddd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ddce:	6878      	ldr	r0, [r7, #4]
 800ddd0:	f000 f9ec 	bl	800e1ac <HAL_TIM_IC_CaptureCallback>
 800ddd4:	e005      	b.n	800dde2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f000 f9de 	bl	800e198 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dddc:	6878      	ldr	r0, [r7, #4]
 800ddde:	f000 f9ef 	bl	800e1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	2200      	movs	r2, #0
 800dde6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	f003 0304 	and.w	r3, r3, #4
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d020      	beq.n	800de34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	f003 0304 	and.w	r3, r3, #4
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d01b      	beq.n	800de34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	f06f 0204 	mvn.w	r2, #4
 800de04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2202      	movs	r2, #2
 800de0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	699b      	ldr	r3, [r3, #24]
 800de12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de16:	2b00      	cmp	r3, #0
 800de18:	d003      	beq.n	800de22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f000 f9c6 	bl	800e1ac <HAL_TIM_IC_CaptureCallback>
 800de20:	e005      	b.n	800de2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de22:	6878      	ldr	r0, [r7, #4]
 800de24:	f000 f9b8 	bl	800e198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de28:	6878      	ldr	r0, [r7, #4]
 800de2a:	f000 f9c9 	bl	800e1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	2200      	movs	r2, #0
 800de32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800de34:	68bb      	ldr	r3, [r7, #8]
 800de36:	f003 0308 	and.w	r3, r3, #8
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d020      	beq.n	800de80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f003 0308 	and.w	r3, r3, #8
 800de44:	2b00      	cmp	r3, #0
 800de46:	d01b      	beq.n	800de80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	f06f 0208 	mvn.w	r2, #8
 800de50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2204      	movs	r2, #4
 800de56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	69db      	ldr	r3, [r3, #28]
 800de5e:	f003 0303 	and.w	r3, r3, #3
 800de62:	2b00      	cmp	r3, #0
 800de64:	d003      	beq.n	800de6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	f000 f9a0 	bl	800e1ac <HAL_TIM_IC_CaptureCallback>
 800de6c:	e005      	b.n	800de7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f000 f992 	bl	800e198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de74:	6878      	ldr	r0, [r7, #4]
 800de76:	f000 f9a3 	bl	800e1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2200      	movs	r2, #0
 800de7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800de80:	68bb      	ldr	r3, [r7, #8]
 800de82:	f003 0310 	and.w	r3, r3, #16
 800de86:	2b00      	cmp	r3, #0
 800de88:	d020      	beq.n	800decc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f003 0310 	and.w	r3, r3, #16
 800de90:	2b00      	cmp	r3, #0
 800de92:	d01b      	beq.n	800decc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	f06f 0210 	mvn.w	r2, #16
 800de9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	2208      	movs	r2, #8
 800dea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	69db      	ldr	r3, [r3, #28]
 800deaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d003      	beq.n	800deba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800deb2:	6878      	ldr	r0, [r7, #4]
 800deb4:	f000 f97a 	bl	800e1ac <HAL_TIM_IC_CaptureCallback>
 800deb8:	e005      	b.n	800dec6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 f96c 	bl	800e198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dec0:	6878      	ldr	r0, [r7, #4]
 800dec2:	f000 f97d 	bl	800e1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2200      	movs	r2, #0
 800deca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	f003 0301 	and.w	r3, r3, #1
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d00c      	beq.n	800def0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	f003 0301 	and.w	r3, r3, #1
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d007      	beq.n	800def0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	f06f 0201 	mvn.w	r2, #1
 800dee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	f000 f94a 	bl	800e184 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800def0:	68bb      	ldr	r3, [r7, #8]
 800def2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800def6:	2b00      	cmp	r3, #0
 800def8:	d104      	bne.n	800df04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800defa:	68bb      	ldr	r3, [r7, #8]
 800defc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800df00:	2b00      	cmp	r3, #0
 800df02:	d00c      	beq.n	800df1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d007      	beq.n	800df1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800df16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800df18:	6878      	ldr	r0, [r7, #4]
 800df1a:	f000 fb3b 	bl	800e594 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df24:	2b00      	cmp	r3, #0
 800df26:	d00c      	beq.n	800df42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d007      	beq.n	800df42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800df3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f000 fb33 	bl	800e5a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d00c      	beq.n	800df66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df52:	2b00      	cmp	r3, #0
 800df54:	d007      	beq.n	800df66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800df5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800df60:	6878      	ldr	r0, [r7, #4]
 800df62:	f000 f937 	bl	800e1d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	f003 0320 	and.w	r3, r3, #32
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d00c      	beq.n	800df8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f003 0320 	and.w	r3, r3, #32
 800df76:	2b00      	cmp	r3, #0
 800df78:	d007      	beq.n	800df8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	f06f 0220 	mvn.w	r2, #32
 800df82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f000 fafb 	bl	800e580 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800df8a:	bf00      	nop
 800df8c:	3710      	adds	r7, #16
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}
	...

0800df94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b084      	sub	sp, #16
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
 800df9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dfa8:	2b01      	cmp	r3, #1
 800dfaa:	d101      	bne.n	800dfb0 <HAL_TIM_ConfigClockSource+0x1c>
 800dfac:	2302      	movs	r3, #2
 800dfae:	e0dc      	b.n	800e16a <HAL_TIM_ConfigClockSource+0x1d6>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2201      	movs	r2, #1
 800dfb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	2202      	movs	r2, #2
 800dfbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	689b      	ldr	r3, [r3, #8]
 800dfc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dfc8:	68ba      	ldr	r2, [r7, #8]
 800dfca:	4b6a      	ldr	r3, [pc, #424]	@ (800e174 <HAL_TIM_ConfigClockSource+0x1e0>)
 800dfcc:	4013      	ands	r3, r2
 800dfce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dfd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	68ba      	ldr	r2, [r7, #8]
 800dfde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	4a64      	ldr	r2, [pc, #400]	@ (800e178 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	f000 80a9 	beq.w	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800dfec:	4a62      	ldr	r2, [pc, #392]	@ (800e178 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	f200 80ae 	bhi.w	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800dff4:	4a61      	ldr	r2, [pc, #388]	@ (800e17c <HAL_TIM_ConfigClockSource+0x1e8>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	f000 80a1 	beq.w	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800dffc:	4a5f      	ldr	r2, [pc, #380]	@ (800e17c <HAL_TIM_ConfigClockSource+0x1e8>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	f200 80a6 	bhi.w	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e004:	4a5e      	ldr	r2, [pc, #376]	@ (800e180 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e006:	4293      	cmp	r3, r2
 800e008:	f000 8099 	beq.w	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e00c:	4a5c      	ldr	r2, [pc, #368]	@ (800e180 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e00e:	4293      	cmp	r3, r2
 800e010:	f200 809e 	bhi.w	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e014:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e018:	f000 8091 	beq.w	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e01c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e020:	f200 8096 	bhi.w	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e024:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e028:	f000 8089 	beq.w	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e02c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e030:	f200 808e 	bhi.w	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e034:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e038:	d03e      	beq.n	800e0b8 <HAL_TIM_ConfigClockSource+0x124>
 800e03a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e03e:	f200 8087 	bhi.w	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e046:	f000 8086 	beq.w	800e156 <HAL_TIM_ConfigClockSource+0x1c2>
 800e04a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e04e:	d87f      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e050:	2b70      	cmp	r3, #112	@ 0x70
 800e052:	d01a      	beq.n	800e08a <HAL_TIM_ConfigClockSource+0xf6>
 800e054:	2b70      	cmp	r3, #112	@ 0x70
 800e056:	d87b      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e058:	2b60      	cmp	r3, #96	@ 0x60
 800e05a:	d050      	beq.n	800e0fe <HAL_TIM_ConfigClockSource+0x16a>
 800e05c:	2b60      	cmp	r3, #96	@ 0x60
 800e05e:	d877      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e060:	2b50      	cmp	r3, #80	@ 0x50
 800e062:	d03c      	beq.n	800e0de <HAL_TIM_ConfigClockSource+0x14a>
 800e064:	2b50      	cmp	r3, #80	@ 0x50
 800e066:	d873      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e068:	2b40      	cmp	r3, #64	@ 0x40
 800e06a:	d058      	beq.n	800e11e <HAL_TIM_ConfigClockSource+0x18a>
 800e06c:	2b40      	cmp	r3, #64	@ 0x40
 800e06e:	d86f      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e070:	2b30      	cmp	r3, #48	@ 0x30
 800e072:	d064      	beq.n	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e074:	2b30      	cmp	r3, #48	@ 0x30
 800e076:	d86b      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e078:	2b20      	cmp	r3, #32
 800e07a:	d060      	beq.n	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e07c:	2b20      	cmp	r3, #32
 800e07e:	d867      	bhi.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
 800e080:	2b00      	cmp	r3, #0
 800e082:	d05c      	beq.n	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e084:	2b10      	cmp	r3, #16
 800e086:	d05a      	beq.n	800e13e <HAL_TIM_ConfigClockSource+0x1aa>
 800e088:	e062      	b.n	800e150 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e09a:	f000 f9c3 	bl	800e424 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	689b      	ldr	r3, [r3, #8]
 800e0a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e0ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	68ba      	ldr	r2, [r7, #8]
 800e0b4:	609a      	str	r2, [r3, #8]
      break;
 800e0b6:	e04f      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e0c8:	f000 f9ac 	bl	800e424 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	689a      	ldr	r2, [r3, #8]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e0da:	609a      	str	r2, [r3, #8]
      break;
 800e0dc:	e03c      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0ea:	461a      	mov	r2, r3
 800e0ec:	f000 f91c 	bl	800e328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	2150      	movs	r1, #80	@ 0x50
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f000 f976 	bl	800e3e8 <TIM_ITRx_SetConfig>
      break;
 800e0fc:	e02c      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e10a:	461a      	mov	r2, r3
 800e10c:	f000 f93b 	bl	800e386 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	2160      	movs	r1, #96	@ 0x60
 800e116:	4618      	mov	r0, r3
 800e118:	f000 f966 	bl	800e3e8 <TIM_ITRx_SetConfig>
      break;
 800e11c:	e01c      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e12a:	461a      	mov	r2, r3
 800e12c:	f000 f8fc 	bl	800e328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	2140      	movs	r1, #64	@ 0x40
 800e136:	4618      	mov	r0, r3
 800e138:	f000 f956 	bl	800e3e8 <TIM_ITRx_SetConfig>
      break;
 800e13c:	e00c      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681a      	ldr	r2, [r3, #0]
 800e142:	683b      	ldr	r3, [r7, #0]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	4619      	mov	r1, r3
 800e148:	4610      	mov	r0, r2
 800e14a:	f000 f94d 	bl	800e3e8 <TIM_ITRx_SetConfig>
      break;
 800e14e:	e003      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e150:	2301      	movs	r3, #1
 800e152:	73fb      	strb	r3, [r7, #15]
      break;
 800e154:	e000      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e156:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2201      	movs	r2, #1
 800e15c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2200      	movs	r2, #0
 800e164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e168:	7bfb      	ldrb	r3, [r7, #15]
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}
 800e172:	bf00      	nop
 800e174:	ffceff88 	.word	0xffceff88
 800e178:	00100040 	.word	0x00100040
 800e17c:	00100030 	.word	0x00100030
 800e180:	00100020 	.word	0x00100020

0800e184 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e184:	b480      	push	{r7}
 800e186:	b083      	sub	sp, #12
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800e18c:	bf00      	nop
 800e18e:	370c      	adds	r7, #12
 800e190:	46bd      	mov	sp, r7
 800e192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e196:	4770      	bx	lr

0800e198 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e198:	b480      	push	{r7}
 800e19a:	b083      	sub	sp, #12
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e1a0:	bf00      	nop
 800e1a2:	370c      	adds	r7, #12
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr

0800e1ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b083      	sub	sp, #12
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e1b4:	bf00      	nop
 800e1b6:	370c      	adds	r7, #12
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1be:	4770      	bx	lr

0800e1c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b083      	sub	sp, #12
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e1c8:	bf00      	nop
 800e1ca:	370c      	adds	r7, #12
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d2:	4770      	bx	lr

0800e1d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b083      	sub	sp, #12
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e1dc:	bf00      	nop
 800e1de:	370c      	adds	r7, #12
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr

0800e1e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	4a43      	ldr	r2, [pc, #268]	@ (800e308 <TIM_Base_SetConfig+0x120>)
 800e1fc:	4293      	cmp	r3, r2
 800e1fe:	d013      	beq.n	800e228 <TIM_Base_SetConfig+0x40>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e206:	d00f      	beq.n	800e228 <TIM_Base_SetConfig+0x40>
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	4a40      	ldr	r2, [pc, #256]	@ (800e30c <TIM_Base_SetConfig+0x124>)
 800e20c:	4293      	cmp	r3, r2
 800e20e:	d00b      	beq.n	800e228 <TIM_Base_SetConfig+0x40>
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	4a3f      	ldr	r2, [pc, #252]	@ (800e310 <TIM_Base_SetConfig+0x128>)
 800e214:	4293      	cmp	r3, r2
 800e216:	d007      	beq.n	800e228 <TIM_Base_SetConfig+0x40>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	4a3e      	ldr	r2, [pc, #248]	@ (800e314 <TIM_Base_SetConfig+0x12c>)
 800e21c:	4293      	cmp	r3, r2
 800e21e:	d003      	beq.n	800e228 <TIM_Base_SetConfig+0x40>
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	4a3d      	ldr	r2, [pc, #244]	@ (800e318 <TIM_Base_SetConfig+0x130>)
 800e224:	4293      	cmp	r3, r2
 800e226:	d108      	bne.n	800e23a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e22e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	685b      	ldr	r3, [r3, #4]
 800e234:	68fa      	ldr	r2, [r7, #12]
 800e236:	4313      	orrs	r3, r2
 800e238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	4a32      	ldr	r2, [pc, #200]	@ (800e308 <TIM_Base_SetConfig+0x120>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d01f      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e248:	d01b      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	4a2f      	ldr	r2, [pc, #188]	@ (800e30c <TIM_Base_SetConfig+0x124>)
 800e24e:	4293      	cmp	r3, r2
 800e250:	d017      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	4a2e      	ldr	r2, [pc, #184]	@ (800e310 <TIM_Base_SetConfig+0x128>)
 800e256:	4293      	cmp	r3, r2
 800e258:	d013      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	4a2d      	ldr	r2, [pc, #180]	@ (800e314 <TIM_Base_SetConfig+0x12c>)
 800e25e:	4293      	cmp	r3, r2
 800e260:	d00f      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	4a2c      	ldr	r2, [pc, #176]	@ (800e318 <TIM_Base_SetConfig+0x130>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d00b      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	4a2b      	ldr	r2, [pc, #172]	@ (800e31c <TIM_Base_SetConfig+0x134>)
 800e26e:	4293      	cmp	r3, r2
 800e270:	d007      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	4a2a      	ldr	r2, [pc, #168]	@ (800e320 <TIM_Base_SetConfig+0x138>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d003      	beq.n	800e282 <TIM_Base_SetConfig+0x9a>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	4a29      	ldr	r2, [pc, #164]	@ (800e324 <TIM_Base_SetConfig+0x13c>)
 800e27e:	4293      	cmp	r3, r2
 800e280:	d108      	bne.n	800e294 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	68db      	ldr	r3, [r3, #12]
 800e28e:	68fa      	ldr	r2, [r7, #12]
 800e290:	4313      	orrs	r3, r2
 800e292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	695b      	ldr	r3, [r3, #20]
 800e29e:	4313      	orrs	r3, r2
 800e2a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	689a      	ldr	r2, [r3, #8]
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	681a      	ldr	r2, [r3, #0]
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	4a14      	ldr	r2, [pc, #80]	@ (800e308 <TIM_Base_SetConfig+0x120>)
 800e2b6:	4293      	cmp	r3, r2
 800e2b8:	d00f      	beq.n	800e2da <TIM_Base_SetConfig+0xf2>
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	4a16      	ldr	r2, [pc, #88]	@ (800e318 <TIM_Base_SetConfig+0x130>)
 800e2be:	4293      	cmp	r3, r2
 800e2c0:	d00b      	beq.n	800e2da <TIM_Base_SetConfig+0xf2>
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	4a15      	ldr	r2, [pc, #84]	@ (800e31c <TIM_Base_SetConfig+0x134>)
 800e2c6:	4293      	cmp	r3, r2
 800e2c8:	d007      	beq.n	800e2da <TIM_Base_SetConfig+0xf2>
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	4a14      	ldr	r2, [pc, #80]	@ (800e320 <TIM_Base_SetConfig+0x138>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d003      	beq.n	800e2da <TIM_Base_SetConfig+0xf2>
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	4a13      	ldr	r2, [pc, #76]	@ (800e324 <TIM_Base_SetConfig+0x13c>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d103      	bne.n	800e2e2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	691a      	ldr	r2, [r3, #16]
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	f043 0204 	orr.w	r2, r3, #4
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	2201      	movs	r2, #1
 800e2f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	68fa      	ldr	r2, [r7, #12]
 800e2f8:	601a      	str	r2, [r3, #0]
}
 800e2fa:	bf00      	nop
 800e2fc:	3714      	adds	r7, #20
 800e2fe:	46bd      	mov	sp, r7
 800e300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e304:	4770      	bx	lr
 800e306:	bf00      	nop
 800e308:	40010000 	.word	0x40010000
 800e30c:	40000400 	.word	0x40000400
 800e310:	40000800 	.word	0x40000800
 800e314:	40000c00 	.word	0x40000c00
 800e318:	40010400 	.word	0x40010400
 800e31c:	40014000 	.word	0x40014000
 800e320:	40014400 	.word	0x40014400
 800e324:	40014800 	.word	0x40014800

0800e328 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e328:	b480      	push	{r7}
 800e32a:	b087      	sub	sp, #28
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	60f8      	str	r0, [r7, #12]
 800e330:	60b9      	str	r1, [r7, #8]
 800e332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6a1b      	ldr	r3, [r3, #32]
 800e338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	6a1b      	ldr	r3, [r3, #32]
 800e33e:	f023 0201 	bic.w	r2, r3, #1
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	699b      	ldr	r3, [r3, #24]
 800e34a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e34c:	693b      	ldr	r3, [r7, #16]
 800e34e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	011b      	lsls	r3, r3, #4
 800e358:	693a      	ldr	r2, [r7, #16]
 800e35a:	4313      	orrs	r3, r2
 800e35c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e35e:	697b      	ldr	r3, [r7, #20]
 800e360:	f023 030a 	bic.w	r3, r3, #10
 800e364:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e366:	697a      	ldr	r2, [r7, #20]
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	4313      	orrs	r3, r2
 800e36c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	693a      	ldr	r2, [r7, #16]
 800e372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	697a      	ldr	r2, [r7, #20]
 800e378:	621a      	str	r2, [r3, #32]
}
 800e37a:	bf00      	nop
 800e37c:	371c      	adds	r7, #28
 800e37e:	46bd      	mov	sp, r7
 800e380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e384:	4770      	bx	lr

0800e386 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e386:	b480      	push	{r7}
 800e388:	b087      	sub	sp, #28
 800e38a:	af00      	add	r7, sp, #0
 800e38c:	60f8      	str	r0, [r7, #12]
 800e38e:	60b9      	str	r1, [r7, #8]
 800e390:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	6a1b      	ldr	r3, [r3, #32]
 800e396:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	6a1b      	ldr	r3, [r3, #32]
 800e39c:	f023 0210 	bic.w	r2, r3, #16
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	699b      	ldr	r3, [r3, #24]
 800e3a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e3aa:	693b      	ldr	r3, [r7, #16]
 800e3ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e3b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	031b      	lsls	r3, r3, #12
 800e3b6:	693a      	ldr	r2, [r7, #16]
 800e3b8:	4313      	orrs	r3, r2
 800e3ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e3bc:	697b      	ldr	r3, [r7, #20]
 800e3be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e3c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	011b      	lsls	r3, r3, #4
 800e3c8:	697a      	ldr	r2, [r7, #20]
 800e3ca:	4313      	orrs	r3, r2
 800e3cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	693a      	ldr	r2, [r7, #16]
 800e3d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	697a      	ldr	r2, [r7, #20]
 800e3d8:	621a      	str	r2, [r3, #32]
}
 800e3da:	bf00      	nop
 800e3dc:	371c      	adds	r7, #28
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e4:	4770      	bx	lr
	...

0800e3e8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b085      	sub	sp, #20
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	689b      	ldr	r3, [r3, #8]
 800e3f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e3f8:	68fa      	ldr	r2, [r7, #12]
 800e3fa:	4b09      	ldr	r3, [pc, #36]	@ (800e420 <TIM_ITRx_SetConfig+0x38>)
 800e3fc:	4013      	ands	r3, r2
 800e3fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e400:	683a      	ldr	r2, [r7, #0]
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	4313      	orrs	r3, r2
 800e406:	f043 0307 	orr.w	r3, r3, #7
 800e40a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	68fa      	ldr	r2, [r7, #12]
 800e410:	609a      	str	r2, [r3, #8]
}
 800e412:	bf00      	nop
 800e414:	3714      	adds	r7, #20
 800e416:	46bd      	mov	sp, r7
 800e418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41c:	4770      	bx	lr
 800e41e:	bf00      	nop
 800e420:	ffcfff8f 	.word	0xffcfff8f

0800e424 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e424:	b480      	push	{r7}
 800e426:	b087      	sub	sp, #28
 800e428:	af00      	add	r7, sp, #0
 800e42a:	60f8      	str	r0, [r7, #12]
 800e42c:	60b9      	str	r1, [r7, #8]
 800e42e:	607a      	str	r2, [r7, #4]
 800e430:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	689b      	ldr	r3, [r3, #8]
 800e436:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e438:	697b      	ldr	r3, [r7, #20]
 800e43a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e43e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	021a      	lsls	r2, r3, #8
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	431a      	orrs	r2, r3
 800e448:	68bb      	ldr	r3, [r7, #8]
 800e44a:	4313      	orrs	r3, r2
 800e44c:	697a      	ldr	r2, [r7, #20]
 800e44e:	4313      	orrs	r3, r2
 800e450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	697a      	ldr	r2, [r7, #20]
 800e456:	609a      	str	r2, [r3, #8]
}
 800e458:	bf00      	nop
 800e45a:	371c      	adds	r7, #28
 800e45c:	46bd      	mov	sp, r7
 800e45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e462:	4770      	bx	lr

0800e464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e464:	b480      	push	{r7}
 800e466:	b085      	sub	sp, #20
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
 800e46c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e474:	2b01      	cmp	r3, #1
 800e476:	d101      	bne.n	800e47c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e478:	2302      	movs	r3, #2
 800e47a:	e06d      	b.n	800e558 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	2201      	movs	r2, #1
 800e480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2202      	movs	r2, #2
 800e488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	685b      	ldr	r3, [r3, #4]
 800e492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	689b      	ldr	r3, [r3, #8]
 800e49a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	4a30      	ldr	r2, [pc, #192]	@ (800e564 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e4a2:	4293      	cmp	r3, r2
 800e4a4:	d004      	beq.n	800e4b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	4a2f      	ldr	r2, [pc, #188]	@ (800e568 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e4ac:	4293      	cmp	r3, r2
 800e4ae:	d108      	bne.n	800e4c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e4b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	685b      	ldr	r3, [r3, #4]
 800e4bc:	68fa      	ldr	r2, [r7, #12]
 800e4be:	4313      	orrs	r3, r2
 800e4c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	68fa      	ldr	r2, [r7, #12]
 800e4d0:	4313      	orrs	r3, r2
 800e4d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	68fa      	ldr	r2, [r7, #12]
 800e4da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	4a20      	ldr	r2, [pc, #128]	@ (800e564 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e4e2:	4293      	cmp	r3, r2
 800e4e4:	d022      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e4ee:	d01d      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	4a1d      	ldr	r2, [pc, #116]	@ (800e56c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e4f6:	4293      	cmp	r3, r2
 800e4f8:	d018      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	4a1c      	ldr	r2, [pc, #112]	@ (800e570 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e500:	4293      	cmp	r3, r2
 800e502:	d013      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	4a1a      	ldr	r2, [pc, #104]	@ (800e574 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	d00e      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	4a15      	ldr	r2, [pc, #84]	@ (800e568 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e514:	4293      	cmp	r3, r2
 800e516:	d009      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	4a16      	ldr	r2, [pc, #88]	@ (800e578 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e51e:	4293      	cmp	r3, r2
 800e520:	d004      	beq.n	800e52c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	4a15      	ldr	r2, [pc, #84]	@ (800e57c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e528:	4293      	cmp	r3, r2
 800e52a:	d10c      	bne.n	800e546 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e52c:	68bb      	ldr	r3, [r7, #8]
 800e52e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e532:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	689b      	ldr	r3, [r3, #8]
 800e538:	68ba      	ldr	r2, [r7, #8]
 800e53a:	4313      	orrs	r3, r2
 800e53c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	68ba      	ldr	r2, [r7, #8]
 800e544:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2201      	movs	r2, #1
 800e54a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2200      	movs	r2, #0
 800e552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e556:	2300      	movs	r3, #0
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3714      	adds	r7, #20
 800e55c:	46bd      	mov	sp, r7
 800e55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e562:	4770      	bx	lr
 800e564:	40010000 	.word	0x40010000
 800e568:	40010400 	.word	0x40010400
 800e56c:	40000400 	.word	0x40000400
 800e570:	40000800 	.word	0x40000800
 800e574:	40000c00 	.word	0x40000c00
 800e578:	40001800 	.word	0x40001800
 800e57c:	40014000 	.word	0x40014000

0800e580 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e580:	b480      	push	{r7}
 800e582:	b083      	sub	sp, #12
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e588:	bf00      	nop
 800e58a:	370c      	adds	r7, #12
 800e58c:	46bd      	mov	sp, r7
 800e58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e592:	4770      	bx	lr

0800e594 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e594:	b480      	push	{r7}
 800e596:	b083      	sub	sp, #12
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e59c:	bf00      	nop
 800e59e:	370c      	adds	r7, #12
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a6:	4770      	bx	lr

0800e5a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e5a8:	b480      	push	{r7}
 800e5aa:	b083      	sub	sp, #12
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e5b0:	bf00      	nop
 800e5b2:	370c      	adds	r7, #12
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ba:	4770      	bx	lr

0800e5bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b082      	sub	sp, #8
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d101      	bne.n	800e5ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	e042      	b.n	800e654 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d106      	bne.n	800e5e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	2200      	movs	r2, #0
 800e5dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f7f5 fc6b 	bl	8003ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2224      	movs	r2, #36	@ 0x24
 800e5ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	681a      	ldr	r2, [r3, #0]
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	f022 0201 	bic.w	r2, r2, #1
 800e5fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e602:	2b00      	cmp	r3, #0
 800e604:	d002      	beq.n	800e60c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f001 fa1c 	bl	800fa44 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f000 fcb1 	bl	800ef74 <UART_SetConfig>
 800e612:	4603      	mov	r3, r0
 800e614:	2b01      	cmp	r3, #1
 800e616:	d101      	bne.n	800e61c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e618:	2301      	movs	r3, #1
 800e61a:	e01b      	b.n	800e654 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	685a      	ldr	r2, [r3, #4]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e62a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	689a      	ldr	r2, [r3, #8]
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e63a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	681a      	ldr	r2, [r3, #0]
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	f042 0201 	orr.w	r2, r2, #1
 800e64a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f001 fa9b 	bl	800fb88 <UART_CheckIdleState>
 800e652:	4603      	mov	r3, r0
}
 800e654:	4618      	mov	r0, r3
 800e656:	3708      	adds	r7, #8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b08a      	sub	sp, #40	@ 0x28
 800e660:	af02      	add	r7, sp, #8
 800e662:	60f8      	str	r0, [r7, #12]
 800e664:	60b9      	str	r1, [r7, #8]
 800e666:	603b      	str	r3, [r7, #0]
 800e668:	4613      	mov	r3, r2
 800e66a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e672:	2b20      	cmp	r3, #32
 800e674:	d17b      	bne.n	800e76e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e676:	68bb      	ldr	r3, [r7, #8]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d002      	beq.n	800e682 <HAL_UART_Transmit+0x26>
 800e67c:	88fb      	ldrh	r3, [r7, #6]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d101      	bne.n	800e686 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e682:	2301      	movs	r3, #1
 800e684:	e074      	b.n	800e770 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2200      	movs	r2, #0
 800e68a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	2221      	movs	r2, #33	@ 0x21
 800e692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e696:	f7f5 fd99 	bl	80041cc <HAL_GetTick>
 800e69a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	88fa      	ldrh	r2, [r7, #6]
 800e6a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	88fa      	ldrh	r2, [r7, #6]
 800e6a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	689b      	ldr	r3, [r3, #8]
 800e6b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6b4:	d108      	bne.n	800e6c8 <HAL_UART_Transmit+0x6c>
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	691b      	ldr	r3, [r3, #16]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d104      	bne.n	800e6c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e6c2:	68bb      	ldr	r3, [r7, #8]
 800e6c4:	61bb      	str	r3, [r7, #24]
 800e6c6:	e003      	b.n	800e6d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e6d0:	e030      	b.n	800e734 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	9300      	str	r3, [sp, #0]
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	2200      	movs	r2, #0
 800e6da:	2180      	movs	r1, #128	@ 0x80
 800e6dc:	68f8      	ldr	r0, [r7, #12]
 800e6de:	f001 fafd 	bl	800fcdc <UART_WaitOnFlagUntilTimeout>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d005      	beq.n	800e6f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	2220      	movs	r2, #32
 800e6ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e6f0:	2303      	movs	r3, #3
 800e6f2:	e03d      	b.n	800e770 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e6f4:	69fb      	ldr	r3, [r7, #28]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d10b      	bne.n	800e712 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e6fa:	69bb      	ldr	r3, [r7, #24]
 800e6fc:	881b      	ldrh	r3, [r3, #0]
 800e6fe:	461a      	mov	r2, r3
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e708:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e70a:	69bb      	ldr	r3, [r7, #24]
 800e70c:	3302      	adds	r3, #2
 800e70e:	61bb      	str	r3, [r7, #24]
 800e710:	e007      	b.n	800e722 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e712:	69fb      	ldr	r3, [r7, #28]
 800e714:	781a      	ldrb	r2, [r3, #0]
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e71c:	69fb      	ldr	r3, [r7, #28]
 800e71e:	3301      	adds	r3, #1
 800e720:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e728:	b29b      	uxth	r3, r3
 800e72a:	3b01      	subs	r3, #1
 800e72c:	b29a      	uxth	r2, r3
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e73a:	b29b      	uxth	r3, r3
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d1c8      	bne.n	800e6d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	9300      	str	r3, [sp, #0]
 800e744:	697b      	ldr	r3, [r7, #20]
 800e746:	2200      	movs	r2, #0
 800e748:	2140      	movs	r1, #64	@ 0x40
 800e74a:	68f8      	ldr	r0, [r7, #12]
 800e74c:	f001 fac6 	bl	800fcdc <UART_WaitOnFlagUntilTimeout>
 800e750:	4603      	mov	r3, r0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d005      	beq.n	800e762 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2220      	movs	r2, #32
 800e75a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e75e:	2303      	movs	r3, #3
 800e760:	e006      	b.n	800e770 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	2220      	movs	r2, #32
 800e766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e76a:	2300      	movs	r3, #0
 800e76c:	e000      	b.n	800e770 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e76e:	2302      	movs	r3, #2
  }
}
 800e770:	4618      	mov	r0, r3
 800e772:	3720      	adds	r7, #32
 800e774:	46bd      	mov	sp, r7
 800e776:	bd80      	pop	{r7, pc}

0800e778 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b0ba      	sub	sp, #232	@ 0xe8
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	69db      	ldr	r3, [r3, #28]
 800e786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	689b      	ldr	r3, [r3, #8]
 800e79a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e79e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e7a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e7a6:	4013      	ands	r3, r2
 800e7a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e7ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d11b      	bne.n	800e7ec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e7b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7b8:	f003 0320 	and.w	r3, r3, #32
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d015      	beq.n	800e7ec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e7c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7c4:	f003 0320 	and.w	r3, r3, #32
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d105      	bne.n	800e7d8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e7cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e7d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d009      	beq.n	800e7ec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	f000 8393 	beq.w	800ef08 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e7e6:	6878      	ldr	r0, [r7, #4]
 800e7e8:	4798      	blx	r3
      }
      return;
 800e7ea:	e38d      	b.n	800ef08 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e7ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	f000 8123 	beq.w	800ea3c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e7f6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e7fa:	4b8d      	ldr	r3, [pc, #564]	@ (800ea30 <HAL_UART_IRQHandler+0x2b8>)
 800e7fc:	4013      	ands	r3, r2
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d106      	bne.n	800e810 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e802:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e806:	4b8b      	ldr	r3, [pc, #556]	@ (800ea34 <HAL_UART_IRQHandler+0x2bc>)
 800e808:	4013      	ands	r3, r2
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	f000 8116 	beq.w	800ea3c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e814:	f003 0301 	and.w	r3, r3, #1
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d011      	beq.n	800e840 <HAL_UART_IRQHandler+0xc8>
 800e81c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e824:	2b00      	cmp	r3, #0
 800e826:	d00b      	beq.n	800e840 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	2201      	movs	r2, #1
 800e82e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e836:	f043 0201 	orr.w	r2, r3, #1
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e844:	f003 0302 	and.w	r3, r3, #2
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d011      	beq.n	800e870 <HAL_UART_IRQHandler+0xf8>
 800e84c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e850:	f003 0301 	and.w	r3, r3, #1
 800e854:	2b00      	cmp	r3, #0
 800e856:	d00b      	beq.n	800e870 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	2202      	movs	r2, #2
 800e85e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e866:	f043 0204 	orr.w	r2, r3, #4
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e874:	f003 0304 	and.w	r3, r3, #4
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d011      	beq.n	800e8a0 <HAL_UART_IRQHandler+0x128>
 800e87c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e880:	f003 0301 	and.w	r3, r3, #1
 800e884:	2b00      	cmp	r3, #0
 800e886:	d00b      	beq.n	800e8a0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	2204      	movs	r2, #4
 800e88e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e896:	f043 0202 	orr.w	r2, r3, #2
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e8a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e8a4:	f003 0308 	and.w	r3, r3, #8
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d017      	beq.n	800e8dc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e8ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8b0:	f003 0320 	and.w	r3, r3, #32
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d105      	bne.n	800e8c4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e8b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e8bc:	4b5c      	ldr	r3, [pc, #368]	@ (800ea30 <HAL_UART_IRQHandler+0x2b8>)
 800e8be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d00b      	beq.n	800e8dc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	2208      	movs	r2, #8
 800e8ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8d2:	f043 0208 	orr.w	r2, r3, #8
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e8dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e8e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d012      	beq.n	800e90e <HAL_UART_IRQHandler+0x196>
 800e8e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d00c      	beq.n	800e90e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e8fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e904:	f043 0220 	orr.w	r2, r3, #32
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e914:	2b00      	cmp	r3, #0
 800e916:	f000 82f9 	beq.w	800ef0c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e91a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e91e:	f003 0320 	and.w	r3, r3, #32
 800e922:	2b00      	cmp	r3, #0
 800e924:	d013      	beq.n	800e94e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e926:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e92a:	f003 0320 	and.w	r3, r3, #32
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d105      	bne.n	800e93e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e932:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d007      	beq.n	800e94e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e942:	2b00      	cmp	r3, #0
 800e944:	d003      	beq.n	800e94e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e94a:	6878      	ldr	r0, [r7, #4]
 800e94c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e954:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	689b      	ldr	r3, [r3, #8]
 800e95e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e962:	2b40      	cmp	r3, #64	@ 0x40
 800e964:	d005      	beq.n	800e972 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e96a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d054      	beq.n	800ea1c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e972:	6878      	ldr	r0, [r7, #4]
 800e974:	f001 fb08 	bl	800ff88 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	689b      	ldr	r3, [r3, #8]
 800e97e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e982:	2b40      	cmp	r3, #64	@ 0x40
 800e984:	d146      	bne.n	800ea14 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	3308      	adds	r3, #8
 800e98c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e990:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e994:	e853 3f00 	ldrex	r3, [r3]
 800e998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e99c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e9a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	3308      	adds	r3, #8
 800e9ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e9b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e9b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e9be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e9c2:	e841 2300 	strex	r3, r2, [r1]
 800e9c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e9ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d1d9      	bne.n	800e986 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d017      	beq.n	800ea0c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9e2:	4a15      	ldr	r2, [pc, #84]	@ (800ea38 <HAL_UART_IRQHandler+0x2c0>)
 800e9e4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f7f6 fe95 	bl	800571c <HAL_DMA_Abort_IT>
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d019      	beq.n	800ea2c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea00:	687a      	ldr	r2, [r7, #4]
 800ea02:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ea06:	4610      	mov	r0, r2
 800ea08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ea0a:	e00f      	b.n	800ea2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ea0c:	6878      	ldr	r0, [r7, #4]
 800ea0e:	f000 faa7 	bl	800ef60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ea12:	e00b      	b.n	800ea2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f000 faa3 	bl	800ef60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ea1a:	e007      	b.n	800ea2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ea1c:	6878      	ldr	r0, [r7, #4]
 800ea1e:	f000 fa9f 	bl	800ef60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	2200      	movs	r2, #0
 800ea26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ea2a:	e26f      	b.n	800ef0c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ea2c:	bf00      	nop
    return;
 800ea2e:	e26d      	b.n	800ef0c <HAL_UART_IRQHandler+0x794>
 800ea30:	10000001 	.word	0x10000001
 800ea34:	04000120 	.word	0x04000120
 800ea38:	0801023b 	.word	0x0801023b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea40:	2b01      	cmp	r3, #1
 800ea42:	f040 8203 	bne.w	800ee4c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ea46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea4a:	f003 0310 	and.w	r3, r3, #16
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	f000 81fc 	beq.w	800ee4c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ea54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea58:	f003 0310 	and.w	r3, r3, #16
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	f000 81f5 	beq.w	800ee4c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	2210      	movs	r2, #16
 800ea68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	689b      	ldr	r3, [r3, #8]
 800ea70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea74:	2b40      	cmp	r3, #64	@ 0x40
 800ea76:	f040 816d 	bne.w	800ed54 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	4aa4      	ldr	r2, [pc, #656]	@ (800ed14 <HAL_UART_IRQHandler+0x59c>)
 800ea84:	4293      	cmp	r3, r2
 800ea86:	d068      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4aa1      	ldr	r2, [pc, #644]	@ (800ed18 <HAL_UART_IRQHandler+0x5a0>)
 800ea92:	4293      	cmp	r3, r2
 800ea94:	d061      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	4a9f      	ldr	r2, [pc, #636]	@ (800ed1c <HAL_UART_IRQHandler+0x5a4>)
 800eaa0:	4293      	cmp	r3, r2
 800eaa2:	d05a      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	4a9c      	ldr	r2, [pc, #624]	@ (800ed20 <HAL_UART_IRQHandler+0x5a8>)
 800eaae:	4293      	cmp	r3, r2
 800eab0:	d053      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	4a9a      	ldr	r2, [pc, #616]	@ (800ed24 <HAL_UART_IRQHandler+0x5ac>)
 800eabc:	4293      	cmp	r3, r2
 800eabe:	d04c      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a97      	ldr	r2, [pc, #604]	@ (800ed28 <HAL_UART_IRQHandler+0x5b0>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d045      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	4a95      	ldr	r2, [pc, #596]	@ (800ed2c <HAL_UART_IRQHandler+0x5b4>)
 800ead8:	4293      	cmp	r3, r2
 800eada:	d03e      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	4a92      	ldr	r2, [pc, #584]	@ (800ed30 <HAL_UART_IRQHandler+0x5b8>)
 800eae6:	4293      	cmp	r3, r2
 800eae8:	d037      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	4a90      	ldr	r2, [pc, #576]	@ (800ed34 <HAL_UART_IRQHandler+0x5bc>)
 800eaf4:	4293      	cmp	r3, r2
 800eaf6:	d030      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a8d      	ldr	r2, [pc, #564]	@ (800ed38 <HAL_UART_IRQHandler+0x5c0>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d029      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	4a8b      	ldr	r2, [pc, #556]	@ (800ed3c <HAL_UART_IRQHandler+0x5c4>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d022      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	4a88      	ldr	r2, [pc, #544]	@ (800ed40 <HAL_UART_IRQHandler+0x5c8>)
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d01b      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	4a86      	ldr	r2, [pc, #536]	@ (800ed44 <HAL_UART_IRQHandler+0x5cc>)
 800eb2c:	4293      	cmp	r3, r2
 800eb2e:	d014      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	4a83      	ldr	r2, [pc, #524]	@ (800ed48 <HAL_UART_IRQHandler+0x5d0>)
 800eb3a:	4293      	cmp	r3, r2
 800eb3c:	d00d      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	4a81      	ldr	r2, [pc, #516]	@ (800ed4c <HAL_UART_IRQHandler+0x5d4>)
 800eb48:	4293      	cmp	r3, r2
 800eb4a:	d006      	beq.n	800eb5a <HAL_UART_IRQHandler+0x3e2>
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4a7e      	ldr	r2, [pc, #504]	@ (800ed50 <HAL_UART_IRQHandler+0x5d8>)
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d106      	bne.n	800eb68 <HAL_UART_IRQHandler+0x3f0>
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	685b      	ldr	r3, [r3, #4]
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	e005      	b.n	800eb74 <HAL_UART_IRQHandler+0x3fc>
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	685b      	ldr	r3, [r3, #4]
 800eb72:	b29b      	uxth	r3, r3
 800eb74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800eb78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	f000 80ad 	beq.w	800ecdc <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eb88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800eb8c:	429a      	cmp	r2, r3
 800eb8e:	f080 80a5 	bcs.w	800ecdc <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800eb98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eba2:	69db      	ldr	r3, [r3, #28]
 800eba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eba8:	f000 8087 	beq.w	800ecba <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ebb8:	e853 3f00 	ldrex	r3, [r3]
 800ebbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ebc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ebc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ebc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	461a      	mov	r2, r3
 800ebd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ebd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ebda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ebe2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ebe6:	e841 2300 	strex	r3, r2, [r1]
 800ebea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ebee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d1da      	bne.n	800ebac <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	3308      	adds	r3, #8
 800ebfc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ec00:	e853 3f00 	ldrex	r3, [r3]
 800ec04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ec06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ec08:	f023 0301 	bic.w	r3, r3, #1
 800ec0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	3308      	adds	r3, #8
 800ec16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ec1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ec1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ec22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ec26:	e841 2300 	strex	r3, r2, [r1]
 800ec2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ec2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d1e1      	bne.n	800ebf6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	3308      	adds	r3, #8
 800ec38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ec3c:	e853 3f00 	ldrex	r3, [r3]
 800ec40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ec42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ec44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	3308      	adds	r3, #8
 800ec52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ec56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ec58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ec5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ec5e:	e841 2300 	strex	r3, r2, [r1]
 800ec62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ec64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d1e3      	bne.n	800ec32 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2220      	movs	r2, #32
 800ec6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	2200      	movs	r2, #0
 800ec76:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ec80:	e853 3f00 	ldrex	r3, [r3]
 800ec84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ec86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec88:	f023 0310 	bic.w	r3, r3, #16
 800ec8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	461a      	mov	r2, r3
 800ec96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ec9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eca0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eca2:	e841 2300 	strex	r3, r2, [r1]
 800eca6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800eca8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d1e4      	bne.n	800ec78 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f7f6 fa13 	bl	80050e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	2202      	movs	r2, #2
 800ecbe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eccc:	b29b      	uxth	r3, r3
 800ecce:	1ad3      	subs	r3, r2, r3
 800ecd0:	b29b      	uxth	r3, r3
 800ecd2:	4619      	mov	r1, r3
 800ecd4:	6878      	ldr	r0, [r7, #4]
 800ecd6:	f7f2 fa41 	bl	800115c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ecda:	e119      	b.n	800ef10 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ece2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ece6:	429a      	cmp	r2, r3
 800ece8:	f040 8112 	bne.w	800ef10 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecf2:	69db      	ldr	r3, [r3, #28]
 800ecf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ecf8:	f040 810a 	bne.w	800ef10 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2202      	movs	r2, #2
 800ed00:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ed08:	4619      	mov	r1, r3
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f7f2 fa26 	bl	800115c <HAL_UARTEx_RxEventCallback>
      return;
 800ed10:	e0fe      	b.n	800ef10 <HAL_UART_IRQHandler+0x798>
 800ed12:	bf00      	nop
 800ed14:	40020010 	.word	0x40020010
 800ed18:	40020028 	.word	0x40020028
 800ed1c:	40020040 	.word	0x40020040
 800ed20:	40020058 	.word	0x40020058
 800ed24:	40020070 	.word	0x40020070
 800ed28:	40020088 	.word	0x40020088
 800ed2c:	400200a0 	.word	0x400200a0
 800ed30:	400200b8 	.word	0x400200b8
 800ed34:	40020410 	.word	0x40020410
 800ed38:	40020428 	.word	0x40020428
 800ed3c:	40020440 	.word	0x40020440
 800ed40:	40020458 	.word	0x40020458
 800ed44:	40020470 	.word	0x40020470
 800ed48:	40020488 	.word	0x40020488
 800ed4c:	400204a0 	.word	0x400204a0
 800ed50:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ed60:	b29b      	uxth	r3, r3
 800ed62:	1ad3      	subs	r3, r2, r3
 800ed64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ed6e:	b29b      	uxth	r3, r3
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	f000 80cf 	beq.w	800ef14 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800ed76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	f000 80ca 	beq.w	800ef14 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed88:	e853 3f00 	ldrex	r3, [r3]
 800ed8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ed8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ed94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	461a      	mov	r2, r3
 800ed9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800eda2:	647b      	str	r3, [r7, #68]	@ 0x44
 800eda4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eda8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800edaa:	e841 2300 	strex	r3, r2, [r1]
 800edae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800edb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d1e4      	bne.n	800ed80 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	3308      	adds	r3, #8
 800edbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edc0:	e853 3f00 	ldrex	r3, [r3]
 800edc4:	623b      	str	r3, [r7, #32]
   return(result);
 800edc6:	6a3a      	ldr	r2, [r7, #32]
 800edc8:	4b55      	ldr	r3, [pc, #340]	@ (800ef20 <HAL_UART_IRQHandler+0x7a8>)
 800edca:	4013      	ands	r3, r2
 800edcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	3308      	adds	r3, #8
 800edd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800edda:	633a      	str	r2, [r7, #48]	@ 0x30
 800eddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ede0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ede2:	e841 2300 	strex	r3, r2, [r1]
 800ede6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ede8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edea:	2b00      	cmp	r3, #0
 800edec:	d1e3      	bne.n	800edb6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	2220      	movs	r2, #32
 800edf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	2200      	movs	r2, #0
 800edfa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	2200      	movs	r2, #0
 800ee00:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	e853 3f00 	ldrex	r3, [r3]
 800ee0e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	f023 0310 	bic.w	r3, r3, #16
 800ee16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	461a      	mov	r2, r3
 800ee20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ee24:	61fb      	str	r3, [r7, #28]
 800ee26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee28:	69b9      	ldr	r1, [r7, #24]
 800ee2a:	69fa      	ldr	r2, [r7, #28]
 800ee2c:	e841 2300 	strex	r3, r2, [r1]
 800ee30:	617b      	str	r3, [r7, #20]
   return(result);
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d1e4      	bne.n	800ee02 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2202      	movs	r2, #2
 800ee3c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ee3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ee42:	4619      	mov	r1, r3
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f7f2 f989 	bl	800115c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ee4a:	e063      	b.n	800ef14 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ee4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d00e      	beq.n	800ee76 <HAL_UART_IRQHandler+0x6fe>
 800ee58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ee5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d008      	beq.n	800ee76 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ee6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	f001 fa20 	bl	80102b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ee74:	e051      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ee76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d014      	beq.n	800eeac <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ee82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d105      	bne.n	800ee9a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ee8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ee92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d008      	beq.n	800eeac <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d03a      	beq.n	800ef18 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eea6:	6878      	ldr	r0, [r7, #4]
 800eea8:	4798      	blx	r3
    }
    return;
 800eeaa:	e035      	b.n	800ef18 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800eeac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eeb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d009      	beq.n	800eecc <HAL_UART_IRQHandler+0x754>
 800eeb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d003      	beq.n	800eecc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f001 f9ca 	bl	801025e <UART_EndTransmit_IT>
    return;
 800eeca:	e026      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800eecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eed0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d009      	beq.n	800eeec <HAL_UART_IRQHandler+0x774>
 800eed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eedc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d003      	beq.n	800eeec <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f001 f9f9 	bl	80102dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800eeea:	e016      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800eeec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eef0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d010      	beq.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
 800eef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	da0c      	bge.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f001 f9e1 	bl	80102c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ef06:	e008      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
      return;
 800ef08:	bf00      	nop
 800ef0a:	e006      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
    return;
 800ef0c:	bf00      	nop
 800ef0e:	e004      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
      return;
 800ef10:	bf00      	nop
 800ef12:	e002      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
      return;
 800ef14:	bf00      	nop
 800ef16:	e000      	b.n	800ef1a <HAL_UART_IRQHandler+0x7a2>
    return;
 800ef18:	bf00      	nop
  }
}
 800ef1a:	37e8      	adds	r7, #232	@ 0xe8
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	effffffe 	.word	0xeffffffe

0800ef24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ef24:	b480      	push	{r7}
 800ef26:	b083      	sub	sp, #12
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ef2c:	bf00      	nop
 800ef2e:	370c      	adds	r7, #12
 800ef30:	46bd      	mov	sp, r7
 800ef32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef36:	4770      	bx	lr

0800ef38 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ef40:	bf00      	nop
 800ef42:	370c      	adds	r7, #12
 800ef44:	46bd      	mov	sp, r7
 800ef46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4a:	4770      	bx	lr

0800ef4c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b083      	sub	sp, #12
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ef54:	bf00      	nop
 800ef56:	370c      	adds	r7, #12
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5e:	4770      	bx	lr

0800ef60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ef60:	b480      	push	{r7}
 800ef62:	b083      	sub	sp, #12
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ef68:	bf00      	nop
 800ef6a:	370c      	adds	r7, #12
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef72:	4770      	bx	lr

0800ef74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ef74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ef78:	b092      	sub	sp, #72	@ 0x48
 800ef7a:	af00      	add	r7, sp, #0
 800ef7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	689a      	ldr	r2, [r3, #8]
 800ef88:	697b      	ldr	r3, [r7, #20]
 800ef8a:	691b      	ldr	r3, [r3, #16]
 800ef8c:	431a      	orrs	r2, r3
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	695b      	ldr	r3, [r3, #20]
 800ef92:	431a      	orrs	r2, r3
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	69db      	ldr	r3, [r3, #28]
 800ef98:	4313      	orrs	r3, r2
 800ef9a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ef9c:	697b      	ldr	r3, [r7, #20]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	681a      	ldr	r2, [r3, #0]
 800efa2:	4bbe      	ldr	r3, [pc, #760]	@ (800f29c <UART_SetConfig+0x328>)
 800efa4:	4013      	ands	r3, r2
 800efa6:	697a      	ldr	r2, [r7, #20]
 800efa8:	6812      	ldr	r2, [r2, #0]
 800efaa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800efac:	430b      	orrs	r3, r1
 800efae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800efb0:	697b      	ldr	r3, [r7, #20]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	685b      	ldr	r3, [r3, #4]
 800efb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	68da      	ldr	r2, [r3, #12]
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	430a      	orrs	r2, r1
 800efc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800efc6:	697b      	ldr	r3, [r7, #20]
 800efc8:	699b      	ldr	r3, [r3, #24]
 800efca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	4ab3      	ldr	r2, [pc, #716]	@ (800f2a0 <UART_SetConfig+0x32c>)
 800efd2:	4293      	cmp	r3, r2
 800efd4:	d004      	beq.n	800efe0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	6a1b      	ldr	r3, [r3, #32]
 800efda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800efdc:	4313      	orrs	r3, r2
 800efde:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800efe0:	697b      	ldr	r3, [r7, #20]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	689a      	ldr	r2, [r3, #8]
 800efe6:	4baf      	ldr	r3, [pc, #700]	@ (800f2a4 <UART_SetConfig+0x330>)
 800efe8:	4013      	ands	r3, r2
 800efea:	697a      	ldr	r2, [r7, #20]
 800efec:	6812      	ldr	r2, [r2, #0]
 800efee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800eff0:	430b      	orrs	r3, r1
 800eff2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800effa:	f023 010f 	bic.w	r1, r3, #15
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f002:	697b      	ldr	r3, [r7, #20]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	430a      	orrs	r2, r1
 800f008:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f00a:	697b      	ldr	r3, [r7, #20]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	4aa6      	ldr	r2, [pc, #664]	@ (800f2a8 <UART_SetConfig+0x334>)
 800f010:	4293      	cmp	r3, r2
 800f012:	d177      	bne.n	800f104 <UART_SetConfig+0x190>
 800f014:	4ba5      	ldr	r3, [pc, #660]	@ (800f2ac <UART_SetConfig+0x338>)
 800f016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f018:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f01c:	2b28      	cmp	r3, #40	@ 0x28
 800f01e:	d86d      	bhi.n	800f0fc <UART_SetConfig+0x188>
 800f020:	a201      	add	r2, pc, #4	@ (adr r2, 800f028 <UART_SetConfig+0xb4>)
 800f022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f026:	bf00      	nop
 800f028:	0800f0cd 	.word	0x0800f0cd
 800f02c:	0800f0fd 	.word	0x0800f0fd
 800f030:	0800f0fd 	.word	0x0800f0fd
 800f034:	0800f0fd 	.word	0x0800f0fd
 800f038:	0800f0fd 	.word	0x0800f0fd
 800f03c:	0800f0fd 	.word	0x0800f0fd
 800f040:	0800f0fd 	.word	0x0800f0fd
 800f044:	0800f0fd 	.word	0x0800f0fd
 800f048:	0800f0d5 	.word	0x0800f0d5
 800f04c:	0800f0fd 	.word	0x0800f0fd
 800f050:	0800f0fd 	.word	0x0800f0fd
 800f054:	0800f0fd 	.word	0x0800f0fd
 800f058:	0800f0fd 	.word	0x0800f0fd
 800f05c:	0800f0fd 	.word	0x0800f0fd
 800f060:	0800f0fd 	.word	0x0800f0fd
 800f064:	0800f0fd 	.word	0x0800f0fd
 800f068:	0800f0dd 	.word	0x0800f0dd
 800f06c:	0800f0fd 	.word	0x0800f0fd
 800f070:	0800f0fd 	.word	0x0800f0fd
 800f074:	0800f0fd 	.word	0x0800f0fd
 800f078:	0800f0fd 	.word	0x0800f0fd
 800f07c:	0800f0fd 	.word	0x0800f0fd
 800f080:	0800f0fd 	.word	0x0800f0fd
 800f084:	0800f0fd 	.word	0x0800f0fd
 800f088:	0800f0e5 	.word	0x0800f0e5
 800f08c:	0800f0fd 	.word	0x0800f0fd
 800f090:	0800f0fd 	.word	0x0800f0fd
 800f094:	0800f0fd 	.word	0x0800f0fd
 800f098:	0800f0fd 	.word	0x0800f0fd
 800f09c:	0800f0fd 	.word	0x0800f0fd
 800f0a0:	0800f0fd 	.word	0x0800f0fd
 800f0a4:	0800f0fd 	.word	0x0800f0fd
 800f0a8:	0800f0ed 	.word	0x0800f0ed
 800f0ac:	0800f0fd 	.word	0x0800f0fd
 800f0b0:	0800f0fd 	.word	0x0800f0fd
 800f0b4:	0800f0fd 	.word	0x0800f0fd
 800f0b8:	0800f0fd 	.word	0x0800f0fd
 800f0bc:	0800f0fd 	.word	0x0800f0fd
 800f0c0:	0800f0fd 	.word	0x0800f0fd
 800f0c4:	0800f0fd 	.word	0x0800f0fd
 800f0c8:	0800f0f5 	.word	0x0800f0f5
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0d2:	e222      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f0d4:	2304      	movs	r3, #4
 800f0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0da:	e21e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f0dc:	2308      	movs	r3, #8
 800f0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0e2:	e21a      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f0e4:	2310      	movs	r3, #16
 800f0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0ea:	e216      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f0ec:	2320      	movs	r3, #32
 800f0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0f2:	e212      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f0f4:	2340      	movs	r3, #64	@ 0x40
 800f0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0fa:	e20e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f0fc:	2380      	movs	r3, #128	@ 0x80
 800f0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f102:	e20a      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	4a69      	ldr	r2, [pc, #420]	@ (800f2b0 <UART_SetConfig+0x33c>)
 800f10a:	4293      	cmp	r3, r2
 800f10c:	d130      	bne.n	800f170 <UART_SetConfig+0x1fc>
 800f10e:	4b67      	ldr	r3, [pc, #412]	@ (800f2ac <UART_SetConfig+0x338>)
 800f110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f112:	f003 0307 	and.w	r3, r3, #7
 800f116:	2b05      	cmp	r3, #5
 800f118:	d826      	bhi.n	800f168 <UART_SetConfig+0x1f4>
 800f11a:	a201      	add	r2, pc, #4	@ (adr r2, 800f120 <UART_SetConfig+0x1ac>)
 800f11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f120:	0800f139 	.word	0x0800f139
 800f124:	0800f141 	.word	0x0800f141
 800f128:	0800f149 	.word	0x0800f149
 800f12c:	0800f151 	.word	0x0800f151
 800f130:	0800f159 	.word	0x0800f159
 800f134:	0800f161 	.word	0x0800f161
 800f138:	2300      	movs	r3, #0
 800f13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f13e:	e1ec      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f140:	2304      	movs	r3, #4
 800f142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f146:	e1e8      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f148:	2308      	movs	r3, #8
 800f14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f14e:	e1e4      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f150:	2310      	movs	r3, #16
 800f152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f156:	e1e0      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f158:	2320      	movs	r3, #32
 800f15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f15e:	e1dc      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f160:	2340      	movs	r3, #64	@ 0x40
 800f162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f166:	e1d8      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f168:	2380      	movs	r3, #128	@ 0x80
 800f16a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f16e:	e1d4      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f170:	697b      	ldr	r3, [r7, #20]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	4a4f      	ldr	r2, [pc, #316]	@ (800f2b4 <UART_SetConfig+0x340>)
 800f176:	4293      	cmp	r3, r2
 800f178:	d130      	bne.n	800f1dc <UART_SetConfig+0x268>
 800f17a:	4b4c      	ldr	r3, [pc, #304]	@ (800f2ac <UART_SetConfig+0x338>)
 800f17c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f17e:	f003 0307 	and.w	r3, r3, #7
 800f182:	2b05      	cmp	r3, #5
 800f184:	d826      	bhi.n	800f1d4 <UART_SetConfig+0x260>
 800f186:	a201      	add	r2, pc, #4	@ (adr r2, 800f18c <UART_SetConfig+0x218>)
 800f188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f18c:	0800f1a5 	.word	0x0800f1a5
 800f190:	0800f1ad 	.word	0x0800f1ad
 800f194:	0800f1b5 	.word	0x0800f1b5
 800f198:	0800f1bd 	.word	0x0800f1bd
 800f19c:	0800f1c5 	.word	0x0800f1c5
 800f1a0:	0800f1cd 	.word	0x0800f1cd
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1aa:	e1b6      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1ac:	2304      	movs	r3, #4
 800f1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1b2:	e1b2      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1b4:	2308      	movs	r3, #8
 800f1b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1ba:	e1ae      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1bc:	2310      	movs	r3, #16
 800f1be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1c2:	e1aa      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1c4:	2320      	movs	r3, #32
 800f1c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1ca:	e1a6      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1cc:	2340      	movs	r3, #64	@ 0x40
 800f1ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1d2:	e1a2      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1d4:	2380      	movs	r3, #128	@ 0x80
 800f1d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1da:	e19e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4a35      	ldr	r2, [pc, #212]	@ (800f2b8 <UART_SetConfig+0x344>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d130      	bne.n	800f248 <UART_SetConfig+0x2d4>
 800f1e6:	4b31      	ldr	r3, [pc, #196]	@ (800f2ac <UART_SetConfig+0x338>)
 800f1e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1ea:	f003 0307 	and.w	r3, r3, #7
 800f1ee:	2b05      	cmp	r3, #5
 800f1f0:	d826      	bhi.n	800f240 <UART_SetConfig+0x2cc>
 800f1f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f1f8 <UART_SetConfig+0x284>)
 800f1f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1f8:	0800f211 	.word	0x0800f211
 800f1fc:	0800f219 	.word	0x0800f219
 800f200:	0800f221 	.word	0x0800f221
 800f204:	0800f229 	.word	0x0800f229
 800f208:	0800f231 	.word	0x0800f231
 800f20c:	0800f239 	.word	0x0800f239
 800f210:	2300      	movs	r3, #0
 800f212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f216:	e180      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f218:	2304      	movs	r3, #4
 800f21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f21e:	e17c      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f220:	2308      	movs	r3, #8
 800f222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f226:	e178      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f228:	2310      	movs	r3, #16
 800f22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f22e:	e174      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f230:	2320      	movs	r3, #32
 800f232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f236:	e170      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f238:	2340      	movs	r3, #64	@ 0x40
 800f23a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f23e:	e16c      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f240:	2380      	movs	r3, #128	@ 0x80
 800f242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f246:	e168      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	4a1b      	ldr	r2, [pc, #108]	@ (800f2bc <UART_SetConfig+0x348>)
 800f24e:	4293      	cmp	r3, r2
 800f250:	d142      	bne.n	800f2d8 <UART_SetConfig+0x364>
 800f252:	4b16      	ldr	r3, [pc, #88]	@ (800f2ac <UART_SetConfig+0x338>)
 800f254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f256:	f003 0307 	and.w	r3, r3, #7
 800f25a:	2b05      	cmp	r3, #5
 800f25c:	d838      	bhi.n	800f2d0 <UART_SetConfig+0x35c>
 800f25e:	a201      	add	r2, pc, #4	@ (adr r2, 800f264 <UART_SetConfig+0x2f0>)
 800f260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f264:	0800f27d 	.word	0x0800f27d
 800f268:	0800f285 	.word	0x0800f285
 800f26c:	0800f28d 	.word	0x0800f28d
 800f270:	0800f295 	.word	0x0800f295
 800f274:	0800f2c1 	.word	0x0800f2c1
 800f278:	0800f2c9 	.word	0x0800f2c9
 800f27c:	2300      	movs	r3, #0
 800f27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f282:	e14a      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f284:	2304      	movs	r3, #4
 800f286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f28a:	e146      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f28c:	2308      	movs	r3, #8
 800f28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f292:	e142      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f294:	2310      	movs	r3, #16
 800f296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f29a:	e13e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f29c:	cfff69f3 	.word	0xcfff69f3
 800f2a0:	58000c00 	.word	0x58000c00
 800f2a4:	11fff4ff 	.word	0x11fff4ff
 800f2a8:	40011000 	.word	0x40011000
 800f2ac:	58024400 	.word	0x58024400
 800f2b0:	40004400 	.word	0x40004400
 800f2b4:	40004800 	.word	0x40004800
 800f2b8:	40004c00 	.word	0x40004c00
 800f2bc:	40005000 	.word	0x40005000
 800f2c0:	2320      	movs	r3, #32
 800f2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2c6:	e128      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f2c8:	2340      	movs	r3, #64	@ 0x40
 800f2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2ce:	e124      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f2d0:	2380      	movs	r3, #128	@ 0x80
 800f2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2d6:	e120      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	4acb      	ldr	r2, [pc, #812]	@ (800f60c <UART_SetConfig+0x698>)
 800f2de:	4293      	cmp	r3, r2
 800f2e0:	d176      	bne.n	800f3d0 <UART_SetConfig+0x45c>
 800f2e2:	4bcb      	ldr	r3, [pc, #812]	@ (800f610 <UART_SetConfig+0x69c>)
 800f2e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f2e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f2ea:	2b28      	cmp	r3, #40	@ 0x28
 800f2ec:	d86c      	bhi.n	800f3c8 <UART_SetConfig+0x454>
 800f2ee:	a201      	add	r2, pc, #4	@ (adr r2, 800f2f4 <UART_SetConfig+0x380>)
 800f2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2f4:	0800f399 	.word	0x0800f399
 800f2f8:	0800f3c9 	.word	0x0800f3c9
 800f2fc:	0800f3c9 	.word	0x0800f3c9
 800f300:	0800f3c9 	.word	0x0800f3c9
 800f304:	0800f3c9 	.word	0x0800f3c9
 800f308:	0800f3c9 	.word	0x0800f3c9
 800f30c:	0800f3c9 	.word	0x0800f3c9
 800f310:	0800f3c9 	.word	0x0800f3c9
 800f314:	0800f3a1 	.word	0x0800f3a1
 800f318:	0800f3c9 	.word	0x0800f3c9
 800f31c:	0800f3c9 	.word	0x0800f3c9
 800f320:	0800f3c9 	.word	0x0800f3c9
 800f324:	0800f3c9 	.word	0x0800f3c9
 800f328:	0800f3c9 	.word	0x0800f3c9
 800f32c:	0800f3c9 	.word	0x0800f3c9
 800f330:	0800f3c9 	.word	0x0800f3c9
 800f334:	0800f3a9 	.word	0x0800f3a9
 800f338:	0800f3c9 	.word	0x0800f3c9
 800f33c:	0800f3c9 	.word	0x0800f3c9
 800f340:	0800f3c9 	.word	0x0800f3c9
 800f344:	0800f3c9 	.word	0x0800f3c9
 800f348:	0800f3c9 	.word	0x0800f3c9
 800f34c:	0800f3c9 	.word	0x0800f3c9
 800f350:	0800f3c9 	.word	0x0800f3c9
 800f354:	0800f3b1 	.word	0x0800f3b1
 800f358:	0800f3c9 	.word	0x0800f3c9
 800f35c:	0800f3c9 	.word	0x0800f3c9
 800f360:	0800f3c9 	.word	0x0800f3c9
 800f364:	0800f3c9 	.word	0x0800f3c9
 800f368:	0800f3c9 	.word	0x0800f3c9
 800f36c:	0800f3c9 	.word	0x0800f3c9
 800f370:	0800f3c9 	.word	0x0800f3c9
 800f374:	0800f3b9 	.word	0x0800f3b9
 800f378:	0800f3c9 	.word	0x0800f3c9
 800f37c:	0800f3c9 	.word	0x0800f3c9
 800f380:	0800f3c9 	.word	0x0800f3c9
 800f384:	0800f3c9 	.word	0x0800f3c9
 800f388:	0800f3c9 	.word	0x0800f3c9
 800f38c:	0800f3c9 	.word	0x0800f3c9
 800f390:	0800f3c9 	.word	0x0800f3c9
 800f394:	0800f3c1 	.word	0x0800f3c1
 800f398:	2301      	movs	r3, #1
 800f39a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f39e:	e0bc      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3a0:	2304      	movs	r3, #4
 800f3a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3a6:	e0b8      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3a8:	2308      	movs	r3, #8
 800f3aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3ae:	e0b4      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3b0:	2310      	movs	r3, #16
 800f3b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3b6:	e0b0      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3b8:	2320      	movs	r3, #32
 800f3ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3be:	e0ac      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3c0:	2340      	movs	r3, #64	@ 0x40
 800f3c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3c6:	e0a8      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3c8:	2380      	movs	r3, #128	@ 0x80
 800f3ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3ce:	e0a4      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	4a8f      	ldr	r2, [pc, #572]	@ (800f614 <UART_SetConfig+0x6a0>)
 800f3d6:	4293      	cmp	r3, r2
 800f3d8:	d130      	bne.n	800f43c <UART_SetConfig+0x4c8>
 800f3da:	4b8d      	ldr	r3, [pc, #564]	@ (800f610 <UART_SetConfig+0x69c>)
 800f3dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f3de:	f003 0307 	and.w	r3, r3, #7
 800f3e2:	2b05      	cmp	r3, #5
 800f3e4:	d826      	bhi.n	800f434 <UART_SetConfig+0x4c0>
 800f3e6:	a201      	add	r2, pc, #4	@ (adr r2, 800f3ec <UART_SetConfig+0x478>)
 800f3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3ec:	0800f405 	.word	0x0800f405
 800f3f0:	0800f40d 	.word	0x0800f40d
 800f3f4:	0800f415 	.word	0x0800f415
 800f3f8:	0800f41d 	.word	0x0800f41d
 800f3fc:	0800f425 	.word	0x0800f425
 800f400:	0800f42d 	.word	0x0800f42d
 800f404:	2300      	movs	r3, #0
 800f406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f40a:	e086      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f40c:	2304      	movs	r3, #4
 800f40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f412:	e082      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f414:	2308      	movs	r3, #8
 800f416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f41a:	e07e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f41c:	2310      	movs	r3, #16
 800f41e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f422:	e07a      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f424:	2320      	movs	r3, #32
 800f426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f42a:	e076      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f42c:	2340      	movs	r3, #64	@ 0x40
 800f42e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f432:	e072      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f434:	2380      	movs	r3, #128	@ 0x80
 800f436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f43a:	e06e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f43c:	697b      	ldr	r3, [r7, #20]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	4a75      	ldr	r2, [pc, #468]	@ (800f618 <UART_SetConfig+0x6a4>)
 800f442:	4293      	cmp	r3, r2
 800f444:	d130      	bne.n	800f4a8 <UART_SetConfig+0x534>
 800f446:	4b72      	ldr	r3, [pc, #456]	@ (800f610 <UART_SetConfig+0x69c>)
 800f448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f44a:	f003 0307 	and.w	r3, r3, #7
 800f44e:	2b05      	cmp	r3, #5
 800f450:	d826      	bhi.n	800f4a0 <UART_SetConfig+0x52c>
 800f452:	a201      	add	r2, pc, #4	@ (adr r2, 800f458 <UART_SetConfig+0x4e4>)
 800f454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f458:	0800f471 	.word	0x0800f471
 800f45c:	0800f479 	.word	0x0800f479
 800f460:	0800f481 	.word	0x0800f481
 800f464:	0800f489 	.word	0x0800f489
 800f468:	0800f491 	.word	0x0800f491
 800f46c:	0800f499 	.word	0x0800f499
 800f470:	2300      	movs	r3, #0
 800f472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f476:	e050      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f478:	2304      	movs	r3, #4
 800f47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f47e:	e04c      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f480:	2308      	movs	r3, #8
 800f482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f486:	e048      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f488:	2310      	movs	r3, #16
 800f48a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f48e:	e044      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f490:	2320      	movs	r3, #32
 800f492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f496:	e040      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f498:	2340      	movs	r3, #64	@ 0x40
 800f49a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f49e:	e03c      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f4a0:	2380      	movs	r3, #128	@ 0x80
 800f4a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4a6:	e038      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	4a5b      	ldr	r2, [pc, #364]	@ (800f61c <UART_SetConfig+0x6a8>)
 800f4ae:	4293      	cmp	r3, r2
 800f4b0:	d130      	bne.n	800f514 <UART_SetConfig+0x5a0>
 800f4b2:	4b57      	ldr	r3, [pc, #348]	@ (800f610 <UART_SetConfig+0x69c>)
 800f4b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4b6:	f003 0307 	and.w	r3, r3, #7
 800f4ba:	2b05      	cmp	r3, #5
 800f4bc:	d826      	bhi.n	800f50c <UART_SetConfig+0x598>
 800f4be:	a201      	add	r2, pc, #4	@ (adr r2, 800f4c4 <UART_SetConfig+0x550>)
 800f4c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4c4:	0800f4dd 	.word	0x0800f4dd
 800f4c8:	0800f4e5 	.word	0x0800f4e5
 800f4cc:	0800f4ed 	.word	0x0800f4ed
 800f4d0:	0800f4f5 	.word	0x0800f4f5
 800f4d4:	0800f4fd 	.word	0x0800f4fd
 800f4d8:	0800f505 	.word	0x0800f505
 800f4dc:	2302      	movs	r3, #2
 800f4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4e2:	e01a      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f4e4:	2304      	movs	r3, #4
 800f4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4ea:	e016      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f4ec:	2308      	movs	r3, #8
 800f4ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4f2:	e012      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f4f4:	2310      	movs	r3, #16
 800f4f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4fa:	e00e      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f4fc:	2320      	movs	r3, #32
 800f4fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f502:	e00a      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f504:	2340      	movs	r3, #64	@ 0x40
 800f506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f50a:	e006      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f50c:	2380      	movs	r3, #128	@ 0x80
 800f50e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f512:	e002      	b.n	800f51a <UART_SetConfig+0x5a6>
 800f514:	2380      	movs	r3, #128	@ 0x80
 800f516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f51a:	697b      	ldr	r3, [r7, #20]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	4a3f      	ldr	r2, [pc, #252]	@ (800f61c <UART_SetConfig+0x6a8>)
 800f520:	4293      	cmp	r3, r2
 800f522:	f040 80f8 	bne.w	800f716 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f526:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f52a:	2b20      	cmp	r3, #32
 800f52c:	dc46      	bgt.n	800f5bc <UART_SetConfig+0x648>
 800f52e:	2b02      	cmp	r3, #2
 800f530:	f2c0 8082 	blt.w	800f638 <UART_SetConfig+0x6c4>
 800f534:	3b02      	subs	r3, #2
 800f536:	2b1e      	cmp	r3, #30
 800f538:	d87e      	bhi.n	800f638 <UART_SetConfig+0x6c4>
 800f53a:	a201      	add	r2, pc, #4	@ (adr r2, 800f540 <UART_SetConfig+0x5cc>)
 800f53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f540:	0800f5c3 	.word	0x0800f5c3
 800f544:	0800f639 	.word	0x0800f639
 800f548:	0800f5cb 	.word	0x0800f5cb
 800f54c:	0800f639 	.word	0x0800f639
 800f550:	0800f639 	.word	0x0800f639
 800f554:	0800f639 	.word	0x0800f639
 800f558:	0800f5db 	.word	0x0800f5db
 800f55c:	0800f639 	.word	0x0800f639
 800f560:	0800f639 	.word	0x0800f639
 800f564:	0800f639 	.word	0x0800f639
 800f568:	0800f639 	.word	0x0800f639
 800f56c:	0800f639 	.word	0x0800f639
 800f570:	0800f639 	.word	0x0800f639
 800f574:	0800f639 	.word	0x0800f639
 800f578:	0800f5eb 	.word	0x0800f5eb
 800f57c:	0800f639 	.word	0x0800f639
 800f580:	0800f639 	.word	0x0800f639
 800f584:	0800f639 	.word	0x0800f639
 800f588:	0800f639 	.word	0x0800f639
 800f58c:	0800f639 	.word	0x0800f639
 800f590:	0800f639 	.word	0x0800f639
 800f594:	0800f639 	.word	0x0800f639
 800f598:	0800f639 	.word	0x0800f639
 800f59c:	0800f639 	.word	0x0800f639
 800f5a0:	0800f639 	.word	0x0800f639
 800f5a4:	0800f639 	.word	0x0800f639
 800f5a8:	0800f639 	.word	0x0800f639
 800f5ac:	0800f639 	.word	0x0800f639
 800f5b0:	0800f639 	.word	0x0800f639
 800f5b4:	0800f639 	.word	0x0800f639
 800f5b8:	0800f62b 	.word	0x0800f62b
 800f5bc:	2b40      	cmp	r3, #64	@ 0x40
 800f5be:	d037      	beq.n	800f630 <UART_SetConfig+0x6bc>
 800f5c0:	e03a      	b.n	800f638 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f5c2:	f7fd f9e1 	bl	800c988 <HAL_RCCEx_GetD3PCLK1Freq>
 800f5c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f5c8:	e03c      	b.n	800f644 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f5ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f7fd f9f0 	bl	800c9b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5d8:	e034      	b.n	800f644 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f5da:	f107 0318 	add.w	r3, r7, #24
 800f5de:	4618      	mov	r0, r3
 800f5e0:	f7fd fb3c 	bl	800cc5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f5e4:	69fb      	ldr	r3, [r7, #28]
 800f5e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5e8:	e02c      	b.n	800f644 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f5ea:	4b09      	ldr	r3, [pc, #36]	@ (800f610 <UART_SetConfig+0x69c>)
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	f003 0320 	and.w	r3, r3, #32
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d016      	beq.n	800f624 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f5f6:	4b06      	ldr	r3, [pc, #24]	@ (800f610 <UART_SetConfig+0x69c>)
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	08db      	lsrs	r3, r3, #3
 800f5fc:	f003 0303 	and.w	r3, r3, #3
 800f600:	4a07      	ldr	r2, [pc, #28]	@ (800f620 <UART_SetConfig+0x6ac>)
 800f602:	fa22 f303 	lsr.w	r3, r2, r3
 800f606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f608:	e01c      	b.n	800f644 <UART_SetConfig+0x6d0>
 800f60a:	bf00      	nop
 800f60c:	40011400 	.word	0x40011400
 800f610:	58024400 	.word	0x58024400
 800f614:	40007800 	.word	0x40007800
 800f618:	40007c00 	.word	0x40007c00
 800f61c:	58000c00 	.word	0x58000c00
 800f620:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800f624:	4b9d      	ldr	r3, [pc, #628]	@ (800f89c <UART_SetConfig+0x928>)
 800f626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f628:	e00c      	b.n	800f644 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f62a:	4b9d      	ldr	r3, [pc, #628]	@ (800f8a0 <UART_SetConfig+0x92c>)
 800f62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f62e:	e009      	b.n	800f644 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f630:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f636:	e005      	b.n	800f644 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800f638:	2300      	movs	r3, #0
 800f63a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f63c:	2301      	movs	r3, #1
 800f63e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f642:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f646:	2b00      	cmp	r3, #0
 800f648:	f000 81de 	beq.w	800fa08 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f64c:	697b      	ldr	r3, [r7, #20]
 800f64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f650:	4a94      	ldr	r2, [pc, #592]	@ (800f8a4 <UART_SetConfig+0x930>)
 800f652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f656:	461a      	mov	r2, r3
 800f658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f65a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f65e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f660:	697b      	ldr	r3, [r7, #20]
 800f662:	685a      	ldr	r2, [r3, #4]
 800f664:	4613      	mov	r3, r2
 800f666:	005b      	lsls	r3, r3, #1
 800f668:	4413      	add	r3, r2
 800f66a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f66c:	429a      	cmp	r2, r3
 800f66e:	d305      	bcc.n	800f67c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f676:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f678:	429a      	cmp	r2, r3
 800f67a:	d903      	bls.n	800f684 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f67c:	2301      	movs	r3, #1
 800f67e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f682:	e1c1      	b.n	800fa08 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f686:	2200      	movs	r2, #0
 800f688:	60bb      	str	r3, [r7, #8]
 800f68a:	60fa      	str	r2, [r7, #12]
 800f68c:	697b      	ldr	r3, [r7, #20]
 800f68e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f690:	4a84      	ldr	r2, [pc, #528]	@ (800f8a4 <UART_SetConfig+0x930>)
 800f692:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f696:	b29b      	uxth	r3, r3
 800f698:	2200      	movs	r2, #0
 800f69a:	603b      	str	r3, [r7, #0]
 800f69c:	607a      	str	r2, [r7, #4]
 800f69e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f6a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f6a6:	f7f0 fe73 	bl	8000390 <__aeabi_uldivmod>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	460b      	mov	r3, r1
 800f6ae:	4610      	mov	r0, r2
 800f6b0:	4619      	mov	r1, r3
 800f6b2:	f04f 0200 	mov.w	r2, #0
 800f6b6:	f04f 0300 	mov.w	r3, #0
 800f6ba:	020b      	lsls	r3, r1, #8
 800f6bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f6c0:	0202      	lsls	r2, r0, #8
 800f6c2:	6979      	ldr	r1, [r7, #20]
 800f6c4:	6849      	ldr	r1, [r1, #4]
 800f6c6:	0849      	lsrs	r1, r1, #1
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	460c      	mov	r4, r1
 800f6cc:	4605      	mov	r5, r0
 800f6ce:	eb12 0804 	adds.w	r8, r2, r4
 800f6d2:	eb43 0905 	adc.w	r9, r3, r5
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	685b      	ldr	r3, [r3, #4]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	469a      	mov	sl, r3
 800f6de:	4693      	mov	fp, r2
 800f6e0:	4652      	mov	r2, sl
 800f6e2:	465b      	mov	r3, fp
 800f6e4:	4640      	mov	r0, r8
 800f6e6:	4649      	mov	r1, r9
 800f6e8:	f7f0 fe52 	bl	8000390 <__aeabi_uldivmod>
 800f6ec:	4602      	mov	r2, r0
 800f6ee:	460b      	mov	r3, r1
 800f6f0:	4613      	mov	r3, r2
 800f6f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f6fa:	d308      	bcc.n	800f70e <UART_SetConfig+0x79a>
 800f6fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f702:	d204      	bcs.n	800f70e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f704:	697b      	ldr	r3, [r7, #20]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f70a:	60da      	str	r2, [r3, #12]
 800f70c:	e17c      	b.n	800fa08 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f70e:	2301      	movs	r3, #1
 800f710:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f714:	e178      	b.n	800fa08 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f716:	697b      	ldr	r3, [r7, #20]
 800f718:	69db      	ldr	r3, [r3, #28]
 800f71a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f71e:	f040 80c5 	bne.w	800f8ac <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f722:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f726:	2b20      	cmp	r3, #32
 800f728:	dc48      	bgt.n	800f7bc <UART_SetConfig+0x848>
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	db7b      	blt.n	800f826 <UART_SetConfig+0x8b2>
 800f72e:	2b20      	cmp	r3, #32
 800f730:	d879      	bhi.n	800f826 <UART_SetConfig+0x8b2>
 800f732:	a201      	add	r2, pc, #4	@ (adr r2, 800f738 <UART_SetConfig+0x7c4>)
 800f734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f738:	0800f7c3 	.word	0x0800f7c3
 800f73c:	0800f7cb 	.word	0x0800f7cb
 800f740:	0800f827 	.word	0x0800f827
 800f744:	0800f827 	.word	0x0800f827
 800f748:	0800f7d3 	.word	0x0800f7d3
 800f74c:	0800f827 	.word	0x0800f827
 800f750:	0800f827 	.word	0x0800f827
 800f754:	0800f827 	.word	0x0800f827
 800f758:	0800f7e3 	.word	0x0800f7e3
 800f75c:	0800f827 	.word	0x0800f827
 800f760:	0800f827 	.word	0x0800f827
 800f764:	0800f827 	.word	0x0800f827
 800f768:	0800f827 	.word	0x0800f827
 800f76c:	0800f827 	.word	0x0800f827
 800f770:	0800f827 	.word	0x0800f827
 800f774:	0800f827 	.word	0x0800f827
 800f778:	0800f7f3 	.word	0x0800f7f3
 800f77c:	0800f827 	.word	0x0800f827
 800f780:	0800f827 	.word	0x0800f827
 800f784:	0800f827 	.word	0x0800f827
 800f788:	0800f827 	.word	0x0800f827
 800f78c:	0800f827 	.word	0x0800f827
 800f790:	0800f827 	.word	0x0800f827
 800f794:	0800f827 	.word	0x0800f827
 800f798:	0800f827 	.word	0x0800f827
 800f79c:	0800f827 	.word	0x0800f827
 800f7a0:	0800f827 	.word	0x0800f827
 800f7a4:	0800f827 	.word	0x0800f827
 800f7a8:	0800f827 	.word	0x0800f827
 800f7ac:	0800f827 	.word	0x0800f827
 800f7b0:	0800f827 	.word	0x0800f827
 800f7b4:	0800f827 	.word	0x0800f827
 800f7b8:	0800f819 	.word	0x0800f819
 800f7bc:	2b40      	cmp	r3, #64	@ 0x40
 800f7be:	d02e      	beq.n	800f81e <UART_SetConfig+0x8aa>
 800f7c0:	e031      	b.n	800f826 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f7c2:	f7fb feab 	bl	800b51c <HAL_RCC_GetPCLK1Freq>
 800f7c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f7c8:	e033      	b.n	800f832 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f7ca:	f7fb febd 	bl	800b548 <HAL_RCC_GetPCLK2Freq>
 800f7ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f7d0:	e02f      	b.n	800f832 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f7d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7fd f8ec 	bl	800c9b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f7dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7e0:	e027      	b.n	800f832 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f7e2:	f107 0318 	add.w	r3, r7, #24
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	f7fd fa38 	bl	800cc5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f7ec:	69fb      	ldr	r3, [r7, #28]
 800f7ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7f0:	e01f      	b.n	800f832 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f7f2:	4b2d      	ldr	r3, [pc, #180]	@ (800f8a8 <UART_SetConfig+0x934>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	f003 0320 	and.w	r3, r3, #32
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d009      	beq.n	800f812 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f7fe:	4b2a      	ldr	r3, [pc, #168]	@ (800f8a8 <UART_SetConfig+0x934>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	08db      	lsrs	r3, r3, #3
 800f804:	f003 0303 	and.w	r3, r3, #3
 800f808:	4a24      	ldr	r2, [pc, #144]	@ (800f89c <UART_SetConfig+0x928>)
 800f80a:	fa22 f303 	lsr.w	r3, r2, r3
 800f80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f810:	e00f      	b.n	800f832 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f812:	4b22      	ldr	r3, [pc, #136]	@ (800f89c <UART_SetConfig+0x928>)
 800f814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f816:	e00c      	b.n	800f832 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f818:	4b21      	ldr	r3, [pc, #132]	@ (800f8a0 <UART_SetConfig+0x92c>)
 800f81a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f81c:	e009      	b.n	800f832 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f81e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f824:	e005      	b.n	800f832 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f826:	2300      	movs	r3, #0
 800f828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f82a:	2301      	movs	r3, #1
 800f82c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f830:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f834:	2b00      	cmp	r3, #0
 800f836:	f000 80e7 	beq.w	800fa08 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f83e:	4a19      	ldr	r2, [pc, #100]	@ (800f8a4 <UART_SetConfig+0x930>)
 800f840:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f844:	461a      	mov	r2, r3
 800f846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f848:	fbb3 f3f2 	udiv	r3, r3, r2
 800f84c:	005a      	lsls	r2, r3, #1
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	685b      	ldr	r3, [r3, #4]
 800f852:	085b      	lsrs	r3, r3, #1
 800f854:	441a      	add	r2, r3
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	685b      	ldr	r3, [r3, #4]
 800f85a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f85e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f862:	2b0f      	cmp	r3, #15
 800f864:	d916      	bls.n	800f894 <UART_SetConfig+0x920>
 800f866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f86c:	d212      	bcs.n	800f894 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f86e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f870:	b29b      	uxth	r3, r3
 800f872:	f023 030f 	bic.w	r3, r3, #15
 800f876:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f87a:	085b      	lsrs	r3, r3, #1
 800f87c:	b29b      	uxth	r3, r3
 800f87e:	f003 0307 	and.w	r3, r3, #7
 800f882:	b29a      	uxth	r2, r3
 800f884:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f886:	4313      	orrs	r3, r2
 800f888:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f890:	60da      	str	r2, [r3, #12]
 800f892:	e0b9      	b.n	800fa08 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f894:	2301      	movs	r3, #1
 800f896:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f89a:	e0b5      	b.n	800fa08 <UART_SetConfig+0xa94>
 800f89c:	03d09000 	.word	0x03d09000
 800f8a0:	003d0900 	.word	0x003d0900
 800f8a4:	08015f38 	.word	0x08015f38
 800f8a8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f8ac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f8b0:	2b20      	cmp	r3, #32
 800f8b2:	dc49      	bgt.n	800f948 <UART_SetConfig+0x9d4>
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	db7c      	blt.n	800f9b2 <UART_SetConfig+0xa3e>
 800f8b8:	2b20      	cmp	r3, #32
 800f8ba:	d87a      	bhi.n	800f9b2 <UART_SetConfig+0xa3e>
 800f8bc:	a201      	add	r2, pc, #4	@ (adr r2, 800f8c4 <UART_SetConfig+0x950>)
 800f8be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8c2:	bf00      	nop
 800f8c4:	0800f94f 	.word	0x0800f94f
 800f8c8:	0800f957 	.word	0x0800f957
 800f8cc:	0800f9b3 	.word	0x0800f9b3
 800f8d0:	0800f9b3 	.word	0x0800f9b3
 800f8d4:	0800f95f 	.word	0x0800f95f
 800f8d8:	0800f9b3 	.word	0x0800f9b3
 800f8dc:	0800f9b3 	.word	0x0800f9b3
 800f8e0:	0800f9b3 	.word	0x0800f9b3
 800f8e4:	0800f96f 	.word	0x0800f96f
 800f8e8:	0800f9b3 	.word	0x0800f9b3
 800f8ec:	0800f9b3 	.word	0x0800f9b3
 800f8f0:	0800f9b3 	.word	0x0800f9b3
 800f8f4:	0800f9b3 	.word	0x0800f9b3
 800f8f8:	0800f9b3 	.word	0x0800f9b3
 800f8fc:	0800f9b3 	.word	0x0800f9b3
 800f900:	0800f9b3 	.word	0x0800f9b3
 800f904:	0800f97f 	.word	0x0800f97f
 800f908:	0800f9b3 	.word	0x0800f9b3
 800f90c:	0800f9b3 	.word	0x0800f9b3
 800f910:	0800f9b3 	.word	0x0800f9b3
 800f914:	0800f9b3 	.word	0x0800f9b3
 800f918:	0800f9b3 	.word	0x0800f9b3
 800f91c:	0800f9b3 	.word	0x0800f9b3
 800f920:	0800f9b3 	.word	0x0800f9b3
 800f924:	0800f9b3 	.word	0x0800f9b3
 800f928:	0800f9b3 	.word	0x0800f9b3
 800f92c:	0800f9b3 	.word	0x0800f9b3
 800f930:	0800f9b3 	.word	0x0800f9b3
 800f934:	0800f9b3 	.word	0x0800f9b3
 800f938:	0800f9b3 	.word	0x0800f9b3
 800f93c:	0800f9b3 	.word	0x0800f9b3
 800f940:	0800f9b3 	.word	0x0800f9b3
 800f944:	0800f9a5 	.word	0x0800f9a5
 800f948:	2b40      	cmp	r3, #64	@ 0x40
 800f94a:	d02e      	beq.n	800f9aa <UART_SetConfig+0xa36>
 800f94c:	e031      	b.n	800f9b2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f94e:	f7fb fde5 	bl	800b51c <HAL_RCC_GetPCLK1Freq>
 800f952:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f954:	e033      	b.n	800f9be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f956:	f7fb fdf7 	bl	800b548 <HAL_RCC_GetPCLK2Freq>
 800f95a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f95c:	e02f      	b.n	800f9be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f95e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f962:	4618      	mov	r0, r3
 800f964:	f7fd f826 	bl	800c9b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f96a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f96c:	e027      	b.n	800f9be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f96e:	f107 0318 	add.w	r3, r7, #24
 800f972:	4618      	mov	r0, r3
 800f974:	f7fd f972 	bl	800cc5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f978:	69fb      	ldr	r3, [r7, #28]
 800f97a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f97c:	e01f      	b.n	800f9be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f97e:	4b2d      	ldr	r3, [pc, #180]	@ (800fa34 <UART_SetConfig+0xac0>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	f003 0320 	and.w	r3, r3, #32
 800f986:	2b00      	cmp	r3, #0
 800f988:	d009      	beq.n	800f99e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f98a:	4b2a      	ldr	r3, [pc, #168]	@ (800fa34 <UART_SetConfig+0xac0>)
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	08db      	lsrs	r3, r3, #3
 800f990:	f003 0303 	and.w	r3, r3, #3
 800f994:	4a28      	ldr	r2, [pc, #160]	@ (800fa38 <UART_SetConfig+0xac4>)
 800f996:	fa22 f303 	lsr.w	r3, r2, r3
 800f99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f99c:	e00f      	b.n	800f9be <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f99e:	4b26      	ldr	r3, [pc, #152]	@ (800fa38 <UART_SetConfig+0xac4>)
 800f9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9a2:	e00c      	b.n	800f9be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f9a4:	4b25      	ldr	r3, [pc, #148]	@ (800fa3c <UART_SetConfig+0xac8>)
 800f9a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9a8:	e009      	b.n	800f9be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f9aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f9ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9b0:	e005      	b.n	800f9be <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f9bc:	bf00      	nop
    }

    if (pclk != 0U)
 800f9be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d021      	beq.n	800fa08 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f9c4:	697b      	ldr	r3, [r7, #20]
 800f9c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9c8:	4a1d      	ldr	r2, [pc, #116]	@ (800fa40 <UART_SetConfig+0xacc>)
 800f9ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f9ce:	461a      	mov	r2, r3
 800f9d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9d2:	fbb3 f2f2 	udiv	r2, r3, r2
 800f9d6:	697b      	ldr	r3, [r7, #20]
 800f9d8:	685b      	ldr	r3, [r3, #4]
 800f9da:	085b      	lsrs	r3, r3, #1
 800f9dc:	441a      	add	r2, r3
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	685b      	ldr	r3, [r3, #4]
 800f9e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f9e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ea:	2b0f      	cmp	r3, #15
 800f9ec:	d909      	bls.n	800fa02 <UART_SetConfig+0xa8e>
 800f9ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f9f4:	d205      	bcs.n	800fa02 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9f8:	b29a      	uxth	r2, r3
 800f9fa:	697b      	ldr	r3, [r7, #20]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	60da      	str	r2, [r3, #12]
 800fa00:	e002      	b.n	800fa08 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800fa02:	2301      	movs	r3, #1
 800fa04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fa08:	697b      	ldr	r3, [r7, #20]
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fa10:	697b      	ldr	r3, [r7, #20]
 800fa12:	2201      	movs	r2, #1
 800fa14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fa18:	697b      	ldr	r3, [r7, #20]
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fa1e:	697b      	ldr	r3, [r7, #20]
 800fa20:	2200      	movs	r2, #0
 800fa22:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fa24:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800fa28:	4618      	mov	r0, r3
 800fa2a:	3748      	adds	r7, #72	@ 0x48
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fa32:	bf00      	nop
 800fa34:	58024400 	.word	0x58024400
 800fa38:	03d09000 	.word	0x03d09000
 800fa3c:	003d0900 	.word	0x003d0900
 800fa40:	08015f38 	.word	0x08015f38

0800fa44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fa44:	b480      	push	{r7}
 800fa46:	b083      	sub	sp, #12
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa50:	f003 0308 	and.w	r3, r3, #8
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d00a      	beq.n	800fa6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	685b      	ldr	r3, [r3, #4]
 800fa5e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	430a      	orrs	r2, r1
 800fa6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa72:	f003 0301 	and.w	r3, r3, #1
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d00a      	beq.n	800fa90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	685b      	ldr	r3, [r3, #4]
 800fa80:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	430a      	orrs	r2, r1
 800fa8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa94:	f003 0302 	and.w	r3, r3, #2
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d00a      	beq.n	800fab2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	685b      	ldr	r3, [r3, #4]
 800faa2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	430a      	orrs	r2, r1
 800fab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fab6:	f003 0304 	and.w	r3, r3, #4
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d00a      	beq.n	800fad4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	685b      	ldr	r3, [r3, #4]
 800fac4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	430a      	orrs	r2, r1
 800fad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fad8:	f003 0310 	and.w	r3, r3, #16
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d00a      	beq.n	800faf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	689b      	ldr	r3, [r3, #8]
 800fae6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	430a      	orrs	r2, r1
 800faf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fafa:	f003 0320 	and.w	r3, r3, #32
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d00a      	beq.n	800fb18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	689b      	ldr	r3, [r3, #8]
 800fb08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	430a      	orrs	r2, r1
 800fb16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d01a      	beq.n	800fb5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	685b      	ldr	r3, [r3, #4]
 800fb2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	430a      	orrs	r2, r1
 800fb38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb42:	d10a      	bne.n	800fb5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	685b      	ldr	r3, [r3, #4]
 800fb4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	430a      	orrs	r2, r1
 800fb58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d00a      	beq.n	800fb7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	685b      	ldr	r3, [r3, #4]
 800fb6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	430a      	orrs	r2, r1
 800fb7a:	605a      	str	r2, [r3, #4]
  }
}
 800fb7c:	bf00      	nop
 800fb7e:	370c      	adds	r7, #12
 800fb80:	46bd      	mov	sp, r7
 800fb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb86:	4770      	bx	lr

0800fb88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b098      	sub	sp, #96	@ 0x60
 800fb8c:	af02      	add	r7, sp, #8
 800fb8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2200      	movs	r2, #0
 800fb94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fb98:	f7f4 fb18 	bl	80041cc <HAL_GetTick>
 800fb9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	f003 0308 	and.w	r3, r3, #8
 800fba8:	2b08      	cmp	r3, #8
 800fbaa:	d12f      	bne.n	800fc0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fbac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fbb0:	9300      	str	r3, [sp, #0]
 800fbb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fbb4:	2200      	movs	r2, #0
 800fbb6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fbba:	6878      	ldr	r0, [r7, #4]
 800fbbc:	f000 f88e 	bl	800fcdc <UART_WaitOnFlagUntilTimeout>
 800fbc0:	4603      	mov	r3, r0
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d022      	beq.n	800fc0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbce:	e853 3f00 	ldrex	r3, [r3]
 800fbd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fbd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fbda:	653b      	str	r3, [r7, #80]	@ 0x50
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	461a      	mov	r2, r3
 800fbe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fbe4:	647b      	str	r3, [r7, #68]	@ 0x44
 800fbe6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbe8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fbea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fbec:	e841 2300 	strex	r3, r2, [r1]
 800fbf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fbf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d1e6      	bne.n	800fbc6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2220      	movs	r2, #32
 800fbfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	2200      	movs	r2, #0
 800fc04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fc08:	2303      	movs	r3, #3
 800fc0a:	e063      	b.n	800fcd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	f003 0304 	and.w	r3, r3, #4
 800fc16:	2b04      	cmp	r3, #4
 800fc18:	d149      	bne.n	800fcae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fc1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fc1e:	9300      	str	r3, [sp, #0]
 800fc20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc22:	2200      	movs	r2, #0
 800fc24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f000 f857 	bl	800fcdc <UART_WaitOnFlagUntilTimeout>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d03c      	beq.n	800fcae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc3c:	e853 3f00 	ldrex	r3, [r3]
 800fc40:	623b      	str	r3, [r7, #32]
   return(result);
 800fc42:	6a3b      	ldr	r3, [r7, #32]
 800fc44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fc48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	461a      	mov	r2, r3
 800fc50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc52:	633b      	str	r3, [r7, #48]	@ 0x30
 800fc54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fc58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc5a:	e841 2300 	strex	r3, r2, [r1]
 800fc5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fc60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d1e6      	bne.n	800fc34 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	3308      	adds	r3, #8
 800fc6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc6e:	693b      	ldr	r3, [r7, #16]
 800fc70:	e853 3f00 	ldrex	r3, [r3]
 800fc74:	60fb      	str	r3, [r7, #12]
   return(result);
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f023 0301 	bic.w	r3, r3, #1
 800fc7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	3308      	adds	r3, #8
 800fc84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc86:	61fa      	str	r2, [r7, #28]
 800fc88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc8a:	69b9      	ldr	r1, [r7, #24]
 800fc8c:	69fa      	ldr	r2, [r7, #28]
 800fc8e:	e841 2300 	strex	r3, r2, [r1]
 800fc92:	617b      	str	r3, [r7, #20]
   return(result);
 800fc94:	697b      	ldr	r3, [r7, #20]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d1e5      	bne.n	800fc66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	2220      	movs	r2, #32
 800fc9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	2200      	movs	r2, #0
 800fca6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fcaa:	2303      	movs	r3, #3
 800fcac:	e012      	b.n	800fcd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2220      	movs	r2, #32
 800fcb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2220      	movs	r2, #32
 800fcba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2200      	movs	r2, #0
 800fcce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fcd2:	2300      	movs	r3, #0
}
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	3758      	adds	r7, #88	@ 0x58
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	bd80      	pop	{r7, pc}

0800fcdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b084      	sub	sp, #16
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	603b      	str	r3, [r7, #0]
 800fce8:	4613      	mov	r3, r2
 800fcea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fcec:	e04f      	b.n	800fd8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fcee:	69bb      	ldr	r3, [r7, #24]
 800fcf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcf4:	d04b      	beq.n	800fd8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fcf6:	f7f4 fa69 	bl	80041cc <HAL_GetTick>
 800fcfa:	4602      	mov	r2, r0
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	1ad3      	subs	r3, r2, r3
 800fd00:	69ba      	ldr	r2, [r7, #24]
 800fd02:	429a      	cmp	r2, r3
 800fd04:	d302      	bcc.n	800fd0c <UART_WaitOnFlagUntilTimeout+0x30>
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d101      	bne.n	800fd10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fd0c:	2303      	movs	r3, #3
 800fd0e:	e04e      	b.n	800fdae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	f003 0304 	and.w	r3, r3, #4
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d037      	beq.n	800fd8e <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	2b80      	cmp	r3, #128	@ 0x80
 800fd22:	d034      	beq.n	800fd8e <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd24:	68bb      	ldr	r3, [r7, #8]
 800fd26:	2b40      	cmp	r3, #64	@ 0x40
 800fd28:	d031      	beq.n	800fd8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	69db      	ldr	r3, [r3, #28]
 800fd30:	f003 0308 	and.w	r3, r3, #8
 800fd34:	2b08      	cmp	r3, #8
 800fd36:	d110      	bne.n	800fd5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	2208      	movs	r2, #8
 800fd3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fd40:	68f8      	ldr	r0, [r7, #12]
 800fd42:	f000 f921 	bl	800ff88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	2208      	movs	r2, #8
 800fd4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	2200      	movs	r2, #0
 800fd52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fd56:	2301      	movs	r3, #1
 800fd58:	e029      	b.n	800fdae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	69db      	ldr	r3, [r3, #28]
 800fd60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fd64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd68:	d111      	bne.n	800fd8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fd72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fd74:	68f8      	ldr	r0, [r7, #12]
 800fd76:	f000 f907 	bl	800ff88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	2220      	movs	r2, #32
 800fd7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	2200      	movs	r2, #0
 800fd86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fd8a:	2303      	movs	r3, #3
 800fd8c:	e00f      	b.n	800fdae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	69da      	ldr	r2, [r3, #28]
 800fd94:	68bb      	ldr	r3, [r7, #8]
 800fd96:	4013      	ands	r3, r2
 800fd98:	68ba      	ldr	r2, [r7, #8]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	bf0c      	ite	eq
 800fd9e:	2301      	moveq	r3, #1
 800fda0:	2300      	movne	r3, #0
 800fda2:	b2db      	uxtb	r3, r3
 800fda4:	461a      	mov	r2, r3
 800fda6:	79fb      	ldrb	r3, [r7, #7]
 800fda8:	429a      	cmp	r2, r3
 800fdaa:	d0a0      	beq.n	800fcee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fdac:	2300      	movs	r3, #0
}
 800fdae:	4618      	mov	r0, r3
 800fdb0:	3710      	adds	r7, #16
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	bd80      	pop	{r7, pc}
	...

0800fdb8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b096      	sub	sp, #88	@ 0x58
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	60f8      	str	r0, [r7, #12]
 800fdc0:	60b9      	str	r1, [r7, #8]
 800fdc2:	4613      	mov	r3, r2
 800fdc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	68ba      	ldr	r2, [r7, #8]
 800fdca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	88fa      	ldrh	r2, [r7, #6]
 800fdd0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	2222      	movs	r2, #34	@ 0x22
 800fde0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d02d      	beq.n	800fe4a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fdf4:	4a40      	ldr	r2, [pc, #256]	@ (800fef8 <UART_Start_Receive_DMA+0x140>)
 800fdf6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fdfe:	4a3f      	ldr	r2, [pc, #252]	@ (800fefc <UART_Start_Receive_DMA+0x144>)
 800fe00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe08:	4a3d      	ldr	r2, [pc, #244]	@ (800ff00 <UART_Start_Receive_DMA+0x148>)
 800fe0a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe12:	2200      	movs	r2, #0
 800fe14:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	3324      	adds	r3, #36	@ 0x24
 800fe22:	4619      	mov	r1, r3
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe28:	461a      	mov	r2, r3
 800fe2a:	88fb      	ldrh	r3, [r7, #6]
 800fe2c:	f7f4 feee 	bl	8004c0c <HAL_DMA_Start_IT>
 800fe30:	4603      	mov	r3, r0
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d009      	beq.n	800fe4a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	2210      	movs	r2, #16
 800fe3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	2220      	movs	r2, #32
 800fe42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800fe46:	2301      	movs	r3, #1
 800fe48:	e051      	b.n	800feee <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	691b      	ldr	r3, [r3, #16]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d018      	beq.n	800fe84 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe5a:	e853 3f00 	ldrex	r3, [r3]
 800fe5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fe60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fe66:	657b      	str	r3, [r7, #84]	@ 0x54
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	461a      	mov	r2, r3
 800fe6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fe72:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe74:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fe76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fe78:	e841 2300 	strex	r3, r2, [r1]
 800fe7c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800fe7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d1e6      	bne.n	800fe52 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	3308      	adds	r3, #8
 800fe8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe8e:	e853 3f00 	ldrex	r3, [r3]
 800fe92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fe94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe96:	f043 0301 	orr.w	r3, r3, #1
 800fe9a:	653b      	str	r3, [r7, #80]	@ 0x50
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	3308      	adds	r3, #8
 800fea2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fea4:	637a      	str	r2, [r7, #52]	@ 0x34
 800fea6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fea8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800feaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800feac:	e841 2300 	strex	r3, r2, [r1]
 800feb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800feb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d1e5      	bne.n	800fe84 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	3308      	adds	r3, #8
 800febe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	e853 3f00 	ldrex	r3, [r3]
 800fec6:	613b      	str	r3, [r7, #16]
   return(result);
 800fec8:	693b      	ldr	r3, [r7, #16]
 800feca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fece:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	3308      	adds	r3, #8
 800fed6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fed8:	623a      	str	r2, [r7, #32]
 800feda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fedc:	69f9      	ldr	r1, [r7, #28]
 800fede:	6a3a      	ldr	r2, [r7, #32]
 800fee0:	e841 2300 	strex	r3, r2, [r1]
 800fee4:	61bb      	str	r3, [r7, #24]
   return(result);
 800fee6:	69bb      	ldr	r3, [r7, #24]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d1e5      	bne.n	800feb8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800feec:	2300      	movs	r3, #0
}
 800feee:	4618      	mov	r0, r3
 800fef0:	3758      	adds	r7, #88	@ 0x58
 800fef2:	46bd      	mov	sp, r7
 800fef4:	bd80      	pop	{r7, pc}
 800fef6:	bf00      	nop
 800fef8:	08010055 	.word	0x08010055
 800fefc:	0801017d 	.word	0x0801017d
 800ff00:	080101bb 	.word	0x080101bb

0800ff04 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ff04:	b480      	push	{r7}
 800ff06:	b08f      	sub	sp, #60	@ 0x3c
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff12:	6a3b      	ldr	r3, [r7, #32]
 800ff14:	e853 3f00 	ldrex	r3, [r3]
 800ff18:	61fb      	str	r3, [r7, #28]
   return(result);
 800ff1a:	69fb      	ldr	r3, [r7, #28]
 800ff1c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ff20:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	461a      	mov	r2, r3
 800ff28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ff2c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ff30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ff32:	e841 2300 	strex	r3, r2, [r1]
 800ff36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ff38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d1e6      	bne.n	800ff0c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	3308      	adds	r3, #8
 800ff44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	e853 3f00 	ldrex	r3, [r3]
 800ff4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ff4e:	68bb      	ldr	r3, [r7, #8]
 800ff50:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ff54:	633b      	str	r3, [r7, #48]	@ 0x30
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	3308      	adds	r3, #8
 800ff5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff5e:	61ba      	str	r2, [r7, #24]
 800ff60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff62:	6979      	ldr	r1, [r7, #20]
 800ff64:	69ba      	ldr	r2, [r7, #24]
 800ff66:	e841 2300 	strex	r3, r2, [r1]
 800ff6a:	613b      	str	r3, [r7, #16]
   return(result);
 800ff6c:	693b      	ldr	r3, [r7, #16]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d1e5      	bne.n	800ff3e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	2220      	movs	r2, #32
 800ff76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ff7a:	bf00      	nop
 800ff7c:	373c      	adds	r7, #60	@ 0x3c
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff84:	4770      	bx	lr
	...

0800ff88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ff88:	b480      	push	{r7}
 800ff8a:	b095      	sub	sp, #84	@ 0x54
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff98:	e853 3f00 	ldrex	r3, [r3]
 800ff9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ff9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ffa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	461a      	mov	r2, r3
 800ffac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffae:	643b      	str	r3, [r7, #64]	@ 0x40
 800ffb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ffb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ffb6:	e841 2300 	strex	r3, r2, [r1]
 800ffba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ffbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d1e6      	bne.n	800ff90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	3308      	adds	r3, #8
 800ffc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffca:	6a3b      	ldr	r3, [r7, #32]
 800ffcc:	e853 3f00 	ldrex	r3, [r3]
 800ffd0:	61fb      	str	r3, [r7, #28]
   return(result);
 800ffd2:	69fa      	ldr	r2, [r7, #28]
 800ffd4:	4b1e      	ldr	r3, [pc, #120]	@ (8010050 <UART_EndRxTransfer+0xc8>)
 800ffd6:	4013      	ands	r3, r2
 800ffd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	3308      	adds	r3, #8
 800ffe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ffe2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ffe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ffe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ffea:	e841 2300 	strex	r3, r2, [r1]
 800ffee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d1e5      	bne.n	800ffc2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fffa:	2b01      	cmp	r3, #1
 800fffc:	d118      	bne.n	8010030 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	e853 3f00 	ldrex	r3, [r3]
 801000a:	60bb      	str	r3, [r7, #8]
   return(result);
 801000c:	68bb      	ldr	r3, [r7, #8]
 801000e:	f023 0310 	bic.w	r3, r3, #16
 8010012:	647b      	str	r3, [r7, #68]	@ 0x44
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	461a      	mov	r2, r3
 801001a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801001c:	61bb      	str	r3, [r7, #24]
 801001e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010020:	6979      	ldr	r1, [r7, #20]
 8010022:	69ba      	ldr	r2, [r7, #24]
 8010024:	e841 2300 	strex	r3, r2, [r1]
 8010028:	613b      	str	r3, [r7, #16]
   return(result);
 801002a:	693b      	ldr	r3, [r7, #16]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d1e6      	bne.n	800fffe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	2220      	movs	r2, #32
 8010034:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	2200      	movs	r2, #0
 801003c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	2200      	movs	r2, #0
 8010042:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010044:	bf00      	nop
 8010046:	3754      	adds	r7, #84	@ 0x54
 8010048:	46bd      	mov	sp, r7
 801004a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004e:	4770      	bx	lr
 8010050:	effffffe 	.word	0xeffffffe

08010054 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b09c      	sub	sp, #112	@ 0x70
 8010058:	af00      	add	r7, sp, #0
 801005a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010060:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	69db      	ldr	r3, [r3, #28]
 8010066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801006a:	d071      	beq.n	8010150 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 801006c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801006e:	2200      	movs	r2, #0
 8010070:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010074:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801007a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801007c:	e853 3f00 	ldrex	r3, [r3]
 8010080:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010088:	66bb      	str	r3, [r7, #104]	@ 0x68
 801008a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	461a      	mov	r2, r3
 8010090:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010092:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010094:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010096:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010098:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801009a:	e841 2300 	strex	r3, r2, [r1]
 801009e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80100a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d1e6      	bne.n	8010074 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80100a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	3308      	adds	r3, #8
 80100ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100b0:	e853 3f00 	ldrex	r3, [r3]
 80100b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80100b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100b8:	f023 0301 	bic.w	r3, r3, #1
 80100bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80100be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	3308      	adds	r3, #8
 80100c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80100c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80100c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80100cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80100ce:	e841 2300 	strex	r3, r2, [r1]
 80100d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80100d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d1e5      	bne.n	80100a6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80100da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	3308      	adds	r3, #8
 80100e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e4:	e853 3f00 	ldrex	r3, [r3]
 80100e8:	623b      	str	r3, [r7, #32]
   return(result);
 80100ea:	6a3b      	ldr	r3, [r7, #32]
 80100ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80100f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80100f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	3308      	adds	r3, #8
 80100f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80100fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80100fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010102:	e841 2300 	strex	r3, r2, [r1]
 8010106:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801010a:	2b00      	cmp	r3, #0
 801010c:	d1e5      	bne.n	80100da <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801010e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010110:	2220      	movs	r2, #32
 8010112:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010116:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801011a:	2b01      	cmp	r3, #1
 801011c:	d118      	bne.n	8010150 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801011e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010124:	693b      	ldr	r3, [r7, #16]
 8010126:	e853 3f00 	ldrex	r3, [r3]
 801012a:	60fb      	str	r3, [r7, #12]
   return(result);
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	f023 0310 	bic.w	r3, r3, #16
 8010132:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010134:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	461a      	mov	r2, r3
 801013a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801013c:	61fb      	str	r3, [r7, #28]
 801013e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010140:	69b9      	ldr	r1, [r7, #24]
 8010142:	69fa      	ldr	r2, [r7, #28]
 8010144:	e841 2300 	strex	r3, r2, [r1]
 8010148:	617b      	str	r3, [r7, #20]
   return(result);
 801014a:	697b      	ldr	r3, [r7, #20]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d1e6      	bne.n	801011e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010150:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010152:	2200      	movs	r2, #0
 8010154:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801015a:	2b01      	cmp	r3, #1
 801015c:	d107      	bne.n	801016e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801015e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010160:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010164:	4619      	mov	r1, r3
 8010166:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010168:	f7f0 fff8 	bl	800115c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801016c:	e002      	b.n	8010174 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 801016e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010170:	f7fe fee2 	bl	800ef38 <HAL_UART_RxCpltCallback>
}
 8010174:	bf00      	nop
 8010176:	3770      	adds	r7, #112	@ 0x70
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}

0801017c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b084      	sub	sp, #16
 8010180:	af00      	add	r7, sp, #0
 8010182:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010188:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	2201      	movs	r2, #1
 801018e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010194:	2b01      	cmp	r3, #1
 8010196:	d109      	bne.n	80101ac <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801019e:	085b      	lsrs	r3, r3, #1
 80101a0:	b29b      	uxth	r3, r3
 80101a2:	4619      	mov	r1, r3
 80101a4:	68f8      	ldr	r0, [r7, #12]
 80101a6:	f7f0 ffd9 	bl	800115c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80101aa:	e002      	b.n	80101b2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80101ac:	68f8      	ldr	r0, [r7, #12]
 80101ae:	f7fe fecd 	bl	800ef4c <HAL_UART_RxHalfCpltCallback>
}
 80101b2:	bf00      	nop
 80101b4:	3710      	adds	r7, #16
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}

080101ba <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80101ba:	b580      	push	{r7, lr}
 80101bc:	b086      	sub	sp, #24
 80101be:	af00      	add	r7, sp, #0
 80101c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101c6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80101c8:	697b      	ldr	r3, [r7, #20]
 80101ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80101ce:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80101d0:	697b      	ldr	r3, [r7, #20]
 80101d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80101d6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	689b      	ldr	r3, [r3, #8]
 80101de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101e2:	2b80      	cmp	r3, #128	@ 0x80
 80101e4:	d109      	bne.n	80101fa <UART_DMAError+0x40>
 80101e6:	693b      	ldr	r3, [r7, #16]
 80101e8:	2b21      	cmp	r3, #33	@ 0x21
 80101ea:	d106      	bne.n	80101fa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80101ec:	697b      	ldr	r3, [r7, #20]
 80101ee:	2200      	movs	r2, #0
 80101f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80101f4:	6978      	ldr	r0, [r7, #20]
 80101f6:	f7ff fe85 	bl	800ff04 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	689b      	ldr	r3, [r3, #8]
 8010200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010204:	2b40      	cmp	r3, #64	@ 0x40
 8010206:	d109      	bne.n	801021c <UART_DMAError+0x62>
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	2b22      	cmp	r3, #34	@ 0x22
 801020c:	d106      	bne.n	801021c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801020e:	697b      	ldr	r3, [r7, #20]
 8010210:	2200      	movs	r2, #0
 8010212:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010216:	6978      	ldr	r0, [r7, #20]
 8010218:	f7ff feb6 	bl	800ff88 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010222:	f043 0210 	orr.w	r2, r3, #16
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801022c:	6978      	ldr	r0, [r7, #20]
 801022e:	f7fe fe97 	bl	800ef60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010232:	bf00      	nop
 8010234:	3718      	adds	r7, #24
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}

0801023a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801023a:	b580      	push	{r7, lr}
 801023c:	b084      	sub	sp, #16
 801023e:	af00      	add	r7, sp, #0
 8010240:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010246:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	2200      	movs	r2, #0
 801024c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010250:	68f8      	ldr	r0, [r7, #12]
 8010252:	f7fe fe85 	bl	800ef60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010256:	bf00      	nop
 8010258:	3710      	adds	r7, #16
 801025a:	46bd      	mov	sp, r7
 801025c:	bd80      	pop	{r7, pc}

0801025e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801025e:	b580      	push	{r7, lr}
 8010260:	b088      	sub	sp, #32
 8010262:	af00      	add	r7, sp, #0
 8010264:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	e853 3f00 	ldrex	r3, [r3]
 8010272:	60bb      	str	r3, [r7, #8]
   return(result);
 8010274:	68bb      	ldr	r3, [r7, #8]
 8010276:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801027a:	61fb      	str	r3, [r7, #28]
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	461a      	mov	r2, r3
 8010282:	69fb      	ldr	r3, [r7, #28]
 8010284:	61bb      	str	r3, [r7, #24]
 8010286:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010288:	6979      	ldr	r1, [r7, #20]
 801028a:	69ba      	ldr	r2, [r7, #24]
 801028c:	e841 2300 	strex	r3, r2, [r1]
 8010290:	613b      	str	r3, [r7, #16]
   return(result);
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d1e6      	bne.n	8010266 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2220      	movs	r2, #32
 801029c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2200      	movs	r2, #0
 80102a4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80102a6:	6878      	ldr	r0, [r7, #4]
 80102a8:	f7fe fe3c 	bl	800ef24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80102ac:	bf00      	nop
 80102ae:	3720      	adds	r7, #32
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}

080102b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80102b4:	b480      	push	{r7}
 80102b6:	b083      	sub	sp, #12
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80102bc:	bf00      	nop
 80102be:	370c      	adds	r7, #12
 80102c0:	46bd      	mov	sp, r7
 80102c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c6:	4770      	bx	lr

080102c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80102c8:	b480      	push	{r7}
 80102ca:	b083      	sub	sp, #12
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80102d0:	bf00      	nop
 80102d2:	370c      	adds	r7, #12
 80102d4:	46bd      	mov	sp, r7
 80102d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102da:	4770      	bx	lr

080102dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80102dc:	b480      	push	{r7}
 80102de:	b083      	sub	sp, #12
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80102e4:	bf00      	nop
 80102e6:	370c      	adds	r7, #12
 80102e8:	46bd      	mov	sp, r7
 80102ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ee:	4770      	bx	lr

080102f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80102f0:	b480      	push	{r7}
 80102f2:	b085      	sub	sp, #20
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80102fe:	2b01      	cmp	r3, #1
 8010300:	d101      	bne.n	8010306 <HAL_UARTEx_DisableFifoMode+0x16>
 8010302:	2302      	movs	r3, #2
 8010304:	e027      	b.n	8010356 <HAL_UARTEx_DisableFifoMode+0x66>
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	2201      	movs	r2, #1
 801030a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	2224      	movs	r2, #36	@ 0x24
 8010312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	681a      	ldr	r2, [r3, #0]
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	f022 0201 	bic.w	r2, r2, #1
 801032c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010334:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	2200      	movs	r2, #0
 801033a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	68fa      	ldr	r2, [r7, #12]
 8010342:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2220      	movs	r2, #32
 8010348:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2200      	movs	r2, #0
 8010350:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010354:	2300      	movs	r3, #0
}
 8010356:	4618      	mov	r0, r3
 8010358:	3714      	adds	r7, #20
 801035a:	46bd      	mov	sp, r7
 801035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010360:	4770      	bx	lr

08010362 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010362:	b580      	push	{r7, lr}
 8010364:	b084      	sub	sp, #16
 8010366:	af00      	add	r7, sp, #0
 8010368:	6078      	str	r0, [r7, #4]
 801036a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010372:	2b01      	cmp	r3, #1
 8010374:	d101      	bne.n	801037a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010376:	2302      	movs	r3, #2
 8010378:	e02d      	b.n	80103d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	2201      	movs	r2, #1
 801037e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2224      	movs	r2, #36	@ 0x24
 8010386:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	681a      	ldr	r2, [r3, #0]
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	f022 0201 	bic.w	r2, r2, #1
 80103a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	689b      	ldr	r3, [r3, #8]
 80103a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	683a      	ldr	r2, [r7, #0]
 80103b2:	430a      	orrs	r2, r1
 80103b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80103b6:	6878      	ldr	r0, [r7, #4]
 80103b8:	f000 f8a4 	bl	8010504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	68fa      	ldr	r2, [r7, #12]
 80103c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2220      	movs	r2, #32
 80103c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2200      	movs	r2, #0
 80103d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80103d4:	2300      	movs	r3, #0
}
 80103d6:	4618      	mov	r0, r3
 80103d8:	3710      	adds	r7, #16
 80103da:	46bd      	mov	sp, r7
 80103dc:	bd80      	pop	{r7, pc}

080103de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80103de:	b580      	push	{r7, lr}
 80103e0:	b084      	sub	sp, #16
 80103e2:	af00      	add	r7, sp, #0
 80103e4:	6078      	str	r0, [r7, #4]
 80103e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80103ee:	2b01      	cmp	r3, #1
 80103f0:	d101      	bne.n	80103f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80103f2:	2302      	movs	r3, #2
 80103f4:	e02d      	b.n	8010452 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	2201      	movs	r2, #1
 80103fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	2224      	movs	r2, #36	@ 0x24
 8010402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	681a      	ldr	r2, [r3, #0]
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	f022 0201 	bic.w	r2, r2, #1
 801041c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	689b      	ldr	r3, [r3, #8]
 8010424:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	683a      	ldr	r2, [r7, #0]
 801042e:	430a      	orrs	r2, r1
 8010430:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010432:	6878      	ldr	r0, [r7, #4]
 8010434:	f000 f866 	bl	8010504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	68fa      	ldr	r2, [r7, #12]
 801043e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2220      	movs	r2, #32
 8010444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2200      	movs	r2, #0
 801044c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010450:	2300      	movs	r3, #0
}
 8010452:	4618      	mov	r0, r3
 8010454:	3710      	adds	r7, #16
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}

0801045a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801045a:	b580      	push	{r7, lr}
 801045c:	b08c      	sub	sp, #48	@ 0x30
 801045e:	af00      	add	r7, sp, #0
 8010460:	60f8      	str	r0, [r7, #12]
 8010462:	60b9      	str	r1, [r7, #8]
 8010464:	4613      	mov	r3, r2
 8010466:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801046e:	2b20      	cmp	r3, #32
 8010470:	d142      	bne.n	80104f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8010472:	68bb      	ldr	r3, [r7, #8]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d002      	beq.n	801047e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8010478:	88fb      	ldrh	r3, [r7, #6]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d101      	bne.n	8010482 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801047e:	2301      	movs	r3, #1
 8010480:	e03b      	b.n	80104fa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	2201      	movs	r2, #1
 8010486:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	2200      	movs	r2, #0
 801048c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801048e:	88fb      	ldrh	r3, [r7, #6]
 8010490:	461a      	mov	r2, r3
 8010492:	68b9      	ldr	r1, [r7, #8]
 8010494:	68f8      	ldr	r0, [r7, #12]
 8010496:	f7ff fc8f 	bl	800fdb8 <UART_Start_Receive_DMA>
 801049a:	4603      	mov	r3, r0
 801049c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80104a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d124      	bne.n	80104f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80104ac:	2b01      	cmp	r3, #1
 80104ae:	d11d      	bne.n	80104ec <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	2210      	movs	r2, #16
 80104b6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104be:	69bb      	ldr	r3, [r7, #24]
 80104c0:	e853 3f00 	ldrex	r3, [r3]
 80104c4:	617b      	str	r3, [r7, #20]
   return(result);
 80104c6:	697b      	ldr	r3, [r7, #20]
 80104c8:	f043 0310 	orr.w	r3, r3, #16
 80104cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	461a      	mov	r2, r3
 80104d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80104d8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104da:	6a39      	ldr	r1, [r7, #32]
 80104dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80104de:	e841 2300 	strex	r3, r2, [r1]
 80104e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80104e4:	69fb      	ldr	r3, [r7, #28]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d1e6      	bne.n	80104b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80104ea:	e002      	b.n	80104f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80104ec:	2301      	movs	r3, #1
 80104ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80104f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80104f6:	e000      	b.n	80104fa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80104f8:	2302      	movs	r3, #2
  }
}
 80104fa:	4618      	mov	r0, r3
 80104fc:	3730      	adds	r7, #48	@ 0x30
 80104fe:	46bd      	mov	sp, r7
 8010500:	bd80      	pop	{r7, pc}
	...

08010504 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010504:	b480      	push	{r7}
 8010506:	b085      	sub	sp, #20
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010510:	2b00      	cmp	r3, #0
 8010512:	d108      	bne.n	8010526 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2201      	movs	r2, #1
 8010518:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2201      	movs	r2, #1
 8010520:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010524:	e031      	b.n	801058a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010526:	2310      	movs	r3, #16
 8010528:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801052a:	2310      	movs	r3, #16
 801052c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	689b      	ldr	r3, [r3, #8]
 8010534:	0e5b      	lsrs	r3, r3, #25
 8010536:	b2db      	uxtb	r3, r3
 8010538:	f003 0307 	and.w	r3, r3, #7
 801053c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	689b      	ldr	r3, [r3, #8]
 8010544:	0f5b      	lsrs	r3, r3, #29
 8010546:	b2db      	uxtb	r3, r3
 8010548:	f003 0307 	and.w	r3, r3, #7
 801054c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801054e:	7bbb      	ldrb	r3, [r7, #14]
 8010550:	7b3a      	ldrb	r2, [r7, #12]
 8010552:	4911      	ldr	r1, [pc, #68]	@ (8010598 <UARTEx_SetNbDataToProcess+0x94>)
 8010554:	5c8a      	ldrb	r2, [r1, r2]
 8010556:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801055a:	7b3a      	ldrb	r2, [r7, #12]
 801055c:	490f      	ldr	r1, [pc, #60]	@ (801059c <UARTEx_SetNbDataToProcess+0x98>)
 801055e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010560:	fb93 f3f2 	sdiv	r3, r3, r2
 8010564:	b29a      	uxth	r2, r3
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801056c:	7bfb      	ldrb	r3, [r7, #15]
 801056e:	7b7a      	ldrb	r2, [r7, #13]
 8010570:	4909      	ldr	r1, [pc, #36]	@ (8010598 <UARTEx_SetNbDataToProcess+0x94>)
 8010572:	5c8a      	ldrb	r2, [r1, r2]
 8010574:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010578:	7b7a      	ldrb	r2, [r7, #13]
 801057a:	4908      	ldr	r1, [pc, #32]	@ (801059c <UARTEx_SetNbDataToProcess+0x98>)
 801057c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801057e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010582:	b29a      	uxth	r2, r3
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801058a:	bf00      	nop
 801058c:	3714      	adds	r7, #20
 801058e:	46bd      	mov	sp, r7
 8010590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010594:	4770      	bx	lr
 8010596:	bf00      	nop
 8010598:	08015f50 	.word	0x08015f50
 801059c:	08015f58 	.word	0x08015f58

080105a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80105a0:	b084      	sub	sp, #16
 80105a2:	b580      	push	{r7, lr}
 80105a4:	b084      	sub	sp, #16
 80105a6:	af00      	add	r7, sp, #0
 80105a8:	6078      	str	r0, [r7, #4]
 80105aa:	f107 001c 	add.w	r0, r7, #28
 80105ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80105b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80105b6:	2b01      	cmp	r3, #1
 80105b8:	d121      	bne.n	80105fe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	68da      	ldr	r2, [r3, #12]
 80105ca:	4b2c      	ldr	r3, [pc, #176]	@ (801067c <USB_CoreInit+0xdc>)
 80105cc:	4013      	ands	r3, r2
 80105ce:	687a      	ldr	r2, [r7, #4]
 80105d0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	68db      	ldr	r3, [r3, #12]
 80105d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80105de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80105e2:	2b01      	cmp	r3, #1
 80105e4:	d105      	bne.n	80105f2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	68db      	ldr	r3, [r3, #12]
 80105ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80105f2:	6878      	ldr	r0, [r7, #4]
 80105f4:	f001 fafa 	bl	8011bec <USB_CoreReset>
 80105f8:	4603      	mov	r3, r0
 80105fa:	73fb      	strb	r3, [r7, #15]
 80105fc:	e01b      	b.n	8010636 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	68db      	ldr	r3, [r3, #12]
 8010602:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f001 faee 	bl	8011bec <USB_CoreReset>
 8010610:	4603      	mov	r3, r0
 8010612:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010614:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010618:	2b00      	cmp	r3, #0
 801061a:	d106      	bne.n	801062a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010620:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	639a      	str	r2, [r3, #56]	@ 0x38
 8010628:	e005      	b.n	8010636 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801062e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8010636:	7fbb      	ldrb	r3, [r7, #30]
 8010638:	2b01      	cmp	r3, #1
 801063a:	d116      	bne.n	801066a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010640:	b29a      	uxth	r2, r3
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801064a:	4b0d      	ldr	r3, [pc, #52]	@ (8010680 <USB_CoreInit+0xe0>)
 801064c:	4313      	orrs	r3, r2
 801064e:	687a      	ldr	r2, [r7, #4]
 8010650:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	689b      	ldr	r3, [r3, #8]
 8010656:	f043 0206 	orr.w	r2, r3, #6
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	689b      	ldr	r3, [r3, #8]
 8010662:	f043 0220 	orr.w	r2, r3, #32
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801066a:	7bfb      	ldrb	r3, [r7, #15]
}
 801066c:	4618      	mov	r0, r3
 801066e:	3710      	adds	r7, #16
 8010670:	46bd      	mov	sp, r7
 8010672:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010676:	b004      	add	sp, #16
 8010678:	4770      	bx	lr
 801067a:	bf00      	nop
 801067c:	ffbdffbf 	.word	0xffbdffbf
 8010680:	03ee0000 	.word	0x03ee0000

08010684 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8010684:	b480      	push	{r7}
 8010686:	b087      	sub	sp, #28
 8010688:	af00      	add	r7, sp, #0
 801068a:	60f8      	str	r0, [r7, #12]
 801068c:	60b9      	str	r1, [r7, #8]
 801068e:	4613      	mov	r3, r2
 8010690:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8010692:	79fb      	ldrb	r3, [r7, #7]
 8010694:	2b02      	cmp	r3, #2
 8010696:	d165      	bne.n	8010764 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8010698:	68bb      	ldr	r3, [r7, #8]
 801069a:	4a41      	ldr	r2, [pc, #260]	@ (80107a0 <USB_SetTurnaroundTime+0x11c>)
 801069c:	4293      	cmp	r3, r2
 801069e:	d906      	bls.n	80106ae <USB_SetTurnaroundTime+0x2a>
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	4a40      	ldr	r2, [pc, #256]	@ (80107a4 <USB_SetTurnaroundTime+0x120>)
 80106a4:	4293      	cmp	r3, r2
 80106a6:	d202      	bcs.n	80106ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80106a8:	230f      	movs	r3, #15
 80106aa:	617b      	str	r3, [r7, #20]
 80106ac:	e062      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80106ae:	68bb      	ldr	r3, [r7, #8]
 80106b0:	4a3c      	ldr	r2, [pc, #240]	@ (80107a4 <USB_SetTurnaroundTime+0x120>)
 80106b2:	4293      	cmp	r3, r2
 80106b4:	d306      	bcc.n	80106c4 <USB_SetTurnaroundTime+0x40>
 80106b6:	68bb      	ldr	r3, [r7, #8]
 80106b8:	4a3b      	ldr	r2, [pc, #236]	@ (80107a8 <USB_SetTurnaroundTime+0x124>)
 80106ba:	4293      	cmp	r3, r2
 80106bc:	d202      	bcs.n	80106c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80106be:	230e      	movs	r3, #14
 80106c0:	617b      	str	r3, [r7, #20]
 80106c2:	e057      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80106c4:	68bb      	ldr	r3, [r7, #8]
 80106c6:	4a38      	ldr	r2, [pc, #224]	@ (80107a8 <USB_SetTurnaroundTime+0x124>)
 80106c8:	4293      	cmp	r3, r2
 80106ca:	d306      	bcc.n	80106da <USB_SetTurnaroundTime+0x56>
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	4a37      	ldr	r2, [pc, #220]	@ (80107ac <USB_SetTurnaroundTime+0x128>)
 80106d0:	4293      	cmp	r3, r2
 80106d2:	d202      	bcs.n	80106da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80106d4:	230d      	movs	r3, #13
 80106d6:	617b      	str	r3, [r7, #20]
 80106d8:	e04c      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	4a33      	ldr	r2, [pc, #204]	@ (80107ac <USB_SetTurnaroundTime+0x128>)
 80106de:	4293      	cmp	r3, r2
 80106e0:	d306      	bcc.n	80106f0 <USB_SetTurnaroundTime+0x6c>
 80106e2:	68bb      	ldr	r3, [r7, #8]
 80106e4:	4a32      	ldr	r2, [pc, #200]	@ (80107b0 <USB_SetTurnaroundTime+0x12c>)
 80106e6:	4293      	cmp	r3, r2
 80106e8:	d802      	bhi.n	80106f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80106ea:	230c      	movs	r3, #12
 80106ec:	617b      	str	r3, [r7, #20]
 80106ee:	e041      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80106f0:	68bb      	ldr	r3, [r7, #8]
 80106f2:	4a2f      	ldr	r2, [pc, #188]	@ (80107b0 <USB_SetTurnaroundTime+0x12c>)
 80106f4:	4293      	cmp	r3, r2
 80106f6:	d906      	bls.n	8010706 <USB_SetTurnaroundTime+0x82>
 80106f8:	68bb      	ldr	r3, [r7, #8]
 80106fa:	4a2e      	ldr	r2, [pc, #184]	@ (80107b4 <USB_SetTurnaroundTime+0x130>)
 80106fc:	4293      	cmp	r3, r2
 80106fe:	d802      	bhi.n	8010706 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8010700:	230b      	movs	r3, #11
 8010702:	617b      	str	r3, [r7, #20]
 8010704:	e036      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8010706:	68bb      	ldr	r3, [r7, #8]
 8010708:	4a2a      	ldr	r2, [pc, #168]	@ (80107b4 <USB_SetTurnaroundTime+0x130>)
 801070a:	4293      	cmp	r3, r2
 801070c:	d906      	bls.n	801071c <USB_SetTurnaroundTime+0x98>
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	4a29      	ldr	r2, [pc, #164]	@ (80107b8 <USB_SetTurnaroundTime+0x134>)
 8010712:	4293      	cmp	r3, r2
 8010714:	d802      	bhi.n	801071c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8010716:	230a      	movs	r3, #10
 8010718:	617b      	str	r3, [r7, #20]
 801071a:	e02b      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801071c:	68bb      	ldr	r3, [r7, #8]
 801071e:	4a26      	ldr	r2, [pc, #152]	@ (80107b8 <USB_SetTurnaroundTime+0x134>)
 8010720:	4293      	cmp	r3, r2
 8010722:	d906      	bls.n	8010732 <USB_SetTurnaroundTime+0xae>
 8010724:	68bb      	ldr	r3, [r7, #8]
 8010726:	4a25      	ldr	r2, [pc, #148]	@ (80107bc <USB_SetTurnaroundTime+0x138>)
 8010728:	4293      	cmp	r3, r2
 801072a:	d202      	bcs.n	8010732 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801072c:	2309      	movs	r3, #9
 801072e:	617b      	str	r3, [r7, #20]
 8010730:	e020      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8010732:	68bb      	ldr	r3, [r7, #8]
 8010734:	4a21      	ldr	r2, [pc, #132]	@ (80107bc <USB_SetTurnaroundTime+0x138>)
 8010736:	4293      	cmp	r3, r2
 8010738:	d306      	bcc.n	8010748 <USB_SetTurnaroundTime+0xc4>
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	4a20      	ldr	r2, [pc, #128]	@ (80107c0 <USB_SetTurnaroundTime+0x13c>)
 801073e:	4293      	cmp	r3, r2
 8010740:	d802      	bhi.n	8010748 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8010742:	2308      	movs	r3, #8
 8010744:	617b      	str	r3, [r7, #20]
 8010746:	e015      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8010748:	68bb      	ldr	r3, [r7, #8]
 801074a:	4a1d      	ldr	r2, [pc, #116]	@ (80107c0 <USB_SetTurnaroundTime+0x13c>)
 801074c:	4293      	cmp	r3, r2
 801074e:	d906      	bls.n	801075e <USB_SetTurnaroundTime+0xda>
 8010750:	68bb      	ldr	r3, [r7, #8]
 8010752:	4a1c      	ldr	r2, [pc, #112]	@ (80107c4 <USB_SetTurnaroundTime+0x140>)
 8010754:	4293      	cmp	r3, r2
 8010756:	d202      	bcs.n	801075e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8010758:	2307      	movs	r3, #7
 801075a:	617b      	str	r3, [r7, #20]
 801075c:	e00a      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801075e:	2306      	movs	r3, #6
 8010760:	617b      	str	r3, [r7, #20]
 8010762:	e007      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8010764:	79fb      	ldrb	r3, [r7, #7]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d102      	bne.n	8010770 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801076a:	2309      	movs	r3, #9
 801076c:	617b      	str	r3, [r7, #20]
 801076e:	e001      	b.n	8010774 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8010770:	2309      	movs	r3, #9
 8010772:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	68db      	ldr	r3, [r3, #12]
 8010778:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	68da      	ldr	r2, [r3, #12]
 8010784:	697b      	ldr	r3, [r7, #20]
 8010786:	029b      	lsls	r3, r3, #10
 8010788:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801078c:	431a      	orrs	r2, r3
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010792:	2300      	movs	r3, #0
}
 8010794:	4618      	mov	r0, r3
 8010796:	371c      	adds	r7, #28
 8010798:	46bd      	mov	sp, r7
 801079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079e:	4770      	bx	lr
 80107a0:	00d8acbf 	.word	0x00d8acbf
 80107a4:	00e4e1c0 	.word	0x00e4e1c0
 80107a8:	00f42400 	.word	0x00f42400
 80107ac:	01067380 	.word	0x01067380
 80107b0:	011a499f 	.word	0x011a499f
 80107b4:	01312cff 	.word	0x01312cff
 80107b8:	014ca43f 	.word	0x014ca43f
 80107bc:	016e3600 	.word	0x016e3600
 80107c0:	01a6ab1f 	.word	0x01a6ab1f
 80107c4:	01e84800 	.word	0x01e84800

080107c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	689b      	ldr	r3, [r3, #8]
 80107d4:	f043 0201 	orr.w	r2, r3, #1
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80107dc:	2300      	movs	r3, #0
}
 80107de:	4618      	mov	r0, r3
 80107e0:	370c      	adds	r7, #12
 80107e2:	46bd      	mov	sp, r7
 80107e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e8:	4770      	bx	lr

080107ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80107ea:	b480      	push	{r7}
 80107ec:	b083      	sub	sp, #12
 80107ee:	af00      	add	r7, sp, #0
 80107f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	689b      	ldr	r3, [r3, #8]
 80107f6:	f023 0201 	bic.w	r2, r3, #1
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80107fe:	2300      	movs	r3, #0
}
 8010800:	4618      	mov	r0, r3
 8010802:	370c      	adds	r7, #12
 8010804:	46bd      	mov	sp, r7
 8010806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080a:	4770      	bx	lr

0801080c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b084      	sub	sp, #16
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	460b      	mov	r3, r1
 8010816:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010818:	2300      	movs	r3, #0
 801081a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	68db      	ldr	r3, [r3, #12]
 8010820:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010828:	78fb      	ldrb	r3, [r7, #3]
 801082a:	2b01      	cmp	r3, #1
 801082c:	d115      	bne.n	801085a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	68db      	ldr	r3, [r3, #12]
 8010832:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801083a:	200a      	movs	r0, #10
 801083c:	f7f3 fcd2 	bl	80041e4 <HAL_Delay>
      ms += 10U;
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	330a      	adds	r3, #10
 8010844:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010846:	6878      	ldr	r0, [r7, #4]
 8010848:	f001 f93f 	bl	8011aca <USB_GetMode>
 801084c:	4603      	mov	r3, r0
 801084e:	2b01      	cmp	r3, #1
 8010850:	d01e      	beq.n	8010890 <USB_SetCurrentMode+0x84>
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	2bc7      	cmp	r3, #199	@ 0xc7
 8010856:	d9f0      	bls.n	801083a <USB_SetCurrentMode+0x2e>
 8010858:	e01a      	b.n	8010890 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801085a:	78fb      	ldrb	r3, [r7, #3]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d115      	bne.n	801088c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	68db      	ldr	r3, [r3, #12]
 8010864:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801086c:	200a      	movs	r0, #10
 801086e:	f7f3 fcb9 	bl	80041e4 <HAL_Delay>
      ms += 10U;
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	330a      	adds	r3, #10
 8010876:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010878:	6878      	ldr	r0, [r7, #4]
 801087a:	f001 f926 	bl	8011aca <USB_GetMode>
 801087e:	4603      	mov	r3, r0
 8010880:	2b00      	cmp	r3, #0
 8010882:	d005      	beq.n	8010890 <USB_SetCurrentMode+0x84>
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	2bc7      	cmp	r3, #199	@ 0xc7
 8010888:	d9f0      	bls.n	801086c <USB_SetCurrentMode+0x60>
 801088a:	e001      	b.n	8010890 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801088c:	2301      	movs	r3, #1
 801088e:	e005      	b.n	801089c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	2bc8      	cmp	r3, #200	@ 0xc8
 8010894:	d101      	bne.n	801089a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8010896:	2301      	movs	r3, #1
 8010898:	e000      	b.n	801089c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801089a:	2300      	movs	r3, #0
}
 801089c:	4618      	mov	r0, r3
 801089e:	3710      	adds	r7, #16
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}

080108a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80108a4:	b084      	sub	sp, #16
 80108a6:	b580      	push	{r7, lr}
 80108a8:	b086      	sub	sp, #24
 80108aa:	af00      	add	r7, sp, #0
 80108ac:	6078      	str	r0, [r7, #4]
 80108ae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80108b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80108b6:	2300      	movs	r3, #0
 80108b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80108be:	2300      	movs	r3, #0
 80108c0:	613b      	str	r3, [r7, #16]
 80108c2:	e009      	b.n	80108d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80108c4:	687a      	ldr	r2, [r7, #4]
 80108c6:	693b      	ldr	r3, [r7, #16]
 80108c8:	3340      	adds	r3, #64	@ 0x40
 80108ca:	009b      	lsls	r3, r3, #2
 80108cc:	4413      	add	r3, r2
 80108ce:	2200      	movs	r2, #0
 80108d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80108d2:	693b      	ldr	r3, [r7, #16]
 80108d4:	3301      	adds	r3, #1
 80108d6:	613b      	str	r3, [r7, #16]
 80108d8:	693b      	ldr	r3, [r7, #16]
 80108da:	2b0e      	cmp	r3, #14
 80108dc:	d9f2      	bls.n	80108c4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80108de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d11c      	bne.n	8010920 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108ec:	685b      	ldr	r3, [r3, #4]
 80108ee:	68fa      	ldr	r2, [r7, #12]
 80108f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80108f4:	f043 0302 	orr.w	r3, r3, #2
 80108f8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108fe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	601a      	str	r2, [r3, #0]
 801091e:	e005      	b.n	801092c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010924:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010932:	461a      	mov	r2, r3
 8010934:	2300      	movs	r3, #0
 8010936:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010938:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801093c:	2b01      	cmp	r3, #1
 801093e:	d10d      	bne.n	801095c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010940:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010944:	2b00      	cmp	r3, #0
 8010946:	d104      	bne.n	8010952 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010948:	2100      	movs	r1, #0
 801094a:	6878      	ldr	r0, [r7, #4]
 801094c:	f000 f968 	bl	8010c20 <USB_SetDevSpeed>
 8010950:	e008      	b.n	8010964 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010952:	2101      	movs	r1, #1
 8010954:	6878      	ldr	r0, [r7, #4]
 8010956:	f000 f963 	bl	8010c20 <USB_SetDevSpeed>
 801095a:	e003      	b.n	8010964 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801095c:	2103      	movs	r1, #3
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	f000 f95e 	bl	8010c20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010964:	2110      	movs	r1, #16
 8010966:	6878      	ldr	r0, [r7, #4]
 8010968:	f000 f8fa 	bl	8010b60 <USB_FlushTxFifo>
 801096c:	4603      	mov	r3, r0
 801096e:	2b00      	cmp	r3, #0
 8010970:	d001      	beq.n	8010976 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8010972:	2301      	movs	r3, #1
 8010974:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010976:	6878      	ldr	r0, [r7, #4]
 8010978:	f000 f924 	bl	8010bc4 <USB_FlushRxFifo>
 801097c:	4603      	mov	r3, r0
 801097e:	2b00      	cmp	r3, #0
 8010980:	d001      	beq.n	8010986 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8010982:	2301      	movs	r3, #1
 8010984:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801098c:	461a      	mov	r2, r3
 801098e:	2300      	movs	r3, #0
 8010990:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010998:	461a      	mov	r2, r3
 801099a:	2300      	movs	r3, #0
 801099c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80109a4:	461a      	mov	r2, r3
 80109a6:	2300      	movs	r3, #0
 80109a8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80109aa:	2300      	movs	r3, #0
 80109ac:	613b      	str	r3, [r7, #16]
 80109ae:	e043      	b.n	8010a38 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	015a      	lsls	r2, r3, #5
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	4413      	add	r3, r2
 80109b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80109c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80109c6:	d118      	bne.n	80109fa <USB_DevInit+0x156>
    {
      if (i == 0U)
 80109c8:	693b      	ldr	r3, [r7, #16]
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d10a      	bne.n	80109e4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80109ce:	693b      	ldr	r3, [r7, #16]
 80109d0:	015a      	lsls	r2, r3, #5
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	4413      	add	r3, r2
 80109d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80109da:	461a      	mov	r2, r3
 80109dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80109e0:	6013      	str	r3, [r2, #0]
 80109e2:	e013      	b.n	8010a0c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80109e4:	693b      	ldr	r3, [r7, #16]
 80109e6:	015a      	lsls	r2, r3, #5
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	4413      	add	r3, r2
 80109ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80109f0:	461a      	mov	r2, r3
 80109f2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80109f6:	6013      	str	r3, [r2, #0]
 80109f8:	e008      	b.n	8010a0c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80109fa:	693b      	ldr	r3, [r7, #16]
 80109fc:	015a      	lsls	r2, r3, #5
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	4413      	add	r3, r2
 8010a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a06:	461a      	mov	r2, r3
 8010a08:	2300      	movs	r3, #0
 8010a0a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010a0c:	693b      	ldr	r3, [r7, #16]
 8010a0e:	015a      	lsls	r2, r3, #5
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	4413      	add	r3, r2
 8010a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a18:	461a      	mov	r2, r3
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010a1e:	693b      	ldr	r3, [r7, #16]
 8010a20:	015a      	lsls	r2, r3, #5
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	4413      	add	r3, r2
 8010a26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a2a:	461a      	mov	r2, r3
 8010a2c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010a30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010a32:	693b      	ldr	r3, [r7, #16]
 8010a34:	3301      	adds	r3, #1
 8010a36:	613b      	str	r3, [r7, #16]
 8010a38:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010a3c:	461a      	mov	r2, r3
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	4293      	cmp	r3, r2
 8010a42:	d3b5      	bcc.n	80109b0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010a44:	2300      	movs	r3, #0
 8010a46:	613b      	str	r3, [r7, #16]
 8010a48:	e043      	b.n	8010ad2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	015a      	lsls	r2, r3, #5
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	4413      	add	r3, r2
 8010a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010a5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010a60:	d118      	bne.n	8010a94 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8010a62:	693b      	ldr	r3, [r7, #16]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d10a      	bne.n	8010a7e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	015a      	lsls	r2, r3, #5
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	4413      	add	r3, r2
 8010a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010a74:	461a      	mov	r2, r3
 8010a76:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010a7a:	6013      	str	r3, [r2, #0]
 8010a7c:	e013      	b.n	8010aa6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8010a7e:	693b      	ldr	r3, [r7, #16]
 8010a80:	015a      	lsls	r2, r3, #5
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	4413      	add	r3, r2
 8010a86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010a8a:	461a      	mov	r2, r3
 8010a8c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010a90:	6013      	str	r3, [r2, #0]
 8010a92:	e008      	b.n	8010aa6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010a94:	693b      	ldr	r3, [r7, #16]
 8010a96:	015a      	lsls	r2, r3, #5
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	4413      	add	r3, r2
 8010a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010aa0:	461a      	mov	r2, r3
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8010aa6:	693b      	ldr	r3, [r7, #16]
 8010aa8:	015a      	lsls	r2, r3, #5
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	4413      	add	r3, r2
 8010aae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ab2:	461a      	mov	r2, r3
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010ab8:	693b      	ldr	r3, [r7, #16]
 8010aba:	015a      	lsls	r2, r3, #5
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	4413      	add	r3, r2
 8010ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ac4:	461a      	mov	r2, r3
 8010ac6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010aca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010acc:	693b      	ldr	r3, [r7, #16]
 8010ace:	3301      	adds	r3, #1
 8010ad0:	613b      	str	r3, [r7, #16]
 8010ad2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010ad6:	461a      	mov	r2, r3
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	4293      	cmp	r3, r2
 8010adc:	d3b5      	bcc.n	8010a4a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ae4:	691b      	ldr	r3, [r3, #16]
 8010ae6:	68fa      	ldr	r2, [r7, #12]
 8010ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010af0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	2200      	movs	r2, #0
 8010af6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010afe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010b00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d105      	bne.n	8010b14 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	699b      	ldr	r3, [r3, #24]
 8010b0c:	f043 0210 	orr.w	r2, r3, #16
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	699a      	ldr	r2, [r3, #24]
 8010b18:	4b0f      	ldr	r3, [pc, #60]	@ (8010b58 <USB_DevInit+0x2b4>)
 8010b1a:	4313      	orrs	r3, r2
 8010b1c:	687a      	ldr	r2, [r7, #4]
 8010b1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010b20:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d005      	beq.n	8010b34 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	699b      	ldr	r3, [r3, #24]
 8010b2c:	f043 0208 	orr.w	r2, r3, #8
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010b34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010b38:	2b01      	cmp	r3, #1
 8010b3a:	d105      	bne.n	8010b48 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	699a      	ldr	r2, [r3, #24]
 8010b40:	4b06      	ldr	r3, [pc, #24]	@ (8010b5c <USB_DevInit+0x2b8>)
 8010b42:	4313      	orrs	r3, r2
 8010b44:	687a      	ldr	r2, [r7, #4]
 8010b46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010b48:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b4a:	4618      	mov	r0, r3
 8010b4c:	3718      	adds	r7, #24
 8010b4e:	46bd      	mov	sp, r7
 8010b50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010b54:	b004      	add	sp, #16
 8010b56:	4770      	bx	lr
 8010b58:	803c3800 	.word	0x803c3800
 8010b5c:	40000004 	.word	0x40000004

08010b60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010b60:	b480      	push	{r7}
 8010b62:	b085      	sub	sp, #20
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	3301      	adds	r3, #1
 8010b72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010b7a:	d901      	bls.n	8010b80 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010b7c:	2303      	movs	r3, #3
 8010b7e:	e01b      	b.n	8010bb8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	691b      	ldr	r3, [r3, #16]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	daf2      	bge.n	8010b6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010b88:	2300      	movs	r3, #0
 8010b8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010b8c:	683b      	ldr	r3, [r7, #0]
 8010b8e:	019b      	lsls	r3, r3, #6
 8010b90:	f043 0220 	orr.w	r2, r3, #32
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	3301      	adds	r3, #1
 8010b9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010ba4:	d901      	bls.n	8010baa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010ba6:	2303      	movs	r3, #3
 8010ba8:	e006      	b.n	8010bb8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	691b      	ldr	r3, [r3, #16]
 8010bae:	f003 0320 	and.w	r3, r3, #32
 8010bb2:	2b20      	cmp	r3, #32
 8010bb4:	d0f0      	beq.n	8010b98 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010bb6:	2300      	movs	r3, #0
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	3714      	adds	r7, #20
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc2:	4770      	bx	lr

08010bc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010bc4:	b480      	push	{r7}
 8010bc6:	b085      	sub	sp, #20
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010bcc:	2300      	movs	r3, #0
 8010bce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	3301      	adds	r3, #1
 8010bd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010bdc:	d901      	bls.n	8010be2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010bde:	2303      	movs	r3, #3
 8010be0:	e018      	b.n	8010c14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	691b      	ldr	r3, [r3, #16]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	daf2      	bge.n	8010bd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8010bea:	2300      	movs	r3, #0
 8010bec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	2210      	movs	r2, #16
 8010bf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	3301      	adds	r3, #1
 8010bf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010c00:	d901      	bls.n	8010c06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010c02:	2303      	movs	r3, #3
 8010c04:	e006      	b.n	8010c14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	691b      	ldr	r3, [r3, #16]
 8010c0a:	f003 0310 	and.w	r3, r3, #16
 8010c0e:	2b10      	cmp	r3, #16
 8010c10:	d0f0      	beq.n	8010bf4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010c12:	2300      	movs	r3, #0
}
 8010c14:	4618      	mov	r0, r3
 8010c16:	3714      	adds	r7, #20
 8010c18:	46bd      	mov	sp, r7
 8010c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c1e:	4770      	bx	lr

08010c20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8010c20:	b480      	push	{r7}
 8010c22:	b085      	sub	sp, #20
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
 8010c28:	460b      	mov	r3, r1
 8010c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c36:	681a      	ldr	r2, [r3, #0]
 8010c38:	78fb      	ldrb	r3, [r7, #3]
 8010c3a:	68f9      	ldr	r1, [r7, #12]
 8010c3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010c40:	4313      	orrs	r3, r2
 8010c42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010c44:	2300      	movs	r3, #0
}
 8010c46:	4618      	mov	r0, r3
 8010c48:	3714      	adds	r7, #20
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c50:	4770      	bx	lr

08010c52 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8010c52:	b480      	push	{r7}
 8010c54:	b087      	sub	sp, #28
 8010c56:	af00      	add	r7, sp, #0
 8010c58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8010c5e:	693b      	ldr	r3, [r7, #16]
 8010c60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c64:	689b      	ldr	r3, [r3, #8]
 8010c66:	f003 0306 	and.w	r3, r3, #6
 8010c6a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d102      	bne.n	8010c78 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8010c72:	2300      	movs	r3, #0
 8010c74:	75fb      	strb	r3, [r7, #23]
 8010c76:	e00a      	b.n	8010c8e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	2b02      	cmp	r3, #2
 8010c7c:	d002      	beq.n	8010c84 <USB_GetDevSpeed+0x32>
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	2b06      	cmp	r3, #6
 8010c82:	d102      	bne.n	8010c8a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8010c84:	2302      	movs	r3, #2
 8010c86:	75fb      	strb	r3, [r7, #23]
 8010c88:	e001      	b.n	8010c8e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8010c8a:	230f      	movs	r3, #15
 8010c8c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8010c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	371c      	adds	r7, #28
 8010c94:	46bd      	mov	sp, r7
 8010c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9a:	4770      	bx	lr

08010c9c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010c9c:	b480      	push	{r7}
 8010c9e:	b085      	sub	sp, #20
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
 8010ca4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010caa:	683b      	ldr	r3, [r7, #0]
 8010cac:	781b      	ldrb	r3, [r3, #0]
 8010cae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	785b      	ldrb	r3, [r3, #1]
 8010cb4:	2b01      	cmp	r3, #1
 8010cb6:	d139      	bne.n	8010d2c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010cbe:	69da      	ldr	r2, [r3, #28]
 8010cc0:	683b      	ldr	r3, [r7, #0]
 8010cc2:	781b      	ldrb	r3, [r3, #0]
 8010cc4:	f003 030f 	and.w	r3, r3, #15
 8010cc8:	2101      	movs	r1, #1
 8010cca:	fa01 f303 	lsl.w	r3, r1, r3
 8010cce:	b29b      	uxth	r3, r3
 8010cd0:	68f9      	ldr	r1, [r7, #12]
 8010cd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010cd6:	4313      	orrs	r3, r2
 8010cd8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8010cda:	68bb      	ldr	r3, [r7, #8]
 8010cdc:	015a      	lsls	r2, r3, #5
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	4413      	add	r3, r2
 8010ce2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d153      	bne.n	8010d98 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010cf0:	68bb      	ldr	r3, [r7, #8]
 8010cf2:	015a      	lsls	r2, r3, #5
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	4413      	add	r3, r2
 8010cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010cfc:	681a      	ldr	r2, [r3, #0]
 8010cfe:	683b      	ldr	r3, [r7, #0]
 8010d00:	689b      	ldr	r3, [r3, #8]
 8010d02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010d06:	683b      	ldr	r3, [r7, #0]
 8010d08:	791b      	ldrb	r3, [r3, #4]
 8010d0a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010d0c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010d0e:	68bb      	ldr	r3, [r7, #8]
 8010d10:	059b      	lsls	r3, r3, #22
 8010d12:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010d14:	431a      	orrs	r2, r3
 8010d16:	68bb      	ldr	r3, [r7, #8]
 8010d18:	0159      	lsls	r1, r3, #5
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	440b      	add	r3, r1
 8010d1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d22:	4619      	mov	r1, r3
 8010d24:	4b20      	ldr	r3, [pc, #128]	@ (8010da8 <USB_ActivateEndpoint+0x10c>)
 8010d26:	4313      	orrs	r3, r2
 8010d28:	600b      	str	r3, [r1, #0]
 8010d2a:	e035      	b.n	8010d98 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d32:	69da      	ldr	r2, [r3, #28]
 8010d34:	683b      	ldr	r3, [r7, #0]
 8010d36:	781b      	ldrb	r3, [r3, #0]
 8010d38:	f003 030f 	and.w	r3, r3, #15
 8010d3c:	2101      	movs	r1, #1
 8010d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8010d42:	041b      	lsls	r3, r3, #16
 8010d44:	68f9      	ldr	r1, [r7, #12]
 8010d46:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010d4a:	4313      	orrs	r3, r2
 8010d4c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8010d4e:	68bb      	ldr	r3, [r7, #8]
 8010d50:	015a      	lsls	r2, r3, #5
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	4413      	add	r3, r2
 8010d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d119      	bne.n	8010d98 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010d64:	68bb      	ldr	r3, [r7, #8]
 8010d66:	015a      	lsls	r2, r3, #5
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	4413      	add	r3, r2
 8010d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d70:	681a      	ldr	r2, [r3, #0]
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	689b      	ldr	r3, [r3, #8]
 8010d76:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010d7a:	683b      	ldr	r3, [r7, #0]
 8010d7c:	791b      	ldrb	r3, [r3, #4]
 8010d7e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010d80:	430b      	orrs	r3, r1
 8010d82:	431a      	orrs	r2, r3
 8010d84:	68bb      	ldr	r3, [r7, #8]
 8010d86:	0159      	lsls	r1, r3, #5
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	440b      	add	r3, r1
 8010d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d90:	4619      	mov	r1, r3
 8010d92:	4b05      	ldr	r3, [pc, #20]	@ (8010da8 <USB_ActivateEndpoint+0x10c>)
 8010d94:	4313      	orrs	r3, r2
 8010d96:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010d98:	2300      	movs	r3, #0
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	3714      	adds	r7, #20
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da4:	4770      	bx	lr
 8010da6:	bf00      	nop
 8010da8:	10008000 	.word	0x10008000

08010dac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010dac:	b480      	push	{r7}
 8010dae:	b085      	sub	sp, #20
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	6078      	str	r0, [r7, #4]
 8010db4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010dba:	683b      	ldr	r3, [r7, #0]
 8010dbc:	781b      	ldrb	r3, [r3, #0]
 8010dbe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8010dc0:	683b      	ldr	r3, [r7, #0]
 8010dc2:	785b      	ldrb	r3, [r3, #1]
 8010dc4:	2b01      	cmp	r3, #1
 8010dc6:	d161      	bne.n	8010e8c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010dc8:	68bb      	ldr	r3, [r7, #8]
 8010dca:	015a      	lsls	r2, r3, #5
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	4413      	add	r3, r2
 8010dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010dde:	d11f      	bne.n	8010e20 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8010de0:	68bb      	ldr	r3, [r7, #8]
 8010de2:	015a      	lsls	r2, r3, #5
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	4413      	add	r3, r2
 8010de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	68ba      	ldr	r2, [r7, #8]
 8010df0:	0151      	lsls	r1, r2, #5
 8010df2:	68fa      	ldr	r2, [r7, #12]
 8010df4:	440a      	add	r2, r1
 8010df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010dfa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010dfe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8010e00:	68bb      	ldr	r3, [r7, #8]
 8010e02:	015a      	lsls	r2, r3, #5
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	4413      	add	r3, r2
 8010e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	68ba      	ldr	r2, [r7, #8]
 8010e10:	0151      	lsls	r1, r2, #5
 8010e12:	68fa      	ldr	r2, [r7, #12]
 8010e14:	440a      	add	r2, r1
 8010e16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010e1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010e1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010e28:	683b      	ldr	r3, [r7, #0]
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	f003 030f 	and.w	r3, r3, #15
 8010e30:	2101      	movs	r1, #1
 8010e32:	fa01 f303 	lsl.w	r3, r1, r3
 8010e36:	b29b      	uxth	r3, r3
 8010e38:	43db      	mvns	r3, r3
 8010e3a:	68f9      	ldr	r1, [r7, #12]
 8010e3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010e40:	4013      	ands	r3, r2
 8010e42:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e4a:	69da      	ldr	r2, [r3, #28]
 8010e4c:	683b      	ldr	r3, [r7, #0]
 8010e4e:	781b      	ldrb	r3, [r3, #0]
 8010e50:	f003 030f 	and.w	r3, r3, #15
 8010e54:	2101      	movs	r1, #1
 8010e56:	fa01 f303 	lsl.w	r3, r1, r3
 8010e5a:	b29b      	uxth	r3, r3
 8010e5c:	43db      	mvns	r3, r3
 8010e5e:	68f9      	ldr	r1, [r7, #12]
 8010e60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010e64:	4013      	ands	r3, r2
 8010e66:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	015a      	lsls	r2, r3, #5
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	4413      	add	r3, r2
 8010e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e74:	681a      	ldr	r2, [r3, #0]
 8010e76:	68bb      	ldr	r3, [r7, #8]
 8010e78:	0159      	lsls	r1, r3, #5
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	440b      	add	r3, r1
 8010e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e82:	4619      	mov	r1, r3
 8010e84:	4b35      	ldr	r3, [pc, #212]	@ (8010f5c <USB_DeactivateEndpoint+0x1b0>)
 8010e86:	4013      	ands	r3, r2
 8010e88:	600b      	str	r3, [r1, #0]
 8010e8a:	e060      	b.n	8010f4e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	015a      	lsls	r2, r3, #5
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	4413      	add	r3, r2
 8010e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010e9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010ea2:	d11f      	bne.n	8010ee4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010ea4:	68bb      	ldr	r3, [r7, #8]
 8010ea6:	015a      	lsls	r2, r3, #5
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	4413      	add	r3, r2
 8010eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	68ba      	ldr	r2, [r7, #8]
 8010eb4:	0151      	lsls	r1, r2, #5
 8010eb6:	68fa      	ldr	r2, [r7, #12]
 8010eb8:	440a      	add	r2, r1
 8010eba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010ebe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010ec2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010ec4:	68bb      	ldr	r3, [r7, #8]
 8010ec6:	015a      	lsls	r2, r3, #5
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	4413      	add	r3, r2
 8010ecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	68ba      	ldr	r2, [r7, #8]
 8010ed4:	0151      	lsls	r1, r2, #5
 8010ed6:	68fa      	ldr	r2, [r7, #12]
 8010ed8:	440a      	add	r2, r1
 8010eda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010ede:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010ee2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010eea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010eec:	683b      	ldr	r3, [r7, #0]
 8010eee:	781b      	ldrb	r3, [r3, #0]
 8010ef0:	f003 030f 	and.w	r3, r3, #15
 8010ef4:	2101      	movs	r1, #1
 8010ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8010efa:	041b      	lsls	r3, r3, #16
 8010efc:	43db      	mvns	r3, r3
 8010efe:	68f9      	ldr	r1, [r7, #12]
 8010f00:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010f04:	4013      	ands	r3, r2
 8010f06:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f0e:	69da      	ldr	r2, [r3, #28]
 8010f10:	683b      	ldr	r3, [r7, #0]
 8010f12:	781b      	ldrb	r3, [r3, #0]
 8010f14:	f003 030f 	and.w	r3, r3, #15
 8010f18:	2101      	movs	r1, #1
 8010f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8010f1e:	041b      	lsls	r3, r3, #16
 8010f20:	43db      	mvns	r3, r3
 8010f22:	68f9      	ldr	r1, [r7, #12]
 8010f24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010f28:	4013      	ands	r3, r2
 8010f2a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010f2c:	68bb      	ldr	r3, [r7, #8]
 8010f2e:	015a      	lsls	r2, r3, #5
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	4413      	add	r3, r2
 8010f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010f38:	681a      	ldr	r2, [r3, #0]
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	0159      	lsls	r1, r3, #5
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	440b      	add	r3, r1
 8010f42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010f46:	4619      	mov	r1, r3
 8010f48:	4b05      	ldr	r3, [pc, #20]	@ (8010f60 <USB_DeactivateEndpoint+0x1b4>)
 8010f4a:	4013      	ands	r3, r2
 8010f4c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8010f4e:	2300      	movs	r3, #0
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	3714      	adds	r7, #20
 8010f54:	46bd      	mov	sp, r7
 8010f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f5a:	4770      	bx	lr
 8010f5c:	ec337800 	.word	0xec337800
 8010f60:	eff37800 	.word	0xeff37800

08010f64 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b08a      	sub	sp, #40	@ 0x28
 8010f68:	af02      	add	r7, sp, #8
 8010f6a:	60f8      	str	r0, [r7, #12]
 8010f6c:	60b9      	str	r1, [r7, #8]
 8010f6e:	4613      	mov	r3, r2
 8010f70:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8010f76:	68bb      	ldr	r3, [r7, #8]
 8010f78:	781b      	ldrb	r3, [r3, #0]
 8010f7a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010f7c:	68bb      	ldr	r3, [r7, #8]
 8010f7e:	785b      	ldrb	r3, [r3, #1]
 8010f80:	2b01      	cmp	r3, #1
 8010f82:	f040 8185 	bne.w	8011290 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010f86:	68bb      	ldr	r3, [r7, #8]
 8010f88:	691b      	ldr	r3, [r3, #16]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d132      	bne.n	8010ff4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010f8e:	69bb      	ldr	r3, [r7, #24]
 8010f90:	015a      	lsls	r2, r3, #5
 8010f92:	69fb      	ldr	r3, [r7, #28]
 8010f94:	4413      	add	r3, r2
 8010f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f9a:	691a      	ldr	r2, [r3, #16]
 8010f9c:	69bb      	ldr	r3, [r7, #24]
 8010f9e:	0159      	lsls	r1, r3, #5
 8010fa0:	69fb      	ldr	r3, [r7, #28]
 8010fa2:	440b      	add	r3, r1
 8010fa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fa8:	4619      	mov	r1, r3
 8010faa:	4ba7      	ldr	r3, [pc, #668]	@ (8011248 <USB_EPStartXfer+0x2e4>)
 8010fac:	4013      	ands	r3, r2
 8010fae:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010fb0:	69bb      	ldr	r3, [r7, #24]
 8010fb2:	015a      	lsls	r2, r3, #5
 8010fb4:	69fb      	ldr	r3, [r7, #28]
 8010fb6:	4413      	add	r3, r2
 8010fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fbc:	691b      	ldr	r3, [r3, #16]
 8010fbe:	69ba      	ldr	r2, [r7, #24]
 8010fc0:	0151      	lsls	r1, r2, #5
 8010fc2:	69fa      	ldr	r2, [r7, #28]
 8010fc4:	440a      	add	r2, r1
 8010fc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010fca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010fce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010fd0:	69bb      	ldr	r3, [r7, #24]
 8010fd2:	015a      	lsls	r2, r3, #5
 8010fd4:	69fb      	ldr	r3, [r7, #28]
 8010fd6:	4413      	add	r3, r2
 8010fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fdc:	691a      	ldr	r2, [r3, #16]
 8010fde:	69bb      	ldr	r3, [r7, #24]
 8010fe0:	0159      	lsls	r1, r3, #5
 8010fe2:	69fb      	ldr	r3, [r7, #28]
 8010fe4:	440b      	add	r3, r1
 8010fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fea:	4619      	mov	r1, r3
 8010fec:	4b97      	ldr	r3, [pc, #604]	@ (801124c <USB_EPStartXfer+0x2e8>)
 8010fee:	4013      	ands	r3, r2
 8010ff0:	610b      	str	r3, [r1, #16]
 8010ff2:	e097      	b.n	8011124 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010ff4:	69bb      	ldr	r3, [r7, #24]
 8010ff6:	015a      	lsls	r2, r3, #5
 8010ff8:	69fb      	ldr	r3, [r7, #28]
 8010ffa:	4413      	add	r3, r2
 8010ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011000:	691a      	ldr	r2, [r3, #16]
 8011002:	69bb      	ldr	r3, [r7, #24]
 8011004:	0159      	lsls	r1, r3, #5
 8011006:	69fb      	ldr	r3, [r7, #28]
 8011008:	440b      	add	r3, r1
 801100a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801100e:	4619      	mov	r1, r3
 8011010:	4b8e      	ldr	r3, [pc, #568]	@ (801124c <USB_EPStartXfer+0x2e8>)
 8011012:	4013      	ands	r3, r2
 8011014:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011016:	69bb      	ldr	r3, [r7, #24]
 8011018:	015a      	lsls	r2, r3, #5
 801101a:	69fb      	ldr	r3, [r7, #28]
 801101c:	4413      	add	r3, r2
 801101e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011022:	691a      	ldr	r2, [r3, #16]
 8011024:	69bb      	ldr	r3, [r7, #24]
 8011026:	0159      	lsls	r1, r3, #5
 8011028:	69fb      	ldr	r3, [r7, #28]
 801102a:	440b      	add	r3, r1
 801102c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011030:	4619      	mov	r1, r3
 8011032:	4b85      	ldr	r3, [pc, #532]	@ (8011248 <USB_EPStartXfer+0x2e4>)
 8011034:	4013      	ands	r3, r2
 8011036:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8011038:	69bb      	ldr	r3, [r7, #24]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d11a      	bne.n	8011074 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801103e:	68bb      	ldr	r3, [r7, #8]
 8011040:	691a      	ldr	r2, [r3, #16]
 8011042:	68bb      	ldr	r3, [r7, #8]
 8011044:	689b      	ldr	r3, [r3, #8]
 8011046:	429a      	cmp	r2, r3
 8011048:	d903      	bls.n	8011052 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801104a:	68bb      	ldr	r3, [r7, #8]
 801104c:	689a      	ldr	r2, [r3, #8]
 801104e:	68bb      	ldr	r3, [r7, #8]
 8011050:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011052:	69bb      	ldr	r3, [r7, #24]
 8011054:	015a      	lsls	r2, r3, #5
 8011056:	69fb      	ldr	r3, [r7, #28]
 8011058:	4413      	add	r3, r2
 801105a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801105e:	691b      	ldr	r3, [r3, #16]
 8011060:	69ba      	ldr	r2, [r7, #24]
 8011062:	0151      	lsls	r1, r2, #5
 8011064:	69fa      	ldr	r2, [r7, #28]
 8011066:	440a      	add	r2, r1
 8011068:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801106c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011070:	6113      	str	r3, [r2, #16]
 8011072:	e044      	b.n	80110fe <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8011074:	68bb      	ldr	r3, [r7, #8]
 8011076:	691a      	ldr	r2, [r3, #16]
 8011078:	68bb      	ldr	r3, [r7, #8]
 801107a:	689b      	ldr	r3, [r3, #8]
 801107c:	4413      	add	r3, r2
 801107e:	1e5a      	subs	r2, r3, #1
 8011080:	68bb      	ldr	r3, [r7, #8]
 8011082:	689b      	ldr	r3, [r3, #8]
 8011084:	fbb2 f3f3 	udiv	r3, r2, r3
 8011088:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 801108a:	69bb      	ldr	r3, [r7, #24]
 801108c:	015a      	lsls	r2, r3, #5
 801108e:	69fb      	ldr	r3, [r7, #28]
 8011090:	4413      	add	r3, r2
 8011092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011096:	691a      	ldr	r2, [r3, #16]
 8011098:	8afb      	ldrh	r3, [r7, #22]
 801109a:	04d9      	lsls	r1, r3, #19
 801109c:	4b6c      	ldr	r3, [pc, #432]	@ (8011250 <USB_EPStartXfer+0x2ec>)
 801109e:	400b      	ands	r3, r1
 80110a0:	69b9      	ldr	r1, [r7, #24]
 80110a2:	0148      	lsls	r0, r1, #5
 80110a4:	69f9      	ldr	r1, [r7, #28]
 80110a6:	4401      	add	r1, r0
 80110a8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80110ac:	4313      	orrs	r3, r2
 80110ae:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80110b0:	68bb      	ldr	r3, [r7, #8]
 80110b2:	791b      	ldrb	r3, [r3, #4]
 80110b4:	2b01      	cmp	r3, #1
 80110b6:	d122      	bne.n	80110fe <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80110b8:	69bb      	ldr	r3, [r7, #24]
 80110ba:	015a      	lsls	r2, r3, #5
 80110bc:	69fb      	ldr	r3, [r7, #28]
 80110be:	4413      	add	r3, r2
 80110c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110c4:	691b      	ldr	r3, [r3, #16]
 80110c6:	69ba      	ldr	r2, [r7, #24]
 80110c8:	0151      	lsls	r1, r2, #5
 80110ca:	69fa      	ldr	r2, [r7, #28]
 80110cc:	440a      	add	r2, r1
 80110ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80110d2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80110d6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80110d8:	69bb      	ldr	r3, [r7, #24]
 80110da:	015a      	lsls	r2, r3, #5
 80110dc:	69fb      	ldr	r3, [r7, #28]
 80110de:	4413      	add	r3, r2
 80110e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110e4:	691a      	ldr	r2, [r3, #16]
 80110e6:	8afb      	ldrh	r3, [r7, #22]
 80110e8:	075b      	lsls	r3, r3, #29
 80110ea:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80110ee:	69b9      	ldr	r1, [r7, #24]
 80110f0:	0148      	lsls	r0, r1, #5
 80110f2:	69f9      	ldr	r1, [r7, #28]
 80110f4:	4401      	add	r1, r0
 80110f6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80110fa:	4313      	orrs	r3, r2
 80110fc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80110fe:	69bb      	ldr	r3, [r7, #24]
 8011100:	015a      	lsls	r2, r3, #5
 8011102:	69fb      	ldr	r3, [r7, #28]
 8011104:	4413      	add	r3, r2
 8011106:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801110a:	691a      	ldr	r2, [r3, #16]
 801110c:	68bb      	ldr	r3, [r7, #8]
 801110e:	691b      	ldr	r3, [r3, #16]
 8011110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011114:	69b9      	ldr	r1, [r7, #24]
 8011116:	0148      	lsls	r0, r1, #5
 8011118:	69f9      	ldr	r1, [r7, #28]
 801111a:	4401      	add	r1, r0
 801111c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011120:	4313      	orrs	r3, r2
 8011122:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011124:	79fb      	ldrb	r3, [r7, #7]
 8011126:	2b01      	cmp	r3, #1
 8011128:	d14b      	bne.n	80111c2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801112a:	68bb      	ldr	r3, [r7, #8]
 801112c:	69db      	ldr	r3, [r3, #28]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d009      	beq.n	8011146 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011132:	69bb      	ldr	r3, [r7, #24]
 8011134:	015a      	lsls	r2, r3, #5
 8011136:	69fb      	ldr	r3, [r7, #28]
 8011138:	4413      	add	r3, r2
 801113a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801113e:	461a      	mov	r2, r3
 8011140:	68bb      	ldr	r3, [r7, #8]
 8011142:	69db      	ldr	r3, [r3, #28]
 8011144:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8011146:	68bb      	ldr	r3, [r7, #8]
 8011148:	791b      	ldrb	r3, [r3, #4]
 801114a:	2b01      	cmp	r3, #1
 801114c:	d128      	bne.n	80111a0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801114e:	69fb      	ldr	r3, [r7, #28]
 8011150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011154:	689b      	ldr	r3, [r3, #8]
 8011156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801115a:	2b00      	cmp	r3, #0
 801115c:	d110      	bne.n	8011180 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801115e:	69bb      	ldr	r3, [r7, #24]
 8011160:	015a      	lsls	r2, r3, #5
 8011162:	69fb      	ldr	r3, [r7, #28]
 8011164:	4413      	add	r3, r2
 8011166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	69ba      	ldr	r2, [r7, #24]
 801116e:	0151      	lsls	r1, r2, #5
 8011170:	69fa      	ldr	r2, [r7, #28]
 8011172:	440a      	add	r2, r1
 8011174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011178:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801117c:	6013      	str	r3, [r2, #0]
 801117e:	e00f      	b.n	80111a0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011180:	69bb      	ldr	r3, [r7, #24]
 8011182:	015a      	lsls	r2, r3, #5
 8011184:	69fb      	ldr	r3, [r7, #28]
 8011186:	4413      	add	r3, r2
 8011188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	69ba      	ldr	r2, [r7, #24]
 8011190:	0151      	lsls	r1, r2, #5
 8011192:	69fa      	ldr	r2, [r7, #28]
 8011194:	440a      	add	r2, r1
 8011196:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801119a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801119e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80111a0:	69bb      	ldr	r3, [r7, #24]
 80111a2:	015a      	lsls	r2, r3, #5
 80111a4:	69fb      	ldr	r3, [r7, #28]
 80111a6:	4413      	add	r3, r2
 80111a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	69ba      	ldr	r2, [r7, #24]
 80111b0:	0151      	lsls	r1, r2, #5
 80111b2:	69fa      	ldr	r2, [r7, #28]
 80111b4:	440a      	add	r2, r1
 80111b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80111ba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80111be:	6013      	str	r3, [r2, #0]
 80111c0:	e169      	b.n	8011496 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80111c2:	69bb      	ldr	r3, [r7, #24]
 80111c4:	015a      	lsls	r2, r3, #5
 80111c6:	69fb      	ldr	r3, [r7, #28]
 80111c8:	4413      	add	r3, r2
 80111ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	69ba      	ldr	r2, [r7, #24]
 80111d2:	0151      	lsls	r1, r2, #5
 80111d4:	69fa      	ldr	r2, [r7, #28]
 80111d6:	440a      	add	r2, r1
 80111d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80111dc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80111e0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	791b      	ldrb	r3, [r3, #4]
 80111e6:	2b01      	cmp	r3, #1
 80111e8:	d015      	beq.n	8011216 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	691b      	ldr	r3, [r3, #16]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	f000 8151 	beq.w	8011496 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80111f4:	69fb      	ldr	r3, [r7, #28]
 80111f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80111fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80111fc:	68bb      	ldr	r3, [r7, #8]
 80111fe:	781b      	ldrb	r3, [r3, #0]
 8011200:	f003 030f 	and.w	r3, r3, #15
 8011204:	2101      	movs	r1, #1
 8011206:	fa01 f303 	lsl.w	r3, r1, r3
 801120a:	69f9      	ldr	r1, [r7, #28]
 801120c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011210:	4313      	orrs	r3, r2
 8011212:	634b      	str	r3, [r1, #52]	@ 0x34
 8011214:	e13f      	b.n	8011496 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011216:	69fb      	ldr	r3, [r7, #28]
 8011218:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801121c:	689b      	ldr	r3, [r3, #8]
 801121e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011222:	2b00      	cmp	r3, #0
 8011224:	d116      	bne.n	8011254 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011226:	69bb      	ldr	r3, [r7, #24]
 8011228:	015a      	lsls	r2, r3, #5
 801122a:	69fb      	ldr	r3, [r7, #28]
 801122c:	4413      	add	r3, r2
 801122e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	69ba      	ldr	r2, [r7, #24]
 8011236:	0151      	lsls	r1, r2, #5
 8011238:	69fa      	ldr	r2, [r7, #28]
 801123a:	440a      	add	r2, r1
 801123c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011240:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011244:	6013      	str	r3, [r2, #0]
 8011246:	e015      	b.n	8011274 <USB_EPStartXfer+0x310>
 8011248:	e007ffff 	.word	0xe007ffff
 801124c:	fff80000 	.word	0xfff80000
 8011250:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011254:	69bb      	ldr	r3, [r7, #24]
 8011256:	015a      	lsls	r2, r3, #5
 8011258:	69fb      	ldr	r3, [r7, #28]
 801125a:	4413      	add	r3, r2
 801125c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	69ba      	ldr	r2, [r7, #24]
 8011264:	0151      	lsls	r1, r2, #5
 8011266:	69fa      	ldr	r2, [r7, #28]
 8011268:	440a      	add	r2, r1
 801126a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801126e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011272:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	68d9      	ldr	r1, [r3, #12]
 8011278:	68bb      	ldr	r3, [r7, #8]
 801127a:	781a      	ldrb	r2, [r3, #0]
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	691b      	ldr	r3, [r3, #16]
 8011280:	b298      	uxth	r0, r3
 8011282:	79fb      	ldrb	r3, [r7, #7]
 8011284:	9300      	str	r3, [sp, #0]
 8011286:	4603      	mov	r3, r0
 8011288:	68f8      	ldr	r0, [r7, #12]
 801128a:	f000 f9b9 	bl	8011600 <USB_WritePacket>
 801128e:	e102      	b.n	8011496 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011290:	69bb      	ldr	r3, [r7, #24]
 8011292:	015a      	lsls	r2, r3, #5
 8011294:	69fb      	ldr	r3, [r7, #28]
 8011296:	4413      	add	r3, r2
 8011298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801129c:	691a      	ldr	r2, [r3, #16]
 801129e:	69bb      	ldr	r3, [r7, #24]
 80112a0:	0159      	lsls	r1, r3, #5
 80112a2:	69fb      	ldr	r3, [r7, #28]
 80112a4:	440b      	add	r3, r1
 80112a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112aa:	4619      	mov	r1, r3
 80112ac:	4b7c      	ldr	r3, [pc, #496]	@ (80114a0 <USB_EPStartXfer+0x53c>)
 80112ae:	4013      	ands	r3, r2
 80112b0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80112b2:	69bb      	ldr	r3, [r7, #24]
 80112b4:	015a      	lsls	r2, r3, #5
 80112b6:	69fb      	ldr	r3, [r7, #28]
 80112b8:	4413      	add	r3, r2
 80112ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112be:	691a      	ldr	r2, [r3, #16]
 80112c0:	69bb      	ldr	r3, [r7, #24]
 80112c2:	0159      	lsls	r1, r3, #5
 80112c4:	69fb      	ldr	r3, [r7, #28]
 80112c6:	440b      	add	r3, r1
 80112c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112cc:	4619      	mov	r1, r3
 80112ce:	4b75      	ldr	r3, [pc, #468]	@ (80114a4 <USB_EPStartXfer+0x540>)
 80112d0:	4013      	ands	r3, r2
 80112d2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80112d4:	69bb      	ldr	r3, [r7, #24]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d12f      	bne.n	801133a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80112da:	68bb      	ldr	r3, [r7, #8]
 80112dc:	691b      	ldr	r3, [r3, #16]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d003      	beq.n	80112ea <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80112e2:	68bb      	ldr	r3, [r7, #8]
 80112e4:	689a      	ldr	r2, [r3, #8]
 80112e6:	68bb      	ldr	r3, [r7, #8]
 80112e8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80112ea:	68bb      	ldr	r3, [r7, #8]
 80112ec:	689a      	ldr	r2, [r3, #8]
 80112ee:	68bb      	ldr	r3, [r7, #8]
 80112f0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80112f2:	69bb      	ldr	r3, [r7, #24]
 80112f4:	015a      	lsls	r2, r3, #5
 80112f6:	69fb      	ldr	r3, [r7, #28]
 80112f8:	4413      	add	r3, r2
 80112fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112fe:	691a      	ldr	r2, [r3, #16]
 8011300:	68bb      	ldr	r3, [r7, #8]
 8011302:	6a1b      	ldr	r3, [r3, #32]
 8011304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011308:	69b9      	ldr	r1, [r7, #24]
 801130a:	0148      	lsls	r0, r1, #5
 801130c:	69f9      	ldr	r1, [r7, #28]
 801130e:	4401      	add	r1, r0
 8011310:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011314:	4313      	orrs	r3, r2
 8011316:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011318:	69bb      	ldr	r3, [r7, #24]
 801131a:	015a      	lsls	r2, r3, #5
 801131c:	69fb      	ldr	r3, [r7, #28]
 801131e:	4413      	add	r3, r2
 8011320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011324:	691b      	ldr	r3, [r3, #16]
 8011326:	69ba      	ldr	r2, [r7, #24]
 8011328:	0151      	lsls	r1, r2, #5
 801132a:	69fa      	ldr	r2, [r7, #28]
 801132c:	440a      	add	r2, r1
 801132e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011332:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011336:	6113      	str	r3, [r2, #16]
 8011338:	e05f      	b.n	80113fa <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	691b      	ldr	r3, [r3, #16]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d123      	bne.n	801138a <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011342:	69bb      	ldr	r3, [r7, #24]
 8011344:	015a      	lsls	r2, r3, #5
 8011346:	69fb      	ldr	r3, [r7, #28]
 8011348:	4413      	add	r3, r2
 801134a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801134e:	691a      	ldr	r2, [r3, #16]
 8011350:	68bb      	ldr	r3, [r7, #8]
 8011352:	689b      	ldr	r3, [r3, #8]
 8011354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011358:	69b9      	ldr	r1, [r7, #24]
 801135a:	0148      	lsls	r0, r1, #5
 801135c:	69f9      	ldr	r1, [r7, #28]
 801135e:	4401      	add	r1, r0
 8011360:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011364:	4313      	orrs	r3, r2
 8011366:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011368:	69bb      	ldr	r3, [r7, #24]
 801136a:	015a      	lsls	r2, r3, #5
 801136c:	69fb      	ldr	r3, [r7, #28]
 801136e:	4413      	add	r3, r2
 8011370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011374:	691b      	ldr	r3, [r3, #16]
 8011376:	69ba      	ldr	r2, [r7, #24]
 8011378:	0151      	lsls	r1, r2, #5
 801137a:	69fa      	ldr	r2, [r7, #28]
 801137c:	440a      	add	r2, r1
 801137e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011382:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011386:	6113      	str	r3, [r2, #16]
 8011388:	e037      	b.n	80113fa <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801138a:	68bb      	ldr	r3, [r7, #8]
 801138c:	691a      	ldr	r2, [r3, #16]
 801138e:	68bb      	ldr	r3, [r7, #8]
 8011390:	689b      	ldr	r3, [r3, #8]
 8011392:	4413      	add	r3, r2
 8011394:	1e5a      	subs	r2, r3, #1
 8011396:	68bb      	ldr	r3, [r7, #8]
 8011398:	689b      	ldr	r3, [r3, #8]
 801139a:	fbb2 f3f3 	udiv	r3, r2, r3
 801139e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80113a0:	68bb      	ldr	r3, [r7, #8]
 80113a2:	689b      	ldr	r3, [r3, #8]
 80113a4:	8afa      	ldrh	r2, [r7, #22]
 80113a6:	fb03 f202 	mul.w	r2, r3, r2
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80113ae:	69bb      	ldr	r3, [r7, #24]
 80113b0:	015a      	lsls	r2, r3, #5
 80113b2:	69fb      	ldr	r3, [r7, #28]
 80113b4:	4413      	add	r3, r2
 80113b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80113ba:	691a      	ldr	r2, [r3, #16]
 80113bc:	8afb      	ldrh	r3, [r7, #22]
 80113be:	04d9      	lsls	r1, r3, #19
 80113c0:	4b39      	ldr	r3, [pc, #228]	@ (80114a8 <USB_EPStartXfer+0x544>)
 80113c2:	400b      	ands	r3, r1
 80113c4:	69b9      	ldr	r1, [r7, #24]
 80113c6:	0148      	lsls	r0, r1, #5
 80113c8:	69f9      	ldr	r1, [r7, #28]
 80113ca:	4401      	add	r1, r0
 80113cc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80113d0:	4313      	orrs	r3, r2
 80113d2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80113d4:	69bb      	ldr	r3, [r7, #24]
 80113d6:	015a      	lsls	r2, r3, #5
 80113d8:	69fb      	ldr	r3, [r7, #28]
 80113da:	4413      	add	r3, r2
 80113dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80113e0:	691a      	ldr	r2, [r3, #16]
 80113e2:	68bb      	ldr	r3, [r7, #8]
 80113e4:	6a1b      	ldr	r3, [r3, #32]
 80113e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80113ea:	69b9      	ldr	r1, [r7, #24]
 80113ec:	0148      	lsls	r0, r1, #5
 80113ee:	69f9      	ldr	r1, [r7, #28]
 80113f0:	4401      	add	r1, r0
 80113f2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80113f6:	4313      	orrs	r3, r2
 80113f8:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80113fa:	79fb      	ldrb	r3, [r7, #7]
 80113fc:	2b01      	cmp	r3, #1
 80113fe:	d10d      	bne.n	801141c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8011400:	68bb      	ldr	r3, [r7, #8]
 8011402:	68db      	ldr	r3, [r3, #12]
 8011404:	2b00      	cmp	r3, #0
 8011406:	d009      	beq.n	801141c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8011408:	68bb      	ldr	r3, [r7, #8]
 801140a:	68d9      	ldr	r1, [r3, #12]
 801140c:	69bb      	ldr	r3, [r7, #24]
 801140e:	015a      	lsls	r2, r3, #5
 8011410:	69fb      	ldr	r3, [r7, #28]
 8011412:	4413      	add	r3, r2
 8011414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011418:	460a      	mov	r2, r1
 801141a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801141c:	68bb      	ldr	r3, [r7, #8]
 801141e:	791b      	ldrb	r3, [r3, #4]
 8011420:	2b01      	cmp	r3, #1
 8011422:	d128      	bne.n	8011476 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011424:	69fb      	ldr	r3, [r7, #28]
 8011426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801142a:	689b      	ldr	r3, [r3, #8]
 801142c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011430:	2b00      	cmp	r3, #0
 8011432:	d110      	bne.n	8011456 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011434:	69bb      	ldr	r3, [r7, #24]
 8011436:	015a      	lsls	r2, r3, #5
 8011438:	69fb      	ldr	r3, [r7, #28]
 801143a:	4413      	add	r3, r2
 801143c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	69ba      	ldr	r2, [r7, #24]
 8011444:	0151      	lsls	r1, r2, #5
 8011446:	69fa      	ldr	r2, [r7, #28]
 8011448:	440a      	add	r2, r1
 801144a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801144e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011452:	6013      	str	r3, [r2, #0]
 8011454:	e00f      	b.n	8011476 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011456:	69bb      	ldr	r3, [r7, #24]
 8011458:	015a      	lsls	r2, r3, #5
 801145a:	69fb      	ldr	r3, [r7, #28]
 801145c:	4413      	add	r3, r2
 801145e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	69ba      	ldr	r2, [r7, #24]
 8011466:	0151      	lsls	r1, r2, #5
 8011468:	69fa      	ldr	r2, [r7, #28]
 801146a:	440a      	add	r2, r1
 801146c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011474:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8011476:	69bb      	ldr	r3, [r7, #24]
 8011478:	015a      	lsls	r2, r3, #5
 801147a:	69fb      	ldr	r3, [r7, #28]
 801147c:	4413      	add	r3, r2
 801147e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	69ba      	ldr	r2, [r7, #24]
 8011486:	0151      	lsls	r1, r2, #5
 8011488:	69fa      	ldr	r2, [r7, #28]
 801148a:	440a      	add	r2, r1
 801148c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011490:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011494:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011496:	2300      	movs	r3, #0
}
 8011498:	4618      	mov	r0, r3
 801149a:	3720      	adds	r7, #32
 801149c:	46bd      	mov	sp, r7
 801149e:	bd80      	pop	{r7, pc}
 80114a0:	fff80000 	.word	0xfff80000
 80114a4:	e007ffff 	.word	0xe007ffff
 80114a8:	1ff80000 	.word	0x1ff80000

080114ac <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80114ac:	b480      	push	{r7}
 80114ae:	b087      	sub	sp, #28
 80114b0:	af00      	add	r7, sp, #0
 80114b2:	6078      	str	r0, [r7, #4]
 80114b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80114b6:	2300      	movs	r3, #0
 80114b8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80114ba:	2300      	movs	r3, #0
 80114bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80114c2:	683b      	ldr	r3, [r7, #0]
 80114c4:	785b      	ldrb	r3, [r3, #1]
 80114c6:	2b01      	cmp	r3, #1
 80114c8:	d14a      	bne.n	8011560 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80114ca:	683b      	ldr	r3, [r7, #0]
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	015a      	lsls	r2, r3, #5
 80114d0:	693b      	ldr	r3, [r7, #16]
 80114d2:	4413      	add	r3, r2
 80114d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80114de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80114e2:	f040 8086 	bne.w	80115f2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	781b      	ldrb	r3, [r3, #0]
 80114ea:	015a      	lsls	r2, r3, #5
 80114ec:	693b      	ldr	r3, [r7, #16]
 80114ee:	4413      	add	r3, r2
 80114f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	683a      	ldr	r2, [r7, #0]
 80114f8:	7812      	ldrb	r2, [r2, #0]
 80114fa:	0151      	lsls	r1, r2, #5
 80114fc:	693a      	ldr	r2, [r7, #16]
 80114fe:	440a      	add	r2, r1
 8011500:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011504:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011508:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801150a:	683b      	ldr	r3, [r7, #0]
 801150c:	781b      	ldrb	r3, [r3, #0]
 801150e:	015a      	lsls	r2, r3, #5
 8011510:	693b      	ldr	r3, [r7, #16]
 8011512:	4413      	add	r3, r2
 8011514:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	683a      	ldr	r2, [r7, #0]
 801151c:	7812      	ldrb	r2, [r2, #0]
 801151e:	0151      	lsls	r1, r2, #5
 8011520:	693a      	ldr	r2, [r7, #16]
 8011522:	440a      	add	r2, r1
 8011524:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011528:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801152c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	3301      	adds	r3, #1
 8011532:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	f242 7210 	movw	r2, #10000	@ 0x2710
 801153a:	4293      	cmp	r3, r2
 801153c:	d902      	bls.n	8011544 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801153e:	2301      	movs	r3, #1
 8011540:	75fb      	strb	r3, [r7, #23]
          break;
 8011542:	e056      	b.n	80115f2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8011544:	683b      	ldr	r3, [r7, #0]
 8011546:	781b      	ldrb	r3, [r3, #0]
 8011548:	015a      	lsls	r2, r3, #5
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	4413      	add	r3, r2
 801154e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801155c:	d0e7      	beq.n	801152e <USB_EPStopXfer+0x82>
 801155e:	e048      	b.n	80115f2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	781b      	ldrb	r3, [r3, #0]
 8011564:	015a      	lsls	r2, r3, #5
 8011566:	693b      	ldr	r3, [r7, #16]
 8011568:	4413      	add	r3, r2
 801156a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011574:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011578:	d13b      	bne.n	80115f2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801157a:	683b      	ldr	r3, [r7, #0]
 801157c:	781b      	ldrb	r3, [r3, #0]
 801157e:	015a      	lsls	r2, r3, #5
 8011580:	693b      	ldr	r3, [r7, #16]
 8011582:	4413      	add	r3, r2
 8011584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	683a      	ldr	r2, [r7, #0]
 801158c:	7812      	ldrb	r2, [r2, #0]
 801158e:	0151      	lsls	r1, r2, #5
 8011590:	693a      	ldr	r2, [r7, #16]
 8011592:	440a      	add	r2, r1
 8011594:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011598:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801159c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801159e:	683b      	ldr	r3, [r7, #0]
 80115a0:	781b      	ldrb	r3, [r3, #0]
 80115a2:	015a      	lsls	r2, r3, #5
 80115a4:	693b      	ldr	r3, [r7, #16]
 80115a6:	4413      	add	r3, r2
 80115a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	683a      	ldr	r2, [r7, #0]
 80115b0:	7812      	ldrb	r2, [r2, #0]
 80115b2:	0151      	lsls	r1, r2, #5
 80115b4:	693a      	ldr	r2, [r7, #16]
 80115b6:	440a      	add	r2, r1
 80115b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80115bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80115c0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3301      	adds	r3, #1
 80115c6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	f242 7210 	movw	r2, #10000	@ 0x2710
 80115ce:	4293      	cmp	r3, r2
 80115d0:	d902      	bls.n	80115d8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80115d2:	2301      	movs	r3, #1
 80115d4:	75fb      	strb	r3, [r7, #23]
          break;
 80115d6:	e00c      	b.n	80115f2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	781b      	ldrb	r3, [r3, #0]
 80115dc:	015a      	lsls	r2, r3, #5
 80115de:	693b      	ldr	r3, [r7, #16]
 80115e0:	4413      	add	r3, r2
 80115e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80115ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80115f0:	d0e7      	beq.n	80115c2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80115f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80115f4:	4618      	mov	r0, r3
 80115f6:	371c      	adds	r7, #28
 80115f8:	46bd      	mov	sp, r7
 80115fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115fe:	4770      	bx	lr

08011600 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011600:	b480      	push	{r7}
 8011602:	b089      	sub	sp, #36	@ 0x24
 8011604:	af00      	add	r7, sp, #0
 8011606:	60f8      	str	r0, [r7, #12]
 8011608:	60b9      	str	r1, [r7, #8]
 801160a:	4611      	mov	r1, r2
 801160c:	461a      	mov	r2, r3
 801160e:	460b      	mov	r3, r1
 8011610:	71fb      	strb	r3, [r7, #7]
 8011612:	4613      	mov	r3, r2
 8011614:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801161a:	68bb      	ldr	r3, [r7, #8]
 801161c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801161e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011622:	2b00      	cmp	r3, #0
 8011624:	d123      	bne.n	801166e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011626:	88bb      	ldrh	r3, [r7, #4]
 8011628:	3303      	adds	r3, #3
 801162a:	089b      	lsrs	r3, r3, #2
 801162c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801162e:	2300      	movs	r3, #0
 8011630:	61bb      	str	r3, [r7, #24]
 8011632:	e018      	b.n	8011666 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011634:	79fb      	ldrb	r3, [r7, #7]
 8011636:	031a      	lsls	r2, r3, #12
 8011638:	697b      	ldr	r3, [r7, #20]
 801163a:	4413      	add	r3, r2
 801163c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011640:	461a      	mov	r2, r3
 8011642:	69fb      	ldr	r3, [r7, #28]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011648:	69fb      	ldr	r3, [r7, #28]
 801164a:	3301      	adds	r3, #1
 801164c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801164e:	69fb      	ldr	r3, [r7, #28]
 8011650:	3301      	adds	r3, #1
 8011652:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011654:	69fb      	ldr	r3, [r7, #28]
 8011656:	3301      	adds	r3, #1
 8011658:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801165a:	69fb      	ldr	r3, [r7, #28]
 801165c:	3301      	adds	r3, #1
 801165e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011660:	69bb      	ldr	r3, [r7, #24]
 8011662:	3301      	adds	r3, #1
 8011664:	61bb      	str	r3, [r7, #24]
 8011666:	69ba      	ldr	r2, [r7, #24]
 8011668:	693b      	ldr	r3, [r7, #16]
 801166a:	429a      	cmp	r2, r3
 801166c:	d3e2      	bcc.n	8011634 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801166e:	2300      	movs	r3, #0
}
 8011670:	4618      	mov	r0, r3
 8011672:	3724      	adds	r7, #36	@ 0x24
 8011674:	46bd      	mov	sp, r7
 8011676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167a:	4770      	bx	lr

0801167c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801167c:	b480      	push	{r7}
 801167e:	b08b      	sub	sp, #44	@ 0x2c
 8011680:	af00      	add	r7, sp, #0
 8011682:	60f8      	str	r0, [r7, #12]
 8011684:	60b9      	str	r1, [r7, #8]
 8011686:	4613      	mov	r3, r2
 8011688:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011692:	88fb      	ldrh	r3, [r7, #6]
 8011694:	089b      	lsrs	r3, r3, #2
 8011696:	b29b      	uxth	r3, r3
 8011698:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801169a:	88fb      	ldrh	r3, [r7, #6]
 801169c:	f003 0303 	and.w	r3, r3, #3
 80116a0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80116a2:	2300      	movs	r3, #0
 80116a4:	623b      	str	r3, [r7, #32]
 80116a6:	e014      	b.n	80116d2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80116a8:	69bb      	ldr	r3, [r7, #24]
 80116aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80116ae:	681a      	ldr	r2, [r3, #0]
 80116b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b2:	601a      	str	r2, [r3, #0]
    pDest++;
 80116b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b6:	3301      	adds	r3, #1
 80116b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116bc:	3301      	adds	r3, #1
 80116be:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c2:	3301      	adds	r3, #1
 80116c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c8:	3301      	adds	r3, #1
 80116ca:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80116cc:	6a3b      	ldr	r3, [r7, #32]
 80116ce:	3301      	adds	r3, #1
 80116d0:	623b      	str	r3, [r7, #32]
 80116d2:	6a3a      	ldr	r2, [r7, #32]
 80116d4:	697b      	ldr	r3, [r7, #20]
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d3e6      	bcc.n	80116a8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80116da:	8bfb      	ldrh	r3, [r7, #30]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d01e      	beq.n	801171e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80116e0:	2300      	movs	r3, #0
 80116e2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80116e4:	69bb      	ldr	r3, [r7, #24]
 80116e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80116ea:	461a      	mov	r2, r3
 80116ec:	f107 0310 	add.w	r3, r7, #16
 80116f0:	6812      	ldr	r2, [r2, #0]
 80116f2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80116f4:	693a      	ldr	r2, [r7, #16]
 80116f6:	6a3b      	ldr	r3, [r7, #32]
 80116f8:	b2db      	uxtb	r3, r3
 80116fa:	00db      	lsls	r3, r3, #3
 80116fc:	fa22 f303 	lsr.w	r3, r2, r3
 8011700:	b2da      	uxtb	r2, r3
 8011702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011704:	701a      	strb	r2, [r3, #0]
      i++;
 8011706:	6a3b      	ldr	r3, [r7, #32]
 8011708:	3301      	adds	r3, #1
 801170a:	623b      	str	r3, [r7, #32]
      pDest++;
 801170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801170e:	3301      	adds	r3, #1
 8011710:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011712:	8bfb      	ldrh	r3, [r7, #30]
 8011714:	3b01      	subs	r3, #1
 8011716:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011718:	8bfb      	ldrh	r3, [r7, #30]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d1ea      	bne.n	80116f4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801171e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011720:	4618      	mov	r0, r3
 8011722:	372c      	adds	r7, #44	@ 0x2c
 8011724:	46bd      	mov	sp, r7
 8011726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801172a:	4770      	bx	lr

0801172c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801172c:	b480      	push	{r7}
 801172e:	b085      	sub	sp, #20
 8011730:	af00      	add	r7, sp, #0
 8011732:	6078      	str	r0, [r7, #4]
 8011734:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	781b      	ldrb	r3, [r3, #0]
 801173e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011740:	683b      	ldr	r3, [r7, #0]
 8011742:	785b      	ldrb	r3, [r3, #1]
 8011744:	2b01      	cmp	r3, #1
 8011746:	d12c      	bne.n	80117a2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011748:	68bb      	ldr	r3, [r7, #8]
 801174a:	015a      	lsls	r2, r3, #5
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	4413      	add	r3, r2
 8011750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	2b00      	cmp	r3, #0
 8011758:	db12      	blt.n	8011780 <USB_EPSetStall+0x54>
 801175a:	68bb      	ldr	r3, [r7, #8]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d00f      	beq.n	8011780 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8011760:	68bb      	ldr	r3, [r7, #8]
 8011762:	015a      	lsls	r2, r3, #5
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	4413      	add	r3, r2
 8011768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	68ba      	ldr	r2, [r7, #8]
 8011770:	0151      	lsls	r1, r2, #5
 8011772:	68fa      	ldr	r2, [r7, #12]
 8011774:	440a      	add	r2, r1
 8011776:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801177a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801177e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8011780:	68bb      	ldr	r3, [r7, #8]
 8011782:	015a      	lsls	r2, r3, #5
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	4413      	add	r3, r2
 8011788:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	68ba      	ldr	r2, [r7, #8]
 8011790:	0151      	lsls	r1, r2, #5
 8011792:	68fa      	ldr	r2, [r7, #12]
 8011794:	440a      	add	r2, r1
 8011796:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801179a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801179e:	6013      	str	r3, [r2, #0]
 80117a0:	e02b      	b.n	80117fa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80117a2:	68bb      	ldr	r3, [r7, #8]
 80117a4:	015a      	lsls	r2, r3, #5
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	4413      	add	r3, r2
 80117aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	db12      	blt.n	80117da <USB_EPSetStall+0xae>
 80117b4:	68bb      	ldr	r3, [r7, #8]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d00f      	beq.n	80117da <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80117ba:	68bb      	ldr	r3, [r7, #8]
 80117bc:	015a      	lsls	r2, r3, #5
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	4413      	add	r3, r2
 80117c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	68ba      	ldr	r2, [r7, #8]
 80117ca:	0151      	lsls	r1, r2, #5
 80117cc:	68fa      	ldr	r2, [r7, #12]
 80117ce:	440a      	add	r2, r1
 80117d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80117d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80117d8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80117da:	68bb      	ldr	r3, [r7, #8]
 80117dc:	015a      	lsls	r2, r3, #5
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	4413      	add	r3, r2
 80117e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	68ba      	ldr	r2, [r7, #8]
 80117ea:	0151      	lsls	r1, r2, #5
 80117ec:	68fa      	ldr	r2, [r7, #12]
 80117ee:	440a      	add	r2, r1
 80117f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80117f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80117f8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80117fa:	2300      	movs	r3, #0
}
 80117fc:	4618      	mov	r0, r3
 80117fe:	3714      	adds	r7, #20
 8011800:	46bd      	mov	sp, r7
 8011802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011806:	4770      	bx	lr

08011808 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011808:	b480      	push	{r7}
 801180a:	b085      	sub	sp, #20
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
 8011810:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011816:	683b      	ldr	r3, [r7, #0]
 8011818:	781b      	ldrb	r3, [r3, #0]
 801181a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	785b      	ldrb	r3, [r3, #1]
 8011820:	2b01      	cmp	r3, #1
 8011822:	d128      	bne.n	8011876 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011824:	68bb      	ldr	r3, [r7, #8]
 8011826:	015a      	lsls	r2, r3, #5
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	4413      	add	r3, r2
 801182c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	68ba      	ldr	r2, [r7, #8]
 8011834:	0151      	lsls	r1, r2, #5
 8011836:	68fa      	ldr	r2, [r7, #12]
 8011838:	440a      	add	r2, r1
 801183a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801183e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011842:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	791b      	ldrb	r3, [r3, #4]
 8011848:	2b03      	cmp	r3, #3
 801184a:	d003      	beq.n	8011854 <USB_EPClearStall+0x4c>
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	791b      	ldrb	r3, [r3, #4]
 8011850:	2b02      	cmp	r3, #2
 8011852:	d138      	bne.n	80118c6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011854:	68bb      	ldr	r3, [r7, #8]
 8011856:	015a      	lsls	r2, r3, #5
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	4413      	add	r3, r2
 801185c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	68ba      	ldr	r2, [r7, #8]
 8011864:	0151      	lsls	r1, r2, #5
 8011866:	68fa      	ldr	r2, [r7, #12]
 8011868:	440a      	add	r2, r1
 801186a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801186e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011872:	6013      	str	r3, [r2, #0]
 8011874:	e027      	b.n	80118c6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8011876:	68bb      	ldr	r3, [r7, #8]
 8011878:	015a      	lsls	r2, r3, #5
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	4413      	add	r3, r2
 801187e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	68ba      	ldr	r2, [r7, #8]
 8011886:	0151      	lsls	r1, r2, #5
 8011888:	68fa      	ldr	r2, [r7, #12]
 801188a:	440a      	add	r2, r1
 801188c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011890:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011894:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	791b      	ldrb	r3, [r3, #4]
 801189a:	2b03      	cmp	r3, #3
 801189c:	d003      	beq.n	80118a6 <USB_EPClearStall+0x9e>
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	791b      	ldrb	r3, [r3, #4]
 80118a2:	2b02      	cmp	r3, #2
 80118a4:	d10f      	bne.n	80118c6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80118a6:	68bb      	ldr	r3, [r7, #8]
 80118a8:	015a      	lsls	r2, r3, #5
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	4413      	add	r3, r2
 80118ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	68ba      	ldr	r2, [r7, #8]
 80118b6:	0151      	lsls	r1, r2, #5
 80118b8:	68fa      	ldr	r2, [r7, #12]
 80118ba:	440a      	add	r2, r1
 80118bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80118c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80118c4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80118c6:	2300      	movs	r3, #0
}
 80118c8:	4618      	mov	r0, r3
 80118ca:	3714      	adds	r7, #20
 80118cc:	46bd      	mov	sp, r7
 80118ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d2:	4770      	bx	lr

080118d4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80118d4:	b480      	push	{r7}
 80118d6:	b085      	sub	sp, #20
 80118d8:	af00      	add	r7, sp, #0
 80118da:	6078      	str	r0, [r7, #4]
 80118dc:	460b      	mov	r3, r1
 80118de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	68fa      	ldr	r2, [r7, #12]
 80118ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80118f2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80118f6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80118fe:	681a      	ldr	r2, [r3, #0]
 8011900:	78fb      	ldrb	r3, [r7, #3]
 8011902:	011b      	lsls	r3, r3, #4
 8011904:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8011908:	68f9      	ldr	r1, [r7, #12]
 801190a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801190e:	4313      	orrs	r3, r2
 8011910:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8011912:	2300      	movs	r3, #0
}
 8011914:	4618      	mov	r0, r3
 8011916:	3714      	adds	r7, #20
 8011918:	46bd      	mov	sp, r7
 801191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191e:	4770      	bx	lr

08011920 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011920:	b480      	push	{r7}
 8011922:	b085      	sub	sp, #20
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	68fa      	ldr	r2, [r7, #12]
 8011936:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801193a:	f023 0303 	bic.w	r3, r3, #3
 801193e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011946:	685b      	ldr	r3, [r3, #4]
 8011948:	68fa      	ldr	r2, [r7, #12]
 801194a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801194e:	f023 0302 	bic.w	r3, r3, #2
 8011952:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011954:	2300      	movs	r3, #0
}
 8011956:	4618      	mov	r0, r3
 8011958:	3714      	adds	r7, #20
 801195a:	46bd      	mov	sp, r7
 801195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011960:	4770      	bx	lr

08011962 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011962:	b480      	push	{r7}
 8011964:	b085      	sub	sp, #20
 8011966:	af00      	add	r7, sp, #0
 8011968:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	68fa      	ldr	r2, [r7, #12]
 8011978:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801197c:	f023 0303 	bic.w	r3, r3, #3
 8011980:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011988:	685b      	ldr	r3, [r3, #4]
 801198a:	68fa      	ldr	r2, [r7, #12]
 801198c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011990:	f043 0302 	orr.w	r3, r3, #2
 8011994:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011996:	2300      	movs	r3, #0
}
 8011998:	4618      	mov	r0, r3
 801199a:	3714      	adds	r7, #20
 801199c:	46bd      	mov	sp, r7
 801199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a2:	4770      	bx	lr

080119a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80119a4:	b480      	push	{r7}
 80119a6:	b085      	sub	sp, #20
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	695b      	ldr	r3, [r3, #20]
 80119b0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	699b      	ldr	r3, [r3, #24]
 80119b6:	68fa      	ldr	r2, [r7, #12]
 80119b8:	4013      	ands	r3, r2
 80119ba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80119bc:	68fb      	ldr	r3, [r7, #12]
}
 80119be:	4618      	mov	r0, r3
 80119c0:	3714      	adds	r7, #20
 80119c2:	46bd      	mov	sp, r7
 80119c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c8:	4770      	bx	lr

080119ca <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80119ca:	b480      	push	{r7}
 80119cc:	b085      	sub	sp, #20
 80119ce:	af00      	add	r7, sp, #0
 80119d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119dc:	699b      	ldr	r3, [r3, #24]
 80119de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119e6:	69db      	ldr	r3, [r3, #28]
 80119e8:	68ba      	ldr	r2, [r7, #8]
 80119ea:	4013      	ands	r3, r2
 80119ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80119ee:	68bb      	ldr	r3, [r7, #8]
 80119f0:	0c1b      	lsrs	r3, r3, #16
}
 80119f2:	4618      	mov	r0, r3
 80119f4:	3714      	adds	r7, #20
 80119f6:	46bd      	mov	sp, r7
 80119f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fc:	4770      	bx	lr

080119fe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80119fe:	b480      	push	{r7}
 8011a00:	b085      	sub	sp, #20
 8011a02:	af00      	add	r7, sp, #0
 8011a04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a10:	699b      	ldr	r3, [r3, #24]
 8011a12:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a1a:	69db      	ldr	r3, [r3, #28]
 8011a1c:	68ba      	ldr	r2, [r7, #8]
 8011a1e:	4013      	ands	r3, r2
 8011a20:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8011a22:	68bb      	ldr	r3, [r7, #8]
 8011a24:	b29b      	uxth	r3, r3
}
 8011a26:	4618      	mov	r0, r3
 8011a28:	3714      	adds	r7, #20
 8011a2a:	46bd      	mov	sp, r7
 8011a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a30:	4770      	bx	lr

08011a32 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011a32:	b480      	push	{r7}
 8011a34:	b085      	sub	sp, #20
 8011a36:	af00      	add	r7, sp, #0
 8011a38:	6078      	str	r0, [r7, #4]
 8011a3a:	460b      	mov	r3, r1
 8011a3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8011a42:	78fb      	ldrb	r3, [r7, #3]
 8011a44:	015a      	lsls	r2, r3, #5
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	4413      	add	r3, r2
 8011a4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a4e:	689b      	ldr	r3, [r3, #8]
 8011a50:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a58:	695b      	ldr	r3, [r3, #20]
 8011a5a:	68ba      	ldr	r2, [r7, #8]
 8011a5c:	4013      	ands	r3, r2
 8011a5e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011a60:	68bb      	ldr	r3, [r7, #8]
}
 8011a62:	4618      	mov	r0, r3
 8011a64:	3714      	adds	r7, #20
 8011a66:	46bd      	mov	sp, r7
 8011a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a6c:	4770      	bx	lr

08011a6e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011a6e:	b480      	push	{r7}
 8011a70:	b087      	sub	sp, #28
 8011a72:	af00      	add	r7, sp, #0
 8011a74:	6078      	str	r0, [r7, #4]
 8011a76:	460b      	mov	r3, r1
 8011a78:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a84:	691b      	ldr	r3, [r3, #16]
 8011a86:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8011a88:	697b      	ldr	r3, [r7, #20]
 8011a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a90:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8011a92:	78fb      	ldrb	r3, [r7, #3]
 8011a94:	f003 030f 	and.w	r3, r3, #15
 8011a98:	68fa      	ldr	r2, [r7, #12]
 8011a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8011a9e:	01db      	lsls	r3, r3, #7
 8011aa0:	b2db      	uxtb	r3, r3
 8011aa2:	693a      	ldr	r2, [r7, #16]
 8011aa4:	4313      	orrs	r3, r2
 8011aa6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8011aa8:	78fb      	ldrb	r3, [r7, #3]
 8011aaa:	015a      	lsls	r2, r3, #5
 8011aac:	697b      	ldr	r3, [r7, #20]
 8011aae:	4413      	add	r3, r2
 8011ab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011ab4:	689b      	ldr	r3, [r3, #8]
 8011ab6:	693a      	ldr	r2, [r7, #16]
 8011ab8:	4013      	ands	r3, r2
 8011aba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011abc:	68bb      	ldr	r3, [r7, #8]
}
 8011abe:	4618      	mov	r0, r3
 8011ac0:	371c      	adds	r7, #28
 8011ac2:	46bd      	mov	sp, r7
 8011ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac8:	4770      	bx	lr

08011aca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011aca:	b480      	push	{r7}
 8011acc:	b083      	sub	sp, #12
 8011ace:	af00      	add	r7, sp, #0
 8011ad0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	695b      	ldr	r3, [r3, #20]
 8011ad6:	f003 0301 	and.w	r3, r3, #1
}
 8011ada:	4618      	mov	r0, r3
 8011adc:	370c      	adds	r7, #12
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae4:	4770      	bx	lr
	...

08011ae8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8011ae8:	b480      	push	{r7}
 8011aea:	b085      	sub	sp, #20
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011afa:	681a      	ldr	r2, [r3, #0]
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011b02:	4619      	mov	r1, r3
 8011b04:	4b09      	ldr	r3, [pc, #36]	@ (8011b2c <USB_ActivateSetup+0x44>)
 8011b06:	4013      	ands	r3, r2
 8011b08:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011b10:	685b      	ldr	r3, [r3, #4]
 8011b12:	68fa      	ldr	r2, [r7, #12]
 8011b14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011b1c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011b1e:	2300      	movs	r3, #0
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3714      	adds	r7, #20
 8011b24:	46bd      	mov	sp, r7
 8011b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2a:	4770      	bx	lr
 8011b2c:	fffff800 	.word	0xfffff800

08011b30 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8011b30:	b480      	push	{r7}
 8011b32:	b087      	sub	sp, #28
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	60f8      	str	r0, [r7, #12]
 8011b38:	460b      	mov	r3, r1
 8011b3a:	607a      	str	r2, [r7, #4]
 8011b3c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8011b42:	68fb      	ldr	r3, [r7, #12]
 8011b44:	333c      	adds	r3, #60	@ 0x3c
 8011b46:	3304      	adds	r3, #4
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011b4c:	693b      	ldr	r3, [r7, #16]
 8011b4e:	4a26      	ldr	r2, [pc, #152]	@ (8011be8 <USB_EP0_OutStart+0xb8>)
 8011b50:	4293      	cmp	r3, r2
 8011b52:	d90a      	bls.n	8011b6a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011b54:	697b      	ldr	r3, [r7, #20]
 8011b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011b60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011b64:	d101      	bne.n	8011b6a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8011b66:	2300      	movs	r3, #0
 8011b68:	e037      	b.n	8011bda <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8011b6a:	697b      	ldr	r3, [r7, #20]
 8011b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b70:	461a      	mov	r2, r3
 8011b72:	2300      	movs	r3, #0
 8011b74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011b76:	697b      	ldr	r3, [r7, #20]
 8011b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b7c:	691b      	ldr	r3, [r3, #16]
 8011b7e:	697a      	ldr	r2, [r7, #20]
 8011b80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011b84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011b88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8011b8a:	697b      	ldr	r3, [r7, #20]
 8011b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b90:	691b      	ldr	r3, [r3, #16]
 8011b92:	697a      	ldr	r2, [r7, #20]
 8011b94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011b98:	f043 0318 	orr.w	r3, r3, #24
 8011b9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8011b9e:	697b      	ldr	r3, [r7, #20]
 8011ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ba4:	691b      	ldr	r3, [r3, #16]
 8011ba6:	697a      	ldr	r2, [r7, #20]
 8011ba8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011bac:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8011bb0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8011bb2:	7afb      	ldrb	r3, [r7, #11]
 8011bb4:	2b01      	cmp	r3, #1
 8011bb6:	d10f      	bne.n	8011bd8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8011bb8:	697b      	ldr	r3, [r7, #20]
 8011bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011bbe:	461a      	mov	r2, r3
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8011bc4:	697b      	ldr	r3, [r7, #20]
 8011bc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	697a      	ldr	r2, [r7, #20]
 8011bce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011bd2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8011bd6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011bd8:	2300      	movs	r3, #0
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	371c      	adds	r7, #28
 8011bde:	46bd      	mov	sp, r7
 8011be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be4:	4770      	bx	lr
 8011be6:	bf00      	nop
 8011be8:	4f54300a 	.word	0x4f54300a

08011bec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011bec:	b480      	push	{r7}
 8011bee:	b085      	sub	sp, #20
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011bf8:	68fb      	ldr	r3, [r7, #12]
 8011bfa:	3301      	adds	r3, #1
 8011bfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c04:	d901      	bls.n	8011c0a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011c06:	2303      	movs	r3, #3
 8011c08:	e01b      	b.n	8011c42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	691b      	ldr	r3, [r3, #16]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	daf2      	bge.n	8011bf8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011c12:	2300      	movs	r3, #0
 8011c14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	691b      	ldr	r3, [r3, #16]
 8011c1a:	f043 0201 	orr.w	r2, r3, #1
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	3301      	adds	r3, #1
 8011c26:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c2e:	d901      	bls.n	8011c34 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011c30:	2303      	movs	r3, #3
 8011c32:	e006      	b.n	8011c42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	691b      	ldr	r3, [r3, #16]
 8011c38:	f003 0301 	and.w	r3, r3, #1
 8011c3c:	2b01      	cmp	r3, #1
 8011c3e:	d0f0      	beq.n	8011c22 <USB_CoreReset+0x36>

  return HAL_OK;
 8011c40:	2300      	movs	r3, #0
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	3714      	adds	r7, #20
 8011c46:	46bd      	mov	sp, r7
 8011c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4c:	4770      	bx	lr
	...

08011c50 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011c50:	b580      	push	{r7, lr}
 8011c52:	b084      	sub	sp, #16
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	460b      	mov	r3, r1
 8011c5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011c5c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8011c60:	f002 fcfe 	bl	8014660 <USBD_static_malloc>
 8011c64:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d109      	bne.n	8011c80 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	32b0      	adds	r2, #176	@ 0xb0
 8011c76:	2100      	movs	r1, #0
 8011c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8011c7c:	2302      	movs	r3, #2
 8011c7e:	e0d4      	b.n	8011e2a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8011c80:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8011c84:	2100      	movs	r1, #0
 8011c86:	68f8      	ldr	r0, [r7, #12]
 8011c88:	f002 fe4e 	bl	8014928 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	32b0      	adds	r2, #176	@ 0xb0
 8011c96:	68f9      	ldr	r1, [r7, #12]
 8011c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	32b0      	adds	r2, #176	@ 0xb0
 8011ca6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	7c1b      	ldrb	r3, [r3, #16]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d138      	bne.n	8011d2a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011cb8:	4b5e      	ldr	r3, [pc, #376]	@ (8011e34 <USBD_CDC_Init+0x1e4>)
 8011cba:	7819      	ldrb	r1, [r3, #0]
 8011cbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011cc0:	2202      	movs	r2, #2
 8011cc2:	6878      	ldr	r0, [r7, #4]
 8011cc4:	f002 fba9 	bl	801441a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011cc8:	4b5a      	ldr	r3, [pc, #360]	@ (8011e34 <USBD_CDC_Init+0x1e4>)
 8011cca:	781b      	ldrb	r3, [r3, #0]
 8011ccc:	f003 020f 	and.w	r2, r3, #15
 8011cd0:	6879      	ldr	r1, [r7, #4]
 8011cd2:	4613      	mov	r3, r2
 8011cd4:	009b      	lsls	r3, r3, #2
 8011cd6:	4413      	add	r3, r2
 8011cd8:	009b      	lsls	r3, r3, #2
 8011cda:	440b      	add	r3, r1
 8011cdc:	3324      	adds	r3, #36	@ 0x24
 8011cde:	2201      	movs	r2, #1
 8011ce0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011ce2:	4b55      	ldr	r3, [pc, #340]	@ (8011e38 <USBD_CDC_Init+0x1e8>)
 8011ce4:	7819      	ldrb	r1, [r3, #0]
 8011ce6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011cea:	2202      	movs	r2, #2
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f002 fb94 	bl	801441a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011cf2:	4b51      	ldr	r3, [pc, #324]	@ (8011e38 <USBD_CDC_Init+0x1e8>)
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	f003 020f 	and.w	r2, r3, #15
 8011cfa:	6879      	ldr	r1, [r7, #4]
 8011cfc:	4613      	mov	r3, r2
 8011cfe:	009b      	lsls	r3, r3, #2
 8011d00:	4413      	add	r3, r2
 8011d02:	009b      	lsls	r3, r3, #2
 8011d04:	440b      	add	r3, r1
 8011d06:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011d0a:	2201      	movs	r2, #1
 8011d0c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011d0e:	4b4b      	ldr	r3, [pc, #300]	@ (8011e3c <USBD_CDC_Init+0x1ec>)
 8011d10:	781b      	ldrb	r3, [r3, #0]
 8011d12:	f003 020f 	and.w	r2, r3, #15
 8011d16:	6879      	ldr	r1, [r7, #4]
 8011d18:	4613      	mov	r3, r2
 8011d1a:	009b      	lsls	r3, r3, #2
 8011d1c:	4413      	add	r3, r2
 8011d1e:	009b      	lsls	r3, r3, #2
 8011d20:	440b      	add	r3, r1
 8011d22:	3326      	adds	r3, #38	@ 0x26
 8011d24:	2210      	movs	r2, #16
 8011d26:	801a      	strh	r2, [r3, #0]
 8011d28:	e035      	b.n	8011d96 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011d2a:	4b42      	ldr	r3, [pc, #264]	@ (8011e34 <USBD_CDC_Init+0x1e4>)
 8011d2c:	7819      	ldrb	r1, [r3, #0]
 8011d2e:	2340      	movs	r3, #64	@ 0x40
 8011d30:	2202      	movs	r2, #2
 8011d32:	6878      	ldr	r0, [r7, #4]
 8011d34:	f002 fb71 	bl	801441a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011d38:	4b3e      	ldr	r3, [pc, #248]	@ (8011e34 <USBD_CDC_Init+0x1e4>)
 8011d3a:	781b      	ldrb	r3, [r3, #0]
 8011d3c:	f003 020f 	and.w	r2, r3, #15
 8011d40:	6879      	ldr	r1, [r7, #4]
 8011d42:	4613      	mov	r3, r2
 8011d44:	009b      	lsls	r3, r3, #2
 8011d46:	4413      	add	r3, r2
 8011d48:	009b      	lsls	r3, r3, #2
 8011d4a:	440b      	add	r3, r1
 8011d4c:	3324      	adds	r3, #36	@ 0x24
 8011d4e:	2201      	movs	r2, #1
 8011d50:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011d52:	4b39      	ldr	r3, [pc, #228]	@ (8011e38 <USBD_CDC_Init+0x1e8>)
 8011d54:	7819      	ldrb	r1, [r3, #0]
 8011d56:	2340      	movs	r3, #64	@ 0x40
 8011d58:	2202      	movs	r2, #2
 8011d5a:	6878      	ldr	r0, [r7, #4]
 8011d5c:	f002 fb5d 	bl	801441a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011d60:	4b35      	ldr	r3, [pc, #212]	@ (8011e38 <USBD_CDC_Init+0x1e8>)
 8011d62:	781b      	ldrb	r3, [r3, #0]
 8011d64:	f003 020f 	and.w	r2, r3, #15
 8011d68:	6879      	ldr	r1, [r7, #4]
 8011d6a:	4613      	mov	r3, r2
 8011d6c:	009b      	lsls	r3, r3, #2
 8011d6e:	4413      	add	r3, r2
 8011d70:	009b      	lsls	r3, r3, #2
 8011d72:	440b      	add	r3, r1
 8011d74:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011d78:	2201      	movs	r2, #1
 8011d7a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011d7c:	4b2f      	ldr	r3, [pc, #188]	@ (8011e3c <USBD_CDC_Init+0x1ec>)
 8011d7e:	781b      	ldrb	r3, [r3, #0]
 8011d80:	f003 020f 	and.w	r2, r3, #15
 8011d84:	6879      	ldr	r1, [r7, #4]
 8011d86:	4613      	mov	r3, r2
 8011d88:	009b      	lsls	r3, r3, #2
 8011d8a:	4413      	add	r3, r2
 8011d8c:	009b      	lsls	r3, r3, #2
 8011d8e:	440b      	add	r3, r1
 8011d90:	3326      	adds	r3, #38	@ 0x26
 8011d92:	2210      	movs	r2, #16
 8011d94:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011d96:	4b29      	ldr	r3, [pc, #164]	@ (8011e3c <USBD_CDC_Init+0x1ec>)
 8011d98:	7819      	ldrb	r1, [r3, #0]
 8011d9a:	2308      	movs	r3, #8
 8011d9c:	2203      	movs	r2, #3
 8011d9e:	6878      	ldr	r0, [r7, #4]
 8011da0:	f002 fb3b 	bl	801441a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8011da4:	4b25      	ldr	r3, [pc, #148]	@ (8011e3c <USBD_CDC_Init+0x1ec>)
 8011da6:	781b      	ldrb	r3, [r3, #0]
 8011da8:	f003 020f 	and.w	r2, r3, #15
 8011dac:	6879      	ldr	r1, [r7, #4]
 8011dae:	4613      	mov	r3, r2
 8011db0:	009b      	lsls	r3, r3, #2
 8011db2:	4413      	add	r3, r2
 8011db4:	009b      	lsls	r3, r3, #2
 8011db6:	440b      	add	r3, r1
 8011db8:	3324      	adds	r3, #36	@ 0x24
 8011dba:	2201      	movs	r2, #1
 8011dbc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	2200      	movs	r2, #0
 8011dc2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011dcc:	687a      	ldr	r2, [r7, #4]
 8011dce:	33b0      	adds	r3, #176	@ 0xb0
 8011dd0:	009b      	lsls	r3, r3, #2
 8011dd2:	4413      	add	r3, r2
 8011dd4:	685b      	ldr	r3, [r3, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	2200      	movs	r2, #0
 8011dde:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	2200      	movs	r2, #0
 8011de6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d101      	bne.n	8011df8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8011df4:	2302      	movs	r3, #2
 8011df6:	e018      	b.n	8011e2a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	7c1b      	ldrb	r3, [r3, #16]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d10a      	bne.n	8011e16 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011e00:	4b0d      	ldr	r3, [pc, #52]	@ (8011e38 <USBD_CDC_Init+0x1e8>)
 8011e02:	7819      	ldrb	r1, [r3, #0]
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011e0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f002 fbf2 	bl	80145f8 <USBD_LL_PrepareReceive>
 8011e14:	e008      	b.n	8011e28 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011e16:	4b08      	ldr	r3, [pc, #32]	@ (8011e38 <USBD_CDC_Init+0x1e8>)
 8011e18:	7819      	ldrb	r1, [r3, #0]
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011e20:	2340      	movs	r3, #64	@ 0x40
 8011e22:	6878      	ldr	r0, [r7, #4]
 8011e24:	f002 fbe8 	bl	80145f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011e28:	2300      	movs	r3, #0
}
 8011e2a:	4618      	mov	r0, r3
 8011e2c:	3710      	adds	r7, #16
 8011e2e:	46bd      	mov	sp, r7
 8011e30:	bd80      	pop	{r7, pc}
 8011e32:	bf00      	nop
 8011e34:	240000d7 	.word	0x240000d7
 8011e38:	240000d8 	.word	0x240000d8
 8011e3c:	240000d9 	.word	0x240000d9

08011e40 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b082      	sub	sp, #8
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
 8011e48:	460b      	mov	r3, r1
 8011e4a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8011e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8011f38 <USBD_CDC_DeInit+0xf8>)
 8011e4e:	781b      	ldrb	r3, [r3, #0]
 8011e50:	4619      	mov	r1, r3
 8011e52:	6878      	ldr	r0, [r7, #4]
 8011e54:	f002 fb07 	bl	8014466 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8011e58:	4b37      	ldr	r3, [pc, #220]	@ (8011f38 <USBD_CDC_DeInit+0xf8>)
 8011e5a:	781b      	ldrb	r3, [r3, #0]
 8011e5c:	f003 020f 	and.w	r2, r3, #15
 8011e60:	6879      	ldr	r1, [r7, #4]
 8011e62:	4613      	mov	r3, r2
 8011e64:	009b      	lsls	r3, r3, #2
 8011e66:	4413      	add	r3, r2
 8011e68:	009b      	lsls	r3, r3, #2
 8011e6a:	440b      	add	r3, r1
 8011e6c:	3324      	adds	r3, #36	@ 0x24
 8011e6e:	2200      	movs	r2, #0
 8011e70:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8011e72:	4b32      	ldr	r3, [pc, #200]	@ (8011f3c <USBD_CDC_DeInit+0xfc>)
 8011e74:	781b      	ldrb	r3, [r3, #0]
 8011e76:	4619      	mov	r1, r3
 8011e78:	6878      	ldr	r0, [r7, #4]
 8011e7a:	f002 faf4 	bl	8014466 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8011e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8011f3c <USBD_CDC_DeInit+0xfc>)
 8011e80:	781b      	ldrb	r3, [r3, #0]
 8011e82:	f003 020f 	and.w	r2, r3, #15
 8011e86:	6879      	ldr	r1, [r7, #4]
 8011e88:	4613      	mov	r3, r2
 8011e8a:	009b      	lsls	r3, r3, #2
 8011e8c:	4413      	add	r3, r2
 8011e8e:	009b      	lsls	r3, r3, #2
 8011e90:	440b      	add	r3, r1
 8011e92:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011e96:	2200      	movs	r2, #0
 8011e98:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8011e9a:	4b29      	ldr	r3, [pc, #164]	@ (8011f40 <USBD_CDC_DeInit+0x100>)
 8011e9c:	781b      	ldrb	r3, [r3, #0]
 8011e9e:	4619      	mov	r1, r3
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f002 fae0 	bl	8014466 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8011ea6:	4b26      	ldr	r3, [pc, #152]	@ (8011f40 <USBD_CDC_DeInit+0x100>)
 8011ea8:	781b      	ldrb	r3, [r3, #0]
 8011eaa:	f003 020f 	and.w	r2, r3, #15
 8011eae:	6879      	ldr	r1, [r7, #4]
 8011eb0:	4613      	mov	r3, r2
 8011eb2:	009b      	lsls	r3, r3, #2
 8011eb4:	4413      	add	r3, r2
 8011eb6:	009b      	lsls	r3, r3, #2
 8011eb8:	440b      	add	r3, r1
 8011eba:	3324      	adds	r3, #36	@ 0x24
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8011ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8011f40 <USBD_CDC_DeInit+0x100>)
 8011ec2:	781b      	ldrb	r3, [r3, #0]
 8011ec4:	f003 020f 	and.w	r2, r3, #15
 8011ec8:	6879      	ldr	r1, [r7, #4]
 8011eca:	4613      	mov	r3, r2
 8011ecc:	009b      	lsls	r3, r3, #2
 8011ece:	4413      	add	r3, r2
 8011ed0:	009b      	lsls	r3, r3, #2
 8011ed2:	440b      	add	r3, r1
 8011ed4:	3326      	adds	r3, #38	@ 0x26
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	32b0      	adds	r2, #176	@ 0xb0
 8011ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d01f      	beq.n	8011f2c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011ef2:	687a      	ldr	r2, [r7, #4]
 8011ef4:	33b0      	adds	r3, #176	@ 0xb0
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	4413      	add	r3, r2
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	685b      	ldr	r3, [r3, #4]
 8011efe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	32b0      	adds	r2, #176	@ 0xb0
 8011f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f002 fbb4 	bl	801467c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	32b0      	adds	r2, #176	@ 0xb0
 8011f1e:	2100      	movs	r1, #0
 8011f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	2200      	movs	r2, #0
 8011f28:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011f2c:	2300      	movs	r3, #0
}
 8011f2e:	4618      	mov	r0, r3
 8011f30:	3708      	adds	r7, #8
 8011f32:	46bd      	mov	sp, r7
 8011f34:	bd80      	pop	{r7, pc}
 8011f36:	bf00      	nop
 8011f38:	240000d7 	.word	0x240000d7
 8011f3c:	240000d8 	.word	0x240000d8
 8011f40:	240000d9 	.word	0x240000d9

08011f44 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b086      	sub	sp, #24
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	6078      	str	r0, [r7, #4]
 8011f4c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	32b0      	adds	r2, #176	@ 0xb0
 8011f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f5c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011f5e:	2300      	movs	r3, #0
 8011f60:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011f62:	2300      	movs	r3, #0
 8011f64:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011f66:	2300      	movs	r3, #0
 8011f68:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011f6a:	693b      	ldr	r3, [r7, #16]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d101      	bne.n	8011f74 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8011f70:	2303      	movs	r3, #3
 8011f72:	e0bf      	b.n	80120f4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	781b      	ldrb	r3, [r3, #0]
 8011f78:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d050      	beq.n	8012022 <USBD_CDC_Setup+0xde>
 8011f80:	2b20      	cmp	r3, #32
 8011f82:	f040 80af 	bne.w	80120e4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	88db      	ldrh	r3, [r3, #6]
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d03a      	beq.n	8012004 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011f8e:	683b      	ldr	r3, [r7, #0]
 8011f90:	781b      	ldrb	r3, [r3, #0]
 8011f92:	b25b      	sxtb	r3, r3
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	da1b      	bge.n	8011fd0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f9e:	687a      	ldr	r2, [r7, #4]
 8011fa0:	33b0      	adds	r3, #176	@ 0xb0
 8011fa2:	009b      	lsls	r3, r3, #2
 8011fa4:	4413      	add	r3, r2
 8011fa6:	685b      	ldr	r3, [r3, #4]
 8011fa8:	689b      	ldr	r3, [r3, #8]
 8011faa:	683a      	ldr	r2, [r7, #0]
 8011fac:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8011fae:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011fb0:	683a      	ldr	r2, [r7, #0]
 8011fb2:	88d2      	ldrh	r2, [r2, #6]
 8011fb4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011fb6:	683b      	ldr	r3, [r7, #0]
 8011fb8:	88db      	ldrh	r3, [r3, #6]
 8011fba:	2b07      	cmp	r3, #7
 8011fbc:	bf28      	it	cs
 8011fbe:	2307      	movcs	r3, #7
 8011fc0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011fc2:	693b      	ldr	r3, [r7, #16]
 8011fc4:	89fa      	ldrh	r2, [r7, #14]
 8011fc6:	4619      	mov	r1, r3
 8011fc8:	6878      	ldr	r0, [r7, #4]
 8011fca:	f001 fdbd 	bl	8013b48 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8011fce:	e090      	b.n	80120f2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8011fd0:	683b      	ldr	r3, [r7, #0]
 8011fd2:	785a      	ldrb	r2, [r3, #1]
 8011fd4:	693b      	ldr	r3, [r7, #16]
 8011fd6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	88db      	ldrh	r3, [r3, #6]
 8011fde:	2b3f      	cmp	r3, #63	@ 0x3f
 8011fe0:	d803      	bhi.n	8011fea <USBD_CDC_Setup+0xa6>
 8011fe2:	683b      	ldr	r3, [r7, #0]
 8011fe4:	88db      	ldrh	r3, [r3, #6]
 8011fe6:	b2da      	uxtb	r2, r3
 8011fe8:	e000      	b.n	8011fec <USBD_CDC_Setup+0xa8>
 8011fea:	2240      	movs	r2, #64	@ 0x40
 8011fec:	693b      	ldr	r3, [r7, #16]
 8011fee:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8011ff2:	6939      	ldr	r1, [r7, #16]
 8011ff4:	693b      	ldr	r3, [r7, #16]
 8011ff6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8011ffa:	461a      	mov	r2, r3
 8011ffc:	6878      	ldr	r0, [r7, #4]
 8011ffe:	f001 fdcf 	bl	8013ba0 <USBD_CtlPrepareRx>
      break;
 8012002:	e076      	b.n	80120f2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801200a:	687a      	ldr	r2, [r7, #4]
 801200c:	33b0      	adds	r3, #176	@ 0xb0
 801200e:	009b      	lsls	r3, r3, #2
 8012010:	4413      	add	r3, r2
 8012012:	685b      	ldr	r3, [r3, #4]
 8012014:	689b      	ldr	r3, [r3, #8]
 8012016:	683a      	ldr	r2, [r7, #0]
 8012018:	7850      	ldrb	r0, [r2, #1]
 801201a:	2200      	movs	r2, #0
 801201c:	6839      	ldr	r1, [r7, #0]
 801201e:	4798      	blx	r3
      break;
 8012020:	e067      	b.n	80120f2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	785b      	ldrb	r3, [r3, #1]
 8012026:	2b0b      	cmp	r3, #11
 8012028:	d851      	bhi.n	80120ce <USBD_CDC_Setup+0x18a>
 801202a:	a201      	add	r2, pc, #4	@ (adr r2, 8012030 <USBD_CDC_Setup+0xec>)
 801202c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012030:	08012061 	.word	0x08012061
 8012034:	080120dd 	.word	0x080120dd
 8012038:	080120cf 	.word	0x080120cf
 801203c:	080120cf 	.word	0x080120cf
 8012040:	080120cf 	.word	0x080120cf
 8012044:	080120cf 	.word	0x080120cf
 8012048:	080120cf 	.word	0x080120cf
 801204c:	080120cf 	.word	0x080120cf
 8012050:	080120cf 	.word	0x080120cf
 8012054:	080120cf 	.word	0x080120cf
 8012058:	0801208b 	.word	0x0801208b
 801205c:	080120b5 	.word	0x080120b5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012066:	b2db      	uxtb	r3, r3
 8012068:	2b03      	cmp	r3, #3
 801206a:	d107      	bne.n	801207c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801206c:	f107 030a 	add.w	r3, r7, #10
 8012070:	2202      	movs	r2, #2
 8012072:	4619      	mov	r1, r3
 8012074:	6878      	ldr	r0, [r7, #4]
 8012076:	f001 fd67 	bl	8013b48 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801207a:	e032      	b.n	80120e2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801207c:	6839      	ldr	r1, [r7, #0]
 801207e:	6878      	ldr	r0, [r7, #4]
 8012080:	f001 fce5 	bl	8013a4e <USBD_CtlError>
            ret = USBD_FAIL;
 8012084:	2303      	movs	r3, #3
 8012086:	75fb      	strb	r3, [r7, #23]
          break;
 8012088:	e02b      	b.n	80120e2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012090:	b2db      	uxtb	r3, r3
 8012092:	2b03      	cmp	r3, #3
 8012094:	d107      	bne.n	80120a6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012096:	f107 030d 	add.w	r3, r7, #13
 801209a:	2201      	movs	r2, #1
 801209c:	4619      	mov	r1, r3
 801209e:	6878      	ldr	r0, [r7, #4]
 80120a0:	f001 fd52 	bl	8013b48 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80120a4:	e01d      	b.n	80120e2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80120a6:	6839      	ldr	r1, [r7, #0]
 80120a8:	6878      	ldr	r0, [r7, #4]
 80120aa:	f001 fcd0 	bl	8013a4e <USBD_CtlError>
            ret = USBD_FAIL;
 80120ae:	2303      	movs	r3, #3
 80120b0:	75fb      	strb	r3, [r7, #23]
          break;
 80120b2:	e016      	b.n	80120e2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120ba:	b2db      	uxtb	r3, r3
 80120bc:	2b03      	cmp	r3, #3
 80120be:	d00f      	beq.n	80120e0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80120c0:	6839      	ldr	r1, [r7, #0]
 80120c2:	6878      	ldr	r0, [r7, #4]
 80120c4:	f001 fcc3 	bl	8013a4e <USBD_CtlError>
            ret = USBD_FAIL;
 80120c8:	2303      	movs	r3, #3
 80120ca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80120cc:	e008      	b.n	80120e0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80120ce:	6839      	ldr	r1, [r7, #0]
 80120d0:	6878      	ldr	r0, [r7, #4]
 80120d2:	f001 fcbc 	bl	8013a4e <USBD_CtlError>
          ret = USBD_FAIL;
 80120d6:	2303      	movs	r3, #3
 80120d8:	75fb      	strb	r3, [r7, #23]
          break;
 80120da:	e002      	b.n	80120e2 <USBD_CDC_Setup+0x19e>
          break;
 80120dc:	bf00      	nop
 80120de:	e008      	b.n	80120f2 <USBD_CDC_Setup+0x1ae>
          break;
 80120e0:	bf00      	nop
      }
      break;
 80120e2:	e006      	b.n	80120f2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80120e4:	6839      	ldr	r1, [r7, #0]
 80120e6:	6878      	ldr	r0, [r7, #4]
 80120e8:	f001 fcb1 	bl	8013a4e <USBD_CtlError>
      ret = USBD_FAIL;
 80120ec:	2303      	movs	r3, #3
 80120ee:	75fb      	strb	r3, [r7, #23]
      break;
 80120f0:	bf00      	nop
  }

  return (uint8_t)ret;
 80120f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80120f4:	4618      	mov	r0, r3
 80120f6:	3718      	adds	r7, #24
 80120f8:	46bd      	mov	sp, r7
 80120fa:	bd80      	pop	{r7, pc}

080120fc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b084      	sub	sp, #16
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
 8012104:	460b      	mov	r3, r1
 8012106:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801210e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	32b0      	adds	r2, #176	@ 0xb0
 801211a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d101      	bne.n	8012126 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8012122:	2303      	movs	r3, #3
 8012124:	e065      	b.n	80121f2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	32b0      	adds	r2, #176	@ 0xb0
 8012130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012134:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8012136:	78fb      	ldrb	r3, [r7, #3]
 8012138:	f003 020f 	and.w	r2, r3, #15
 801213c:	6879      	ldr	r1, [r7, #4]
 801213e:	4613      	mov	r3, r2
 8012140:	009b      	lsls	r3, r3, #2
 8012142:	4413      	add	r3, r2
 8012144:	009b      	lsls	r3, r3, #2
 8012146:	440b      	add	r3, r1
 8012148:	3318      	adds	r3, #24
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d02f      	beq.n	80121b0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8012150:	78fb      	ldrb	r3, [r7, #3]
 8012152:	f003 020f 	and.w	r2, r3, #15
 8012156:	6879      	ldr	r1, [r7, #4]
 8012158:	4613      	mov	r3, r2
 801215a:	009b      	lsls	r3, r3, #2
 801215c:	4413      	add	r3, r2
 801215e:	009b      	lsls	r3, r3, #2
 8012160:	440b      	add	r3, r1
 8012162:	3318      	adds	r3, #24
 8012164:	681a      	ldr	r2, [r3, #0]
 8012166:	78fb      	ldrb	r3, [r7, #3]
 8012168:	f003 010f 	and.w	r1, r3, #15
 801216c:	68f8      	ldr	r0, [r7, #12]
 801216e:	460b      	mov	r3, r1
 8012170:	00db      	lsls	r3, r3, #3
 8012172:	440b      	add	r3, r1
 8012174:	009b      	lsls	r3, r3, #2
 8012176:	4403      	add	r3, r0
 8012178:	331c      	adds	r3, #28
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	fbb2 f1f3 	udiv	r1, r2, r3
 8012180:	fb01 f303 	mul.w	r3, r1, r3
 8012184:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8012186:	2b00      	cmp	r3, #0
 8012188:	d112      	bne.n	80121b0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801218a:	78fb      	ldrb	r3, [r7, #3]
 801218c:	f003 020f 	and.w	r2, r3, #15
 8012190:	6879      	ldr	r1, [r7, #4]
 8012192:	4613      	mov	r3, r2
 8012194:	009b      	lsls	r3, r3, #2
 8012196:	4413      	add	r3, r2
 8012198:	009b      	lsls	r3, r3, #2
 801219a:	440b      	add	r3, r1
 801219c:	3318      	adds	r3, #24
 801219e:	2200      	movs	r2, #0
 80121a0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80121a2:	78f9      	ldrb	r1, [r7, #3]
 80121a4:	2300      	movs	r3, #0
 80121a6:	2200      	movs	r2, #0
 80121a8:	6878      	ldr	r0, [r7, #4]
 80121aa:	f002 fa04 	bl	80145b6 <USBD_LL_Transmit>
 80121ae:	e01f      	b.n	80121f0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	2200      	movs	r2, #0
 80121b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80121be:	687a      	ldr	r2, [r7, #4]
 80121c0:	33b0      	adds	r3, #176	@ 0xb0
 80121c2:	009b      	lsls	r3, r3, #2
 80121c4:	4413      	add	r3, r2
 80121c6:	685b      	ldr	r3, [r3, #4]
 80121c8:	691b      	ldr	r3, [r3, #16]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d010      	beq.n	80121f0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80121d4:	687a      	ldr	r2, [r7, #4]
 80121d6:	33b0      	adds	r3, #176	@ 0xb0
 80121d8:	009b      	lsls	r3, r3, #2
 80121da:	4413      	add	r3, r2
 80121dc:	685b      	ldr	r3, [r3, #4]
 80121de:	691b      	ldr	r3, [r3, #16]
 80121e0:	68ba      	ldr	r2, [r7, #8]
 80121e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80121e6:	68ba      	ldr	r2, [r7, #8]
 80121e8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80121ec:	78fa      	ldrb	r2, [r7, #3]
 80121ee:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80121f0:	2300      	movs	r3, #0
}
 80121f2:	4618      	mov	r0, r3
 80121f4:	3710      	adds	r7, #16
 80121f6:	46bd      	mov	sp, r7
 80121f8:	bd80      	pop	{r7, pc}

080121fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80121fa:	b580      	push	{r7, lr}
 80121fc:	b084      	sub	sp, #16
 80121fe:	af00      	add	r7, sp, #0
 8012200:	6078      	str	r0, [r7, #4]
 8012202:	460b      	mov	r3, r1
 8012204:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	32b0      	adds	r2, #176	@ 0xb0
 8012210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012214:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	32b0      	adds	r2, #176	@ 0xb0
 8012220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d101      	bne.n	801222c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8012228:	2303      	movs	r3, #3
 801222a:	e01a      	b.n	8012262 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801222c:	78fb      	ldrb	r3, [r7, #3]
 801222e:	4619      	mov	r1, r3
 8012230:	6878      	ldr	r0, [r7, #4]
 8012232:	f002 fa02 	bl	801463a <USBD_LL_GetRxDataSize>
 8012236:	4602      	mov	r2, r0
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012244:	687a      	ldr	r2, [r7, #4]
 8012246:	33b0      	adds	r3, #176	@ 0xb0
 8012248:	009b      	lsls	r3, r3, #2
 801224a:	4413      	add	r3, r2
 801224c:	685b      	ldr	r3, [r3, #4]
 801224e:	68db      	ldr	r3, [r3, #12]
 8012250:	68fa      	ldr	r2, [r7, #12]
 8012252:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012256:	68fa      	ldr	r2, [r7, #12]
 8012258:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801225c:	4611      	mov	r1, r2
 801225e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012260:	2300      	movs	r3, #0
}
 8012262:	4618      	mov	r0, r3
 8012264:	3710      	adds	r7, #16
 8012266:	46bd      	mov	sp, r7
 8012268:	bd80      	pop	{r7, pc}

0801226a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801226a:	b580      	push	{r7, lr}
 801226c:	b084      	sub	sp, #16
 801226e:	af00      	add	r7, sp, #0
 8012270:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	32b0      	adds	r2, #176	@ 0xb0
 801227c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012280:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	2b00      	cmp	r3, #0
 8012286:	d101      	bne.n	801228c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012288:	2303      	movs	r3, #3
 801228a:	e024      	b.n	80122d6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012292:	687a      	ldr	r2, [r7, #4]
 8012294:	33b0      	adds	r3, #176	@ 0xb0
 8012296:	009b      	lsls	r3, r3, #2
 8012298:	4413      	add	r3, r2
 801229a:	685b      	ldr	r3, [r3, #4]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d019      	beq.n	80122d4 <USBD_CDC_EP0_RxReady+0x6a>
 80122a0:	68fb      	ldr	r3, [r7, #12]
 80122a2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80122a6:	2bff      	cmp	r3, #255	@ 0xff
 80122a8:	d014      	beq.n	80122d4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80122b0:	687a      	ldr	r2, [r7, #4]
 80122b2:	33b0      	adds	r3, #176	@ 0xb0
 80122b4:	009b      	lsls	r3, r3, #2
 80122b6:	4413      	add	r3, r2
 80122b8:	685b      	ldr	r3, [r3, #4]
 80122ba:	689b      	ldr	r3, [r3, #8]
 80122bc:	68fa      	ldr	r2, [r7, #12]
 80122be:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80122c2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80122c4:	68fa      	ldr	r2, [r7, #12]
 80122c6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80122ca:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	22ff      	movs	r2, #255	@ 0xff
 80122d0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80122d4:	2300      	movs	r3, #0
}
 80122d6:	4618      	mov	r0, r3
 80122d8:	3710      	adds	r7, #16
 80122da:	46bd      	mov	sp, r7
 80122dc:	bd80      	pop	{r7, pc}
	...

080122e0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80122e0:	b580      	push	{r7, lr}
 80122e2:	b086      	sub	sp, #24
 80122e4:	af00      	add	r7, sp, #0
 80122e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80122e8:	2182      	movs	r1, #130	@ 0x82
 80122ea:	4818      	ldr	r0, [pc, #96]	@ (801234c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80122ec:	f000 fd4f 	bl	8012d8e <USBD_GetEpDesc>
 80122f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80122f2:	2101      	movs	r1, #1
 80122f4:	4815      	ldr	r0, [pc, #84]	@ (801234c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80122f6:	f000 fd4a 	bl	8012d8e <USBD_GetEpDesc>
 80122fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80122fc:	2181      	movs	r1, #129	@ 0x81
 80122fe:	4813      	ldr	r0, [pc, #76]	@ (801234c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012300:	f000 fd45 	bl	8012d8e <USBD_GetEpDesc>
 8012304:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8012306:	697b      	ldr	r3, [r7, #20]
 8012308:	2b00      	cmp	r3, #0
 801230a:	d002      	beq.n	8012312 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801230c:	697b      	ldr	r3, [r7, #20]
 801230e:	2210      	movs	r2, #16
 8012310:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012312:	693b      	ldr	r3, [r7, #16]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d006      	beq.n	8012326 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012318:	693b      	ldr	r3, [r7, #16]
 801231a:	2200      	movs	r2, #0
 801231c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012320:	711a      	strb	r2, [r3, #4]
 8012322:	2200      	movs	r2, #0
 8012324:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	2b00      	cmp	r3, #0
 801232a:	d006      	beq.n	801233a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	2200      	movs	r2, #0
 8012330:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012334:	711a      	strb	r2, [r3, #4]
 8012336:	2200      	movs	r2, #0
 8012338:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	2243      	movs	r2, #67	@ 0x43
 801233e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012340:	4b02      	ldr	r3, [pc, #8]	@ (801234c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8012342:	4618      	mov	r0, r3
 8012344:	3718      	adds	r7, #24
 8012346:	46bd      	mov	sp, r7
 8012348:	bd80      	pop	{r7, pc}
 801234a:	bf00      	nop
 801234c:	24000094 	.word	0x24000094

08012350 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012350:	b580      	push	{r7, lr}
 8012352:	b086      	sub	sp, #24
 8012354:	af00      	add	r7, sp, #0
 8012356:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012358:	2182      	movs	r1, #130	@ 0x82
 801235a:	4818      	ldr	r0, [pc, #96]	@ (80123bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801235c:	f000 fd17 	bl	8012d8e <USBD_GetEpDesc>
 8012360:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012362:	2101      	movs	r1, #1
 8012364:	4815      	ldr	r0, [pc, #84]	@ (80123bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012366:	f000 fd12 	bl	8012d8e <USBD_GetEpDesc>
 801236a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801236c:	2181      	movs	r1, #129	@ 0x81
 801236e:	4813      	ldr	r0, [pc, #76]	@ (80123bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012370:	f000 fd0d 	bl	8012d8e <USBD_GetEpDesc>
 8012374:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8012376:	697b      	ldr	r3, [r7, #20]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d002      	beq.n	8012382 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 801237c:	697b      	ldr	r3, [r7, #20]
 801237e:	2210      	movs	r2, #16
 8012380:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012382:	693b      	ldr	r3, [r7, #16]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d006      	beq.n	8012396 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8012388:	693b      	ldr	r3, [r7, #16]
 801238a:	2200      	movs	r2, #0
 801238c:	711a      	strb	r2, [r3, #4]
 801238e:	2200      	movs	r2, #0
 8012390:	f042 0202 	orr.w	r2, r2, #2
 8012394:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d006      	beq.n	80123aa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	2200      	movs	r2, #0
 80123a0:	711a      	strb	r2, [r3, #4]
 80123a2:	2200      	movs	r2, #0
 80123a4:	f042 0202 	orr.w	r2, r2, #2
 80123a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	2243      	movs	r2, #67	@ 0x43
 80123ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80123b0:	4b02      	ldr	r3, [pc, #8]	@ (80123bc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80123b2:	4618      	mov	r0, r3
 80123b4:	3718      	adds	r7, #24
 80123b6:	46bd      	mov	sp, r7
 80123b8:	bd80      	pop	{r7, pc}
 80123ba:	bf00      	nop
 80123bc:	24000094 	.word	0x24000094

080123c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b086      	sub	sp, #24
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80123c8:	2182      	movs	r1, #130	@ 0x82
 80123ca:	4818      	ldr	r0, [pc, #96]	@ (801242c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80123cc:	f000 fcdf 	bl	8012d8e <USBD_GetEpDesc>
 80123d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80123d2:	2101      	movs	r1, #1
 80123d4:	4815      	ldr	r0, [pc, #84]	@ (801242c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80123d6:	f000 fcda 	bl	8012d8e <USBD_GetEpDesc>
 80123da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80123dc:	2181      	movs	r1, #129	@ 0x81
 80123de:	4813      	ldr	r0, [pc, #76]	@ (801242c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80123e0:	f000 fcd5 	bl	8012d8e <USBD_GetEpDesc>
 80123e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80123e6:	697b      	ldr	r3, [r7, #20]
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d002      	beq.n	80123f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80123ec:	697b      	ldr	r3, [r7, #20]
 80123ee:	2210      	movs	r2, #16
 80123f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80123f2:	693b      	ldr	r3, [r7, #16]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d006      	beq.n	8012406 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	2200      	movs	r2, #0
 80123fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012400:	711a      	strb	r2, [r3, #4]
 8012402:	2200      	movs	r2, #0
 8012404:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d006      	beq.n	801241a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	2200      	movs	r2, #0
 8012410:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012414:	711a      	strb	r2, [r3, #4]
 8012416:	2200      	movs	r2, #0
 8012418:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	2243      	movs	r2, #67	@ 0x43
 801241e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012420:	4b02      	ldr	r3, [pc, #8]	@ (801242c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8012422:	4618      	mov	r0, r3
 8012424:	3718      	adds	r7, #24
 8012426:	46bd      	mov	sp, r7
 8012428:	bd80      	pop	{r7, pc}
 801242a:	bf00      	nop
 801242c:	24000094 	.word	0x24000094

08012430 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012430:	b480      	push	{r7}
 8012432:	b083      	sub	sp, #12
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	220a      	movs	r2, #10
 801243c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801243e:	4b03      	ldr	r3, [pc, #12]	@ (801244c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012440:	4618      	mov	r0, r3
 8012442:	370c      	adds	r7, #12
 8012444:	46bd      	mov	sp, r7
 8012446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801244a:	4770      	bx	lr
 801244c:	24000050 	.word	0x24000050

08012450 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012450:	b480      	push	{r7}
 8012452:	b083      	sub	sp, #12
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
 8012458:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d101      	bne.n	8012464 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012460:	2303      	movs	r3, #3
 8012462:	e009      	b.n	8012478 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801246a:	687a      	ldr	r2, [r7, #4]
 801246c:	33b0      	adds	r3, #176	@ 0xb0
 801246e:	009b      	lsls	r3, r3, #2
 8012470:	4413      	add	r3, r2
 8012472:	683a      	ldr	r2, [r7, #0]
 8012474:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8012476:	2300      	movs	r3, #0
}
 8012478:	4618      	mov	r0, r3
 801247a:	370c      	adds	r7, #12
 801247c:	46bd      	mov	sp, r7
 801247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012482:	4770      	bx	lr

08012484 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012484:	b480      	push	{r7}
 8012486:	b087      	sub	sp, #28
 8012488:	af00      	add	r7, sp, #0
 801248a:	60f8      	str	r0, [r7, #12]
 801248c:	60b9      	str	r1, [r7, #8]
 801248e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	32b0      	adds	r2, #176	@ 0xb0
 801249a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801249e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80124a0:	697b      	ldr	r3, [r7, #20]
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d101      	bne.n	80124aa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80124a6:	2303      	movs	r3, #3
 80124a8:	e008      	b.n	80124bc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80124aa:	697b      	ldr	r3, [r7, #20]
 80124ac:	68ba      	ldr	r2, [r7, #8]
 80124ae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80124b2:	697b      	ldr	r3, [r7, #20]
 80124b4:	687a      	ldr	r2, [r7, #4]
 80124b6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80124ba:	2300      	movs	r3, #0
}
 80124bc:	4618      	mov	r0, r3
 80124be:	371c      	adds	r7, #28
 80124c0:	46bd      	mov	sp, r7
 80124c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c6:	4770      	bx	lr

080124c8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80124c8:	b480      	push	{r7}
 80124ca:	b085      	sub	sp, #20
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	6078      	str	r0, [r7, #4]
 80124d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	32b0      	adds	r2, #176	@ 0xb0
 80124dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124e0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d101      	bne.n	80124ec <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80124e8:	2303      	movs	r3, #3
 80124ea:	e004      	b.n	80124f6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	683a      	ldr	r2, [r7, #0]
 80124f0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80124f4:	2300      	movs	r3, #0
}
 80124f6:	4618      	mov	r0, r3
 80124f8:	3714      	adds	r7, #20
 80124fa:	46bd      	mov	sp, r7
 80124fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012500:	4770      	bx	lr
	...

08012504 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b084      	sub	sp, #16
 8012508:	af00      	add	r7, sp, #0
 801250a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	32b0      	adds	r2, #176	@ 0xb0
 8012516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801251a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 801251c:	2301      	movs	r3, #1
 801251e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8012520:	68bb      	ldr	r3, [r7, #8]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d101      	bne.n	801252a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8012526:	2303      	movs	r3, #3
 8012528:	e025      	b.n	8012576 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801252a:	68bb      	ldr	r3, [r7, #8]
 801252c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012530:	2b00      	cmp	r3, #0
 8012532:	d11f      	bne.n	8012574 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012534:	68bb      	ldr	r3, [r7, #8]
 8012536:	2201      	movs	r2, #1
 8012538:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 801253c:	4b10      	ldr	r3, [pc, #64]	@ (8012580 <USBD_CDC_TransmitPacket+0x7c>)
 801253e:	781b      	ldrb	r3, [r3, #0]
 8012540:	f003 020f 	and.w	r2, r3, #15
 8012544:	68bb      	ldr	r3, [r7, #8]
 8012546:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801254a:	6878      	ldr	r0, [r7, #4]
 801254c:	4613      	mov	r3, r2
 801254e:	009b      	lsls	r3, r3, #2
 8012550:	4413      	add	r3, r2
 8012552:	009b      	lsls	r3, r3, #2
 8012554:	4403      	add	r3, r0
 8012556:	3318      	adds	r3, #24
 8012558:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801255a:	4b09      	ldr	r3, [pc, #36]	@ (8012580 <USBD_CDC_TransmitPacket+0x7c>)
 801255c:	7819      	ldrb	r1, [r3, #0]
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012564:	68bb      	ldr	r3, [r7, #8]
 8012566:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801256a:	6878      	ldr	r0, [r7, #4]
 801256c:	f002 f823 	bl	80145b6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8012570:	2300      	movs	r3, #0
 8012572:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8012574:	7bfb      	ldrb	r3, [r7, #15]
}
 8012576:	4618      	mov	r0, r3
 8012578:	3710      	adds	r7, #16
 801257a:	46bd      	mov	sp, r7
 801257c:	bd80      	pop	{r7, pc}
 801257e:	bf00      	nop
 8012580:	240000d7 	.word	0x240000d7

08012584 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012584:	b580      	push	{r7, lr}
 8012586:	b084      	sub	sp, #16
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	32b0      	adds	r2, #176	@ 0xb0
 8012596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801259a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	32b0      	adds	r2, #176	@ 0xb0
 80125a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d101      	bne.n	80125b2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80125ae:	2303      	movs	r3, #3
 80125b0:	e018      	b.n	80125e4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	7c1b      	ldrb	r3, [r3, #16]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d10a      	bne.n	80125d0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80125ba:	4b0c      	ldr	r3, [pc, #48]	@ (80125ec <USBD_CDC_ReceivePacket+0x68>)
 80125bc:	7819      	ldrb	r1, [r3, #0]
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80125c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80125c8:	6878      	ldr	r0, [r7, #4]
 80125ca:	f002 f815 	bl	80145f8 <USBD_LL_PrepareReceive>
 80125ce:	e008      	b.n	80125e2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80125d0:	4b06      	ldr	r3, [pc, #24]	@ (80125ec <USBD_CDC_ReceivePacket+0x68>)
 80125d2:	7819      	ldrb	r1, [r3, #0]
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80125da:	2340      	movs	r3, #64	@ 0x40
 80125dc:	6878      	ldr	r0, [r7, #4]
 80125de:	f002 f80b 	bl	80145f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80125e2:	2300      	movs	r3, #0
}
 80125e4:	4618      	mov	r0, r3
 80125e6:	3710      	adds	r7, #16
 80125e8:	46bd      	mov	sp, r7
 80125ea:	bd80      	pop	{r7, pc}
 80125ec:	240000d8 	.word	0x240000d8

080125f0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80125f0:	b580      	push	{r7, lr}
 80125f2:	b086      	sub	sp, #24
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	60f8      	str	r0, [r7, #12]
 80125f8:	60b9      	str	r1, [r7, #8]
 80125fa:	4613      	mov	r3, r2
 80125fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d101      	bne.n	8012608 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012604:	2303      	movs	r3, #3
 8012606:	e01f      	b.n	8012648 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	2200      	movs	r2, #0
 801260c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	2200      	movs	r2, #0
 8012614:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8012618:	68fb      	ldr	r3, [r7, #12]
 801261a:	2200      	movs	r2, #0
 801261c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012620:	68bb      	ldr	r3, [r7, #8]
 8012622:	2b00      	cmp	r3, #0
 8012624:	d003      	beq.n	801262e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	68ba      	ldr	r2, [r7, #8]
 801262a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	2201      	movs	r2, #1
 8012632:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	79fa      	ldrb	r2, [r7, #7]
 801263a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801263c:	68f8      	ldr	r0, [r7, #12]
 801263e:	f001 fe81 	bl	8014344 <USBD_LL_Init>
 8012642:	4603      	mov	r3, r0
 8012644:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012646:	7dfb      	ldrb	r3, [r7, #23]
}
 8012648:	4618      	mov	r0, r3
 801264a:	3718      	adds	r7, #24
 801264c:	46bd      	mov	sp, r7
 801264e:	bd80      	pop	{r7, pc}

08012650 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012650:	b580      	push	{r7, lr}
 8012652:	b084      	sub	sp, #16
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
 8012658:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801265a:	2300      	movs	r3, #0
 801265c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801265e:	683b      	ldr	r3, [r7, #0]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d101      	bne.n	8012668 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012664:	2303      	movs	r3, #3
 8012666:	e025      	b.n	80126b4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	683a      	ldr	r2, [r7, #0]
 801266c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	32ae      	adds	r2, #174	@ 0xae
 801267a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801267e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012680:	2b00      	cmp	r3, #0
 8012682:	d00f      	beq.n	80126a4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	32ae      	adds	r2, #174	@ 0xae
 801268e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012694:	f107 020e 	add.w	r2, r7, #14
 8012698:	4610      	mov	r0, r2
 801269a:	4798      	blx	r3
 801269c:	4602      	mov	r2, r0
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80126aa:	1c5a      	adds	r2, r3, #1
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80126b2:	2300      	movs	r3, #0
}
 80126b4:	4618      	mov	r0, r3
 80126b6:	3710      	adds	r7, #16
 80126b8:	46bd      	mov	sp, r7
 80126ba:	bd80      	pop	{r7, pc}

080126bc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	b082      	sub	sp, #8
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80126c4:	6878      	ldr	r0, [r7, #4]
 80126c6:	f001 fe8d 	bl	80143e4 <USBD_LL_Start>
 80126ca:	4603      	mov	r3, r0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3708      	adds	r7, #8
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80126d4:	b480      	push	{r7}
 80126d6:	b083      	sub	sp, #12
 80126d8:	af00      	add	r7, sp, #0
 80126da:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80126dc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80126de:	4618      	mov	r0, r3
 80126e0:	370c      	adds	r7, #12
 80126e2:	46bd      	mov	sp, r7
 80126e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126e8:	4770      	bx	lr

080126ea <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80126ea:	b580      	push	{r7, lr}
 80126ec:	b084      	sub	sp, #16
 80126ee:	af00      	add	r7, sp, #0
 80126f0:	6078      	str	r0, [r7, #4]
 80126f2:	460b      	mov	r3, r1
 80126f4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80126f6:	2300      	movs	r3, #0
 80126f8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012700:	2b00      	cmp	r3, #0
 8012702:	d009      	beq.n	8012718 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	78fa      	ldrb	r2, [r7, #3]
 801270e:	4611      	mov	r1, r2
 8012710:	6878      	ldr	r0, [r7, #4]
 8012712:	4798      	blx	r3
 8012714:	4603      	mov	r3, r0
 8012716:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012718:	7bfb      	ldrb	r3, [r7, #15]
}
 801271a:	4618      	mov	r0, r3
 801271c:	3710      	adds	r7, #16
 801271e:	46bd      	mov	sp, r7
 8012720:	bd80      	pop	{r7, pc}

08012722 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012722:	b580      	push	{r7, lr}
 8012724:	b084      	sub	sp, #16
 8012726:	af00      	add	r7, sp, #0
 8012728:	6078      	str	r0, [r7, #4]
 801272a:	460b      	mov	r3, r1
 801272c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801272e:	2300      	movs	r3, #0
 8012730:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012738:	685b      	ldr	r3, [r3, #4]
 801273a:	78fa      	ldrb	r2, [r7, #3]
 801273c:	4611      	mov	r1, r2
 801273e:	6878      	ldr	r0, [r7, #4]
 8012740:	4798      	blx	r3
 8012742:	4603      	mov	r3, r0
 8012744:	2b00      	cmp	r3, #0
 8012746:	d001      	beq.n	801274c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8012748:	2303      	movs	r3, #3
 801274a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801274c:	7bfb      	ldrb	r3, [r7, #15]
}
 801274e:	4618      	mov	r0, r3
 8012750:	3710      	adds	r7, #16
 8012752:	46bd      	mov	sp, r7
 8012754:	bd80      	pop	{r7, pc}

08012756 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012756:	b580      	push	{r7, lr}
 8012758:	b084      	sub	sp, #16
 801275a:	af00      	add	r7, sp, #0
 801275c:	6078      	str	r0, [r7, #4]
 801275e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012766:	6839      	ldr	r1, [r7, #0]
 8012768:	4618      	mov	r0, r3
 801276a:	f001 f936 	bl	80139da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	2201      	movs	r2, #1
 8012772:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801277c:	461a      	mov	r2, r3
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801278a:	f003 031f 	and.w	r3, r3, #31
 801278e:	2b02      	cmp	r3, #2
 8012790:	d01a      	beq.n	80127c8 <USBD_LL_SetupStage+0x72>
 8012792:	2b02      	cmp	r3, #2
 8012794:	d822      	bhi.n	80127dc <USBD_LL_SetupStage+0x86>
 8012796:	2b00      	cmp	r3, #0
 8012798:	d002      	beq.n	80127a0 <USBD_LL_SetupStage+0x4a>
 801279a:	2b01      	cmp	r3, #1
 801279c:	d00a      	beq.n	80127b4 <USBD_LL_SetupStage+0x5e>
 801279e:	e01d      	b.n	80127dc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80127a6:	4619      	mov	r1, r3
 80127a8:	6878      	ldr	r0, [r7, #4]
 80127aa:	f000 fb63 	bl	8012e74 <USBD_StdDevReq>
 80127ae:	4603      	mov	r3, r0
 80127b0:	73fb      	strb	r3, [r7, #15]
      break;
 80127b2:	e020      	b.n	80127f6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80127ba:	4619      	mov	r1, r3
 80127bc:	6878      	ldr	r0, [r7, #4]
 80127be:	f000 fbcb 	bl	8012f58 <USBD_StdItfReq>
 80127c2:	4603      	mov	r3, r0
 80127c4:	73fb      	strb	r3, [r7, #15]
      break;
 80127c6:	e016      	b.n	80127f6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80127ce:	4619      	mov	r1, r3
 80127d0:	6878      	ldr	r0, [r7, #4]
 80127d2:	f000 fc2d 	bl	8013030 <USBD_StdEPReq>
 80127d6:	4603      	mov	r3, r0
 80127d8:	73fb      	strb	r3, [r7, #15]
      break;
 80127da:	e00c      	b.n	80127f6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80127e2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80127e6:	b2db      	uxtb	r3, r3
 80127e8:	4619      	mov	r1, r3
 80127ea:	6878      	ldr	r0, [r7, #4]
 80127ec:	f001 fe5a 	bl	80144a4 <USBD_LL_StallEP>
 80127f0:	4603      	mov	r3, r0
 80127f2:	73fb      	strb	r3, [r7, #15]
      break;
 80127f4:	bf00      	nop
  }

  return ret;
 80127f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80127f8:	4618      	mov	r0, r3
 80127fa:	3710      	adds	r7, #16
 80127fc:	46bd      	mov	sp, r7
 80127fe:	bd80      	pop	{r7, pc}

08012800 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012800:	b580      	push	{r7, lr}
 8012802:	b086      	sub	sp, #24
 8012804:	af00      	add	r7, sp, #0
 8012806:	60f8      	str	r0, [r7, #12]
 8012808:	460b      	mov	r3, r1
 801280a:	607a      	str	r2, [r7, #4]
 801280c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801280e:	2300      	movs	r3, #0
 8012810:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8012812:	7afb      	ldrb	r3, [r7, #11]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d16e      	bne.n	80128f6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801281e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012826:	2b03      	cmp	r3, #3
 8012828:	f040 8098 	bne.w	801295c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801282c:	693b      	ldr	r3, [r7, #16]
 801282e:	689a      	ldr	r2, [r3, #8]
 8012830:	693b      	ldr	r3, [r7, #16]
 8012832:	68db      	ldr	r3, [r3, #12]
 8012834:	429a      	cmp	r2, r3
 8012836:	d913      	bls.n	8012860 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8012838:	693b      	ldr	r3, [r7, #16]
 801283a:	689a      	ldr	r2, [r3, #8]
 801283c:	693b      	ldr	r3, [r7, #16]
 801283e:	68db      	ldr	r3, [r3, #12]
 8012840:	1ad2      	subs	r2, r2, r3
 8012842:	693b      	ldr	r3, [r7, #16]
 8012844:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012846:	693b      	ldr	r3, [r7, #16]
 8012848:	68da      	ldr	r2, [r3, #12]
 801284a:	693b      	ldr	r3, [r7, #16]
 801284c:	689b      	ldr	r3, [r3, #8]
 801284e:	4293      	cmp	r3, r2
 8012850:	bf28      	it	cs
 8012852:	4613      	movcs	r3, r2
 8012854:	461a      	mov	r2, r3
 8012856:	6879      	ldr	r1, [r7, #4]
 8012858:	68f8      	ldr	r0, [r7, #12]
 801285a:	f001 f9be 	bl	8013bda <USBD_CtlContinueRx>
 801285e:	e07d      	b.n	801295c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012866:	f003 031f 	and.w	r3, r3, #31
 801286a:	2b02      	cmp	r3, #2
 801286c:	d014      	beq.n	8012898 <USBD_LL_DataOutStage+0x98>
 801286e:	2b02      	cmp	r3, #2
 8012870:	d81d      	bhi.n	80128ae <USBD_LL_DataOutStage+0xae>
 8012872:	2b00      	cmp	r3, #0
 8012874:	d002      	beq.n	801287c <USBD_LL_DataOutStage+0x7c>
 8012876:	2b01      	cmp	r3, #1
 8012878:	d003      	beq.n	8012882 <USBD_LL_DataOutStage+0x82>
 801287a:	e018      	b.n	80128ae <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801287c:	2300      	movs	r3, #0
 801287e:	75bb      	strb	r3, [r7, #22]
            break;
 8012880:	e018      	b.n	80128b4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012888:	b2db      	uxtb	r3, r3
 801288a:	4619      	mov	r1, r3
 801288c:	68f8      	ldr	r0, [r7, #12]
 801288e:	f000 fa64 	bl	8012d5a <USBD_CoreFindIF>
 8012892:	4603      	mov	r3, r0
 8012894:	75bb      	strb	r3, [r7, #22]
            break;
 8012896:	e00d      	b.n	80128b4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801289e:	b2db      	uxtb	r3, r3
 80128a0:	4619      	mov	r1, r3
 80128a2:	68f8      	ldr	r0, [r7, #12]
 80128a4:	f000 fa66 	bl	8012d74 <USBD_CoreFindEP>
 80128a8:	4603      	mov	r3, r0
 80128aa:	75bb      	strb	r3, [r7, #22]
            break;
 80128ac:	e002      	b.n	80128b4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80128ae:	2300      	movs	r3, #0
 80128b0:	75bb      	strb	r3, [r7, #22]
            break;
 80128b2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80128b4:	7dbb      	ldrb	r3, [r7, #22]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d119      	bne.n	80128ee <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128c0:	b2db      	uxtb	r3, r3
 80128c2:	2b03      	cmp	r3, #3
 80128c4:	d113      	bne.n	80128ee <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80128c6:	7dba      	ldrb	r2, [r7, #22]
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	32ae      	adds	r2, #174	@ 0xae
 80128cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128d0:	691b      	ldr	r3, [r3, #16]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d00b      	beq.n	80128ee <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80128d6:	7dba      	ldrb	r2, [r7, #22]
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80128de:	7dba      	ldrb	r2, [r7, #22]
 80128e0:	68fb      	ldr	r3, [r7, #12]
 80128e2:	32ae      	adds	r2, #174	@ 0xae
 80128e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128e8:	691b      	ldr	r3, [r3, #16]
 80128ea:	68f8      	ldr	r0, [r7, #12]
 80128ec:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80128ee:	68f8      	ldr	r0, [r7, #12]
 80128f0:	f001 f984 	bl	8013bfc <USBD_CtlSendStatus>
 80128f4:	e032      	b.n	801295c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80128f6:	7afb      	ldrb	r3, [r7, #11]
 80128f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80128fc:	b2db      	uxtb	r3, r3
 80128fe:	4619      	mov	r1, r3
 8012900:	68f8      	ldr	r0, [r7, #12]
 8012902:	f000 fa37 	bl	8012d74 <USBD_CoreFindEP>
 8012906:	4603      	mov	r3, r0
 8012908:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801290a:	7dbb      	ldrb	r3, [r7, #22]
 801290c:	2bff      	cmp	r3, #255	@ 0xff
 801290e:	d025      	beq.n	801295c <USBD_LL_DataOutStage+0x15c>
 8012910:	7dbb      	ldrb	r3, [r7, #22]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d122      	bne.n	801295c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801291c:	b2db      	uxtb	r3, r3
 801291e:	2b03      	cmp	r3, #3
 8012920:	d117      	bne.n	8012952 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8012922:	7dba      	ldrb	r2, [r7, #22]
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	32ae      	adds	r2, #174	@ 0xae
 8012928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801292c:	699b      	ldr	r3, [r3, #24]
 801292e:	2b00      	cmp	r3, #0
 8012930:	d00f      	beq.n	8012952 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8012932:	7dba      	ldrb	r2, [r7, #22]
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801293a:	7dba      	ldrb	r2, [r7, #22]
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	32ae      	adds	r2, #174	@ 0xae
 8012940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012944:	699b      	ldr	r3, [r3, #24]
 8012946:	7afa      	ldrb	r2, [r7, #11]
 8012948:	4611      	mov	r1, r2
 801294a:	68f8      	ldr	r0, [r7, #12]
 801294c:	4798      	blx	r3
 801294e:	4603      	mov	r3, r0
 8012950:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8012952:	7dfb      	ldrb	r3, [r7, #23]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d001      	beq.n	801295c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8012958:	7dfb      	ldrb	r3, [r7, #23]
 801295a:	e000      	b.n	801295e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801295c:	2300      	movs	r3, #0
}
 801295e:	4618      	mov	r0, r3
 8012960:	3718      	adds	r7, #24
 8012962:	46bd      	mov	sp, r7
 8012964:	bd80      	pop	{r7, pc}

08012966 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012966:	b580      	push	{r7, lr}
 8012968:	b086      	sub	sp, #24
 801296a:	af00      	add	r7, sp, #0
 801296c:	60f8      	str	r0, [r7, #12]
 801296e:	460b      	mov	r3, r1
 8012970:	607a      	str	r2, [r7, #4]
 8012972:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8012974:	7afb      	ldrb	r3, [r7, #11]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d16f      	bne.n	8012a5a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	3314      	adds	r3, #20
 801297e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012980:	68fb      	ldr	r3, [r7, #12]
 8012982:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012986:	2b02      	cmp	r3, #2
 8012988:	d15a      	bne.n	8012a40 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801298a:	693b      	ldr	r3, [r7, #16]
 801298c:	689a      	ldr	r2, [r3, #8]
 801298e:	693b      	ldr	r3, [r7, #16]
 8012990:	68db      	ldr	r3, [r3, #12]
 8012992:	429a      	cmp	r2, r3
 8012994:	d914      	bls.n	80129c0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012996:	693b      	ldr	r3, [r7, #16]
 8012998:	689a      	ldr	r2, [r3, #8]
 801299a:	693b      	ldr	r3, [r7, #16]
 801299c:	68db      	ldr	r3, [r3, #12]
 801299e:	1ad2      	subs	r2, r2, r3
 80129a0:	693b      	ldr	r3, [r7, #16]
 80129a2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80129a4:	693b      	ldr	r3, [r7, #16]
 80129a6:	689b      	ldr	r3, [r3, #8]
 80129a8:	461a      	mov	r2, r3
 80129aa:	6879      	ldr	r1, [r7, #4]
 80129ac:	68f8      	ldr	r0, [r7, #12]
 80129ae:	f001 f8e6 	bl	8013b7e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80129b2:	2300      	movs	r3, #0
 80129b4:	2200      	movs	r2, #0
 80129b6:	2100      	movs	r1, #0
 80129b8:	68f8      	ldr	r0, [r7, #12]
 80129ba:	f001 fe1d 	bl	80145f8 <USBD_LL_PrepareReceive>
 80129be:	e03f      	b.n	8012a40 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80129c0:	693b      	ldr	r3, [r7, #16]
 80129c2:	68da      	ldr	r2, [r3, #12]
 80129c4:	693b      	ldr	r3, [r7, #16]
 80129c6:	689b      	ldr	r3, [r3, #8]
 80129c8:	429a      	cmp	r2, r3
 80129ca:	d11c      	bne.n	8012a06 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80129cc:	693b      	ldr	r3, [r7, #16]
 80129ce:	685a      	ldr	r2, [r3, #4]
 80129d0:	693b      	ldr	r3, [r7, #16]
 80129d2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80129d4:	429a      	cmp	r2, r3
 80129d6:	d316      	bcc.n	8012a06 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80129d8:	693b      	ldr	r3, [r7, #16]
 80129da:	685a      	ldr	r2, [r3, #4]
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80129e2:	429a      	cmp	r2, r3
 80129e4:	d20f      	bcs.n	8012a06 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80129e6:	2200      	movs	r2, #0
 80129e8:	2100      	movs	r1, #0
 80129ea:	68f8      	ldr	r0, [r7, #12]
 80129ec:	f001 f8c7 	bl	8013b7e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	2200      	movs	r2, #0
 80129f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80129f8:	2300      	movs	r3, #0
 80129fa:	2200      	movs	r2, #0
 80129fc:	2100      	movs	r1, #0
 80129fe:	68f8      	ldr	r0, [r7, #12]
 8012a00:	f001 fdfa 	bl	80145f8 <USBD_LL_PrepareReceive>
 8012a04:	e01c      	b.n	8012a40 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a0c:	b2db      	uxtb	r3, r3
 8012a0e:	2b03      	cmp	r3, #3
 8012a10:	d10f      	bne.n	8012a32 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a18:	68db      	ldr	r3, [r3, #12]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d009      	beq.n	8012a32 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	2200      	movs	r2, #0
 8012a22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a2c:	68db      	ldr	r3, [r3, #12]
 8012a2e:	68f8      	ldr	r0, [r7, #12]
 8012a30:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012a32:	2180      	movs	r1, #128	@ 0x80
 8012a34:	68f8      	ldr	r0, [r7, #12]
 8012a36:	f001 fd35 	bl	80144a4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012a3a:	68f8      	ldr	r0, [r7, #12]
 8012a3c:	f001 f8f1 	bl	8013c22 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d03a      	beq.n	8012ac0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8012a4a:	68f8      	ldr	r0, [r7, #12]
 8012a4c:	f7ff fe42 	bl	80126d4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	2200      	movs	r2, #0
 8012a54:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012a58:	e032      	b.n	8012ac0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012a5a:	7afb      	ldrb	r3, [r7, #11]
 8012a5c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012a60:	b2db      	uxtb	r3, r3
 8012a62:	4619      	mov	r1, r3
 8012a64:	68f8      	ldr	r0, [r7, #12]
 8012a66:	f000 f985 	bl	8012d74 <USBD_CoreFindEP>
 8012a6a:	4603      	mov	r3, r0
 8012a6c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012a6e:	7dfb      	ldrb	r3, [r7, #23]
 8012a70:	2bff      	cmp	r3, #255	@ 0xff
 8012a72:	d025      	beq.n	8012ac0 <USBD_LL_DataInStage+0x15a>
 8012a74:	7dfb      	ldrb	r3, [r7, #23]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d122      	bne.n	8012ac0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a7a:	68fb      	ldr	r3, [r7, #12]
 8012a7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a80:	b2db      	uxtb	r3, r3
 8012a82:	2b03      	cmp	r3, #3
 8012a84:	d11c      	bne.n	8012ac0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8012a86:	7dfa      	ldrb	r2, [r7, #23]
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	32ae      	adds	r2, #174	@ 0xae
 8012a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a90:	695b      	ldr	r3, [r3, #20]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d014      	beq.n	8012ac0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8012a96:	7dfa      	ldrb	r2, [r7, #23]
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012a9e:	7dfa      	ldrb	r2, [r7, #23]
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	32ae      	adds	r2, #174	@ 0xae
 8012aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012aa8:	695b      	ldr	r3, [r3, #20]
 8012aaa:	7afa      	ldrb	r2, [r7, #11]
 8012aac:	4611      	mov	r1, r2
 8012aae:	68f8      	ldr	r0, [r7, #12]
 8012ab0:	4798      	blx	r3
 8012ab2:	4603      	mov	r3, r0
 8012ab4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8012ab6:	7dbb      	ldrb	r3, [r7, #22]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d001      	beq.n	8012ac0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8012abc:	7dbb      	ldrb	r3, [r7, #22]
 8012abe:	e000      	b.n	8012ac2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8012ac0:	2300      	movs	r3, #0
}
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	3718      	adds	r7, #24
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	bd80      	pop	{r7, pc}

08012aca <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012aca:	b580      	push	{r7, lr}
 8012acc:	b084      	sub	sp, #16
 8012ace:	af00      	add	r7, sp, #0
 8012ad0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012ad2:	2300      	movs	r3, #0
 8012ad4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	2201      	movs	r2, #1
 8012ada:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	2200      	movs	r2, #0
 8012aea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	2200      	movs	r2, #0
 8012af0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	2200      	movs	r2, #0
 8012af8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d014      	beq.n	8012b30 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b0c:	685b      	ldr	r3, [r3, #4]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d00e      	beq.n	8012b30 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b18:	685b      	ldr	r3, [r3, #4]
 8012b1a:	687a      	ldr	r2, [r7, #4]
 8012b1c:	6852      	ldr	r2, [r2, #4]
 8012b1e:	b2d2      	uxtb	r2, r2
 8012b20:	4611      	mov	r1, r2
 8012b22:	6878      	ldr	r0, [r7, #4]
 8012b24:	4798      	blx	r3
 8012b26:	4603      	mov	r3, r0
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d001      	beq.n	8012b30 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012b2c:	2303      	movs	r3, #3
 8012b2e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012b30:	2340      	movs	r3, #64	@ 0x40
 8012b32:	2200      	movs	r2, #0
 8012b34:	2100      	movs	r1, #0
 8012b36:	6878      	ldr	r0, [r7, #4]
 8012b38:	f001 fc6f 	bl	801441a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	2201      	movs	r2, #1
 8012b40:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	2240      	movs	r2, #64	@ 0x40
 8012b48:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012b4c:	2340      	movs	r3, #64	@ 0x40
 8012b4e:	2200      	movs	r2, #0
 8012b50:	2180      	movs	r1, #128	@ 0x80
 8012b52:	6878      	ldr	r0, [r7, #4]
 8012b54:	f001 fc61 	bl	801441a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	2201      	movs	r2, #1
 8012b5c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	2240      	movs	r2, #64	@ 0x40
 8012b62:	621a      	str	r2, [r3, #32]

  return ret;
 8012b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b66:	4618      	mov	r0, r3
 8012b68:	3710      	adds	r7, #16
 8012b6a:	46bd      	mov	sp, r7
 8012b6c:	bd80      	pop	{r7, pc}

08012b6e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012b6e:	b480      	push	{r7}
 8012b70:	b083      	sub	sp, #12
 8012b72:	af00      	add	r7, sp, #0
 8012b74:	6078      	str	r0, [r7, #4]
 8012b76:	460b      	mov	r3, r1
 8012b78:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	78fa      	ldrb	r2, [r7, #3]
 8012b7e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012b80:	2300      	movs	r3, #0
}
 8012b82:	4618      	mov	r0, r3
 8012b84:	370c      	adds	r7, #12
 8012b86:	46bd      	mov	sp, r7
 8012b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b8c:	4770      	bx	lr

08012b8e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012b8e:	b480      	push	{r7}
 8012b90:	b083      	sub	sp, #12
 8012b92:	af00      	add	r7, sp, #0
 8012b94:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b9c:	b2db      	uxtb	r3, r3
 8012b9e:	2b04      	cmp	r3, #4
 8012ba0:	d006      	beq.n	8012bb0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ba8:	b2da      	uxtb	r2, r3
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	2204      	movs	r2, #4
 8012bb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012bb8:	2300      	movs	r3, #0
}
 8012bba:	4618      	mov	r0, r3
 8012bbc:	370c      	adds	r7, #12
 8012bbe:	46bd      	mov	sp, r7
 8012bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc4:	4770      	bx	lr

08012bc6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012bc6:	b480      	push	{r7}
 8012bc8:	b083      	sub	sp, #12
 8012bca:	af00      	add	r7, sp, #0
 8012bcc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012bd4:	b2db      	uxtb	r3, r3
 8012bd6:	2b04      	cmp	r3, #4
 8012bd8:	d106      	bne.n	8012be8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012be0:	b2da      	uxtb	r2, r3
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012be8:	2300      	movs	r3, #0
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	370c      	adds	r7, #12
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf4:	4770      	bx	lr

08012bf6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012bf6:	b580      	push	{r7, lr}
 8012bf8:	b082      	sub	sp, #8
 8012bfa:	af00      	add	r7, sp, #0
 8012bfc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c04:	b2db      	uxtb	r3, r3
 8012c06:	2b03      	cmp	r3, #3
 8012c08:	d110      	bne.n	8012c2c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d00b      	beq.n	8012c2c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c1a:	69db      	ldr	r3, [r3, #28]
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d005      	beq.n	8012c2c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c26:	69db      	ldr	r3, [r3, #28]
 8012c28:	6878      	ldr	r0, [r7, #4]
 8012c2a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012c2c:	2300      	movs	r3, #0
}
 8012c2e:	4618      	mov	r0, r3
 8012c30:	3708      	adds	r7, #8
 8012c32:	46bd      	mov	sp, r7
 8012c34:	bd80      	pop	{r7, pc}

08012c36 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8012c36:	b580      	push	{r7, lr}
 8012c38:	b082      	sub	sp, #8
 8012c3a:	af00      	add	r7, sp, #0
 8012c3c:	6078      	str	r0, [r7, #4]
 8012c3e:	460b      	mov	r3, r1
 8012c40:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	32ae      	adds	r2, #174	@ 0xae
 8012c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d101      	bne.n	8012c58 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8012c54:	2303      	movs	r3, #3
 8012c56:	e01c      	b.n	8012c92 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c5e:	b2db      	uxtb	r3, r3
 8012c60:	2b03      	cmp	r3, #3
 8012c62:	d115      	bne.n	8012c90 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	32ae      	adds	r2, #174	@ 0xae
 8012c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c72:	6a1b      	ldr	r3, [r3, #32]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d00b      	beq.n	8012c90 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	32ae      	adds	r2, #174	@ 0xae
 8012c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c86:	6a1b      	ldr	r3, [r3, #32]
 8012c88:	78fa      	ldrb	r2, [r7, #3]
 8012c8a:	4611      	mov	r1, r2
 8012c8c:	6878      	ldr	r0, [r7, #4]
 8012c8e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012c90:	2300      	movs	r3, #0
}
 8012c92:	4618      	mov	r0, r3
 8012c94:	3708      	adds	r7, #8
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bd80      	pop	{r7, pc}

08012c9a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8012c9a:	b580      	push	{r7, lr}
 8012c9c:	b082      	sub	sp, #8
 8012c9e:	af00      	add	r7, sp, #0
 8012ca0:	6078      	str	r0, [r7, #4]
 8012ca2:	460b      	mov	r3, r1
 8012ca4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	32ae      	adds	r2, #174	@ 0xae
 8012cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d101      	bne.n	8012cbc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8012cb8:	2303      	movs	r3, #3
 8012cba:	e01c      	b.n	8012cf6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cc2:	b2db      	uxtb	r3, r3
 8012cc4:	2b03      	cmp	r3, #3
 8012cc6:	d115      	bne.n	8012cf4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	32ae      	adds	r2, #174	@ 0xae
 8012cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d00b      	beq.n	8012cf4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	32ae      	adds	r2, #174	@ 0xae
 8012ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cec:	78fa      	ldrb	r2, [r7, #3]
 8012cee:	4611      	mov	r1, r2
 8012cf0:	6878      	ldr	r0, [r7, #4]
 8012cf2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012cf4:	2300      	movs	r3, #0
}
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	3708      	adds	r7, #8
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	bd80      	pop	{r7, pc}

08012cfe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8012cfe:	b480      	push	{r7}
 8012d00:	b083      	sub	sp, #12
 8012d02:	af00      	add	r7, sp, #0
 8012d04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012d06:	2300      	movs	r3, #0
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	370c      	adds	r7, #12
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d12:	4770      	bx	lr

08012d14 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b084      	sub	sp, #16
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	2201      	movs	r2, #1
 8012d24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d00e      	beq.n	8012d50 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d38:	685b      	ldr	r3, [r3, #4]
 8012d3a:	687a      	ldr	r2, [r7, #4]
 8012d3c:	6852      	ldr	r2, [r2, #4]
 8012d3e:	b2d2      	uxtb	r2, r2
 8012d40:	4611      	mov	r1, r2
 8012d42:	6878      	ldr	r0, [r7, #4]
 8012d44:	4798      	blx	r3
 8012d46:	4603      	mov	r3, r0
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d001      	beq.n	8012d50 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8012d4c:	2303      	movs	r3, #3
 8012d4e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d52:	4618      	mov	r0, r3
 8012d54:	3710      	adds	r7, #16
 8012d56:	46bd      	mov	sp, r7
 8012d58:	bd80      	pop	{r7, pc}

08012d5a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012d5a:	b480      	push	{r7}
 8012d5c:	b083      	sub	sp, #12
 8012d5e:	af00      	add	r7, sp, #0
 8012d60:	6078      	str	r0, [r7, #4]
 8012d62:	460b      	mov	r3, r1
 8012d64:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012d66:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012d68:	4618      	mov	r0, r3
 8012d6a:	370c      	adds	r7, #12
 8012d6c:	46bd      	mov	sp, r7
 8012d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d72:	4770      	bx	lr

08012d74 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012d74:	b480      	push	{r7}
 8012d76:	b083      	sub	sp, #12
 8012d78:	af00      	add	r7, sp, #0
 8012d7a:	6078      	str	r0, [r7, #4]
 8012d7c:	460b      	mov	r3, r1
 8012d7e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012d80:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012d82:	4618      	mov	r0, r3
 8012d84:	370c      	adds	r7, #12
 8012d86:	46bd      	mov	sp, r7
 8012d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8c:	4770      	bx	lr

08012d8e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012d8e:	b580      	push	{r7, lr}
 8012d90:	b086      	sub	sp, #24
 8012d92:	af00      	add	r7, sp, #0
 8012d94:	6078      	str	r0, [r7, #4]
 8012d96:	460b      	mov	r3, r1
 8012d98:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8012da2:	2300      	movs	r3, #0
 8012da4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	885b      	ldrh	r3, [r3, #2]
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	68fa      	ldr	r2, [r7, #12]
 8012dae:	7812      	ldrb	r2, [r2, #0]
 8012db0:	4293      	cmp	r3, r2
 8012db2:	d91f      	bls.n	8012df4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	781b      	ldrb	r3, [r3, #0]
 8012db8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8012dba:	e013      	b.n	8012de4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8012dbc:	f107 030a 	add.w	r3, r7, #10
 8012dc0:	4619      	mov	r1, r3
 8012dc2:	6978      	ldr	r0, [r7, #20]
 8012dc4:	f000 f81b 	bl	8012dfe <USBD_GetNextDesc>
 8012dc8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012dca:	697b      	ldr	r3, [r7, #20]
 8012dcc:	785b      	ldrb	r3, [r3, #1]
 8012dce:	2b05      	cmp	r3, #5
 8012dd0:	d108      	bne.n	8012de4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012dd2:	697b      	ldr	r3, [r7, #20]
 8012dd4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012dd6:	693b      	ldr	r3, [r7, #16]
 8012dd8:	789b      	ldrb	r3, [r3, #2]
 8012dda:	78fa      	ldrb	r2, [r7, #3]
 8012ddc:	429a      	cmp	r2, r3
 8012dde:	d008      	beq.n	8012df2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012de0:	2300      	movs	r3, #0
 8012de2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	885b      	ldrh	r3, [r3, #2]
 8012de8:	b29a      	uxth	r2, r3
 8012dea:	897b      	ldrh	r3, [r7, #10]
 8012dec:	429a      	cmp	r2, r3
 8012dee:	d8e5      	bhi.n	8012dbc <USBD_GetEpDesc+0x2e>
 8012df0:	e000      	b.n	8012df4 <USBD_GetEpDesc+0x66>
          break;
 8012df2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012df4:	693b      	ldr	r3, [r7, #16]
}
 8012df6:	4618      	mov	r0, r3
 8012df8:	3718      	adds	r7, #24
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	bd80      	pop	{r7, pc}

08012dfe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012dfe:	b480      	push	{r7}
 8012e00:	b085      	sub	sp, #20
 8012e02:	af00      	add	r7, sp, #0
 8012e04:	6078      	str	r0, [r7, #4]
 8012e06:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012e0c:	683b      	ldr	r3, [r7, #0]
 8012e0e:	881b      	ldrh	r3, [r3, #0]
 8012e10:	68fa      	ldr	r2, [r7, #12]
 8012e12:	7812      	ldrb	r2, [r2, #0]
 8012e14:	4413      	add	r3, r2
 8012e16:	b29a      	uxth	r2, r3
 8012e18:	683b      	ldr	r3, [r7, #0]
 8012e1a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	781b      	ldrb	r3, [r3, #0]
 8012e20:	461a      	mov	r2, r3
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	4413      	add	r3, r2
 8012e26:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012e28:	68fb      	ldr	r3, [r7, #12]
}
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	3714      	adds	r7, #20
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e34:	4770      	bx	lr

08012e36 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012e36:	b480      	push	{r7}
 8012e38:	b087      	sub	sp, #28
 8012e3a:	af00      	add	r7, sp, #0
 8012e3c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012e42:	697b      	ldr	r3, [r7, #20]
 8012e44:	781b      	ldrb	r3, [r3, #0]
 8012e46:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012e48:	697b      	ldr	r3, [r7, #20]
 8012e4a:	3301      	adds	r3, #1
 8012e4c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012e4e:	697b      	ldr	r3, [r7, #20]
 8012e50:	781b      	ldrb	r3, [r3, #0]
 8012e52:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012e54:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012e58:	021b      	lsls	r3, r3, #8
 8012e5a:	b21a      	sxth	r2, r3
 8012e5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012e60:	4313      	orrs	r3, r2
 8012e62:	b21b      	sxth	r3, r3
 8012e64:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012e66:	89fb      	ldrh	r3, [r7, #14]
}
 8012e68:	4618      	mov	r0, r3
 8012e6a:	371c      	adds	r7, #28
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e72:	4770      	bx	lr

08012e74 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b084      	sub	sp, #16
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	6078      	str	r0, [r7, #4]
 8012e7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012e7e:	2300      	movs	r3, #0
 8012e80:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	781b      	ldrb	r3, [r3, #0]
 8012e86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012e8a:	2b40      	cmp	r3, #64	@ 0x40
 8012e8c:	d005      	beq.n	8012e9a <USBD_StdDevReq+0x26>
 8012e8e:	2b40      	cmp	r3, #64	@ 0x40
 8012e90:	d857      	bhi.n	8012f42 <USBD_StdDevReq+0xce>
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d00f      	beq.n	8012eb6 <USBD_StdDevReq+0x42>
 8012e96:	2b20      	cmp	r3, #32
 8012e98:	d153      	bne.n	8012f42 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	32ae      	adds	r2, #174	@ 0xae
 8012ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ea8:	689b      	ldr	r3, [r3, #8]
 8012eaa:	6839      	ldr	r1, [r7, #0]
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	4798      	blx	r3
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8012eb4:	e04a      	b.n	8012f4c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	785b      	ldrb	r3, [r3, #1]
 8012eba:	2b09      	cmp	r3, #9
 8012ebc:	d83b      	bhi.n	8012f36 <USBD_StdDevReq+0xc2>
 8012ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8012ec4 <USBD_StdDevReq+0x50>)
 8012ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ec4:	08012f19 	.word	0x08012f19
 8012ec8:	08012f2d 	.word	0x08012f2d
 8012ecc:	08012f37 	.word	0x08012f37
 8012ed0:	08012f23 	.word	0x08012f23
 8012ed4:	08012f37 	.word	0x08012f37
 8012ed8:	08012ef7 	.word	0x08012ef7
 8012edc:	08012eed 	.word	0x08012eed
 8012ee0:	08012f37 	.word	0x08012f37
 8012ee4:	08012f0f 	.word	0x08012f0f
 8012ee8:	08012f01 	.word	0x08012f01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012eec:	6839      	ldr	r1, [r7, #0]
 8012eee:	6878      	ldr	r0, [r7, #4]
 8012ef0:	f000 fa3c 	bl	801336c <USBD_GetDescriptor>
          break;
 8012ef4:	e024      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012ef6:	6839      	ldr	r1, [r7, #0]
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f000 fbcb 	bl	8013694 <USBD_SetAddress>
          break;
 8012efe:	e01f      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012f00:	6839      	ldr	r1, [r7, #0]
 8012f02:	6878      	ldr	r0, [r7, #4]
 8012f04:	f000 fc0a 	bl	801371c <USBD_SetConfig>
 8012f08:	4603      	mov	r3, r0
 8012f0a:	73fb      	strb	r3, [r7, #15]
          break;
 8012f0c:	e018      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012f0e:	6839      	ldr	r1, [r7, #0]
 8012f10:	6878      	ldr	r0, [r7, #4]
 8012f12:	f000 fcad 	bl	8013870 <USBD_GetConfig>
          break;
 8012f16:	e013      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012f18:	6839      	ldr	r1, [r7, #0]
 8012f1a:	6878      	ldr	r0, [r7, #4]
 8012f1c:	f000 fcde 	bl	80138dc <USBD_GetStatus>
          break;
 8012f20:	e00e      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012f22:	6839      	ldr	r1, [r7, #0]
 8012f24:	6878      	ldr	r0, [r7, #4]
 8012f26:	f000 fd0d 	bl	8013944 <USBD_SetFeature>
          break;
 8012f2a:	e009      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012f2c:	6839      	ldr	r1, [r7, #0]
 8012f2e:	6878      	ldr	r0, [r7, #4]
 8012f30:	f000 fd31 	bl	8013996 <USBD_ClrFeature>
          break;
 8012f34:	e004      	b.n	8012f40 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8012f36:	6839      	ldr	r1, [r7, #0]
 8012f38:	6878      	ldr	r0, [r7, #4]
 8012f3a:	f000 fd88 	bl	8013a4e <USBD_CtlError>
          break;
 8012f3e:	bf00      	nop
      }
      break;
 8012f40:	e004      	b.n	8012f4c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012f42:	6839      	ldr	r1, [r7, #0]
 8012f44:	6878      	ldr	r0, [r7, #4]
 8012f46:	f000 fd82 	bl	8013a4e <USBD_CtlError>
      break;
 8012f4a:	bf00      	nop
  }

  return ret;
 8012f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f4e:	4618      	mov	r0, r3
 8012f50:	3710      	adds	r7, #16
 8012f52:	46bd      	mov	sp, r7
 8012f54:	bd80      	pop	{r7, pc}
 8012f56:	bf00      	nop

08012f58 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b084      	sub	sp, #16
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
 8012f60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012f62:	2300      	movs	r3, #0
 8012f64:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012f66:	683b      	ldr	r3, [r7, #0]
 8012f68:	781b      	ldrb	r3, [r3, #0]
 8012f6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012f6e:	2b40      	cmp	r3, #64	@ 0x40
 8012f70:	d005      	beq.n	8012f7e <USBD_StdItfReq+0x26>
 8012f72:	2b40      	cmp	r3, #64	@ 0x40
 8012f74:	d852      	bhi.n	801301c <USBD_StdItfReq+0xc4>
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d001      	beq.n	8012f7e <USBD_StdItfReq+0x26>
 8012f7a:	2b20      	cmp	r3, #32
 8012f7c:	d14e      	bne.n	801301c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f84:	b2db      	uxtb	r3, r3
 8012f86:	3b01      	subs	r3, #1
 8012f88:	2b02      	cmp	r3, #2
 8012f8a:	d840      	bhi.n	801300e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	889b      	ldrh	r3, [r3, #4]
 8012f90:	b2db      	uxtb	r3, r3
 8012f92:	2b01      	cmp	r3, #1
 8012f94:	d836      	bhi.n	8013004 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8012f96:	683b      	ldr	r3, [r7, #0]
 8012f98:	889b      	ldrh	r3, [r3, #4]
 8012f9a:	b2db      	uxtb	r3, r3
 8012f9c:	4619      	mov	r1, r3
 8012f9e:	6878      	ldr	r0, [r7, #4]
 8012fa0:	f7ff fedb 	bl	8012d5a <USBD_CoreFindIF>
 8012fa4:	4603      	mov	r3, r0
 8012fa6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012fa8:	7bbb      	ldrb	r3, [r7, #14]
 8012faa:	2bff      	cmp	r3, #255	@ 0xff
 8012fac:	d01d      	beq.n	8012fea <USBD_StdItfReq+0x92>
 8012fae:	7bbb      	ldrb	r3, [r7, #14]
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d11a      	bne.n	8012fea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8012fb4:	7bba      	ldrb	r2, [r7, #14]
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	32ae      	adds	r2, #174	@ 0xae
 8012fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012fbe:	689b      	ldr	r3, [r3, #8]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d00f      	beq.n	8012fe4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012fc4:	7bba      	ldrb	r2, [r7, #14]
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012fcc:	7bba      	ldrb	r2, [r7, #14]
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	32ae      	adds	r2, #174	@ 0xae
 8012fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012fd6:	689b      	ldr	r3, [r3, #8]
 8012fd8:	6839      	ldr	r1, [r7, #0]
 8012fda:	6878      	ldr	r0, [r7, #4]
 8012fdc:	4798      	blx	r3
 8012fde:	4603      	mov	r3, r0
 8012fe0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012fe2:	e004      	b.n	8012fee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012fe4:	2303      	movs	r3, #3
 8012fe6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012fe8:	e001      	b.n	8012fee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8012fea:	2303      	movs	r3, #3
 8012fec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012fee:	683b      	ldr	r3, [r7, #0]
 8012ff0:	88db      	ldrh	r3, [r3, #6]
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d110      	bne.n	8013018 <USBD_StdItfReq+0xc0>
 8012ff6:	7bfb      	ldrb	r3, [r7, #15]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d10d      	bne.n	8013018 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012ffc:	6878      	ldr	r0, [r7, #4]
 8012ffe:	f000 fdfd 	bl	8013bfc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013002:	e009      	b.n	8013018 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8013004:	6839      	ldr	r1, [r7, #0]
 8013006:	6878      	ldr	r0, [r7, #4]
 8013008:	f000 fd21 	bl	8013a4e <USBD_CtlError>
          break;
 801300c:	e004      	b.n	8013018 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801300e:	6839      	ldr	r1, [r7, #0]
 8013010:	6878      	ldr	r0, [r7, #4]
 8013012:	f000 fd1c 	bl	8013a4e <USBD_CtlError>
          break;
 8013016:	e000      	b.n	801301a <USBD_StdItfReq+0xc2>
          break;
 8013018:	bf00      	nop
      }
      break;
 801301a:	e004      	b.n	8013026 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801301c:	6839      	ldr	r1, [r7, #0]
 801301e:	6878      	ldr	r0, [r7, #4]
 8013020:	f000 fd15 	bl	8013a4e <USBD_CtlError>
      break;
 8013024:	bf00      	nop
  }

  return ret;
 8013026:	7bfb      	ldrb	r3, [r7, #15]
}
 8013028:	4618      	mov	r0, r3
 801302a:	3710      	adds	r7, #16
 801302c:	46bd      	mov	sp, r7
 801302e:	bd80      	pop	{r7, pc}

08013030 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b084      	sub	sp, #16
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
 8013038:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801303a:	2300      	movs	r3, #0
 801303c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801303e:	683b      	ldr	r3, [r7, #0]
 8013040:	889b      	ldrh	r3, [r3, #4]
 8013042:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013044:	683b      	ldr	r3, [r7, #0]
 8013046:	781b      	ldrb	r3, [r3, #0]
 8013048:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801304c:	2b40      	cmp	r3, #64	@ 0x40
 801304e:	d007      	beq.n	8013060 <USBD_StdEPReq+0x30>
 8013050:	2b40      	cmp	r3, #64	@ 0x40
 8013052:	f200 817f 	bhi.w	8013354 <USBD_StdEPReq+0x324>
 8013056:	2b00      	cmp	r3, #0
 8013058:	d02a      	beq.n	80130b0 <USBD_StdEPReq+0x80>
 801305a:	2b20      	cmp	r3, #32
 801305c:	f040 817a 	bne.w	8013354 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013060:	7bbb      	ldrb	r3, [r7, #14]
 8013062:	4619      	mov	r1, r3
 8013064:	6878      	ldr	r0, [r7, #4]
 8013066:	f7ff fe85 	bl	8012d74 <USBD_CoreFindEP>
 801306a:	4603      	mov	r3, r0
 801306c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801306e:	7b7b      	ldrb	r3, [r7, #13]
 8013070:	2bff      	cmp	r3, #255	@ 0xff
 8013072:	f000 8174 	beq.w	801335e <USBD_StdEPReq+0x32e>
 8013076:	7b7b      	ldrb	r3, [r7, #13]
 8013078:	2b00      	cmp	r3, #0
 801307a:	f040 8170 	bne.w	801335e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801307e:	7b7a      	ldrb	r2, [r7, #13]
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8013086:	7b7a      	ldrb	r2, [r7, #13]
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	32ae      	adds	r2, #174	@ 0xae
 801308c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013090:	689b      	ldr	r3, [r3, #8]
 8013092:	2b00      	cmp	r3, #0
 8013094:	f000 8163 	beq.w	801335e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013098:	7b7a      	ldrb	r2, [r7, #13]
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	32ae      	adds	r2, #174	@ 0xae
 801309e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80130a2:	689b      	ldr	r3, [r3, #8]
 80130a4:	6839      	ldr	r1, [r7, #0]
 80130a6:	6878      	ldr	r0, [r7, #4]
 80130a8:	4798      	blx	r3
 80130aa:	4603      	mov	r3, r0
 80130ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80130ae:	e156      	b.n	801335e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	785b      	ldrb	r3, [r3, #1]
 80130b4:	2b03      	cmp	r3, #3
 80130b6:	d008      	beq.n	80130ca <USBD_StdEPReq+0x9a>
 80130b8:	2b03      	cmp	r3, #3
 80130ba:	f300 8145 	bgt.w	8013348 <USBD_StdEPReq+0x318>
 80130be:	2b00      	cmp	r3, #0
 80130c0:	f000 809b 	beq.w	80131fa <USBD_StdEPReq+0x1ca>
 80130c4:	2b01      	cmp	r3, #1
 80130c6:	d03c      	beq.n	8013142 <USBD_StdEPReq+0x112>
 80130c8:	e13e      	b.n	8013348 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130d0:	b2db      	uxtb	r3, r3
 80130d2:	2b02      	cmp	r3, #2
 80130d4:	d002      	beq.n	80130dc <USBD_StdEPReq+0xac>
 80130d6:	2b03      	cmp	r3, #3
 80130d8:	d016      	beq.n	8013108 <USBD_StdEPReq+0xd8>
 80130da:	e02c      	b.n	8013136 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80130dc:	7bbb      	ldrb	r3, [r7, #14]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d00d      	beq.n	80130fe <USBD_StdEPReq+0xce>
 80130e2:	7bbb      	ldrb	r3, [r7, #14]
 80130e4:	2b80      	cmp	r3, #128	@ 0x80
 80130e6:	d00a      	beq.n	80130fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80130e8:	7bbb      	ldrb	r3, [r7, #14]
 80130ea:	4619      	mov	r1, r3
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f001 f9d9 	bl	80144a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80130f2:	2180      	movs	r1, #128	@ 0x80
 80130f4:	6878      	ldr	r0, [r7, #4]
 80130f6:	f001 f9d5 	bl	80144a4 <USBD_LL_StallEP>
 80130fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80130fc:	e020      	b.n	8013140 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80130fe:	6839      	ldr	r1, [r7, #0]
 8013100:	6878      	ldr	r0, [r7, #4]
 8013102:	f000 fca4 	bl	8013a4e <USBD_CtlError>
              break;
 8013106:	e01b      	b.n	8013140 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013108:	683b      	ldr	r3, [r7, #0]
 801310a:	885b      	ldrh	r3, [r3, #2]
 801310c:	2b00      	cmp	r3, #0
 801310e:	d10e      	bne.n	801312e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013110:	7bbb      	ldrb	r3, [r7, #14]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d00b      	beq.n	801312e <USBD_StdEPReq+0xfe>
 8013116:	7bbb      	ldrb	r3, [r7, #14]
 8013118:	2b80      	cmp	r3, #128	@ 0x80
 801311a:	d008      	beq.n	801312e <USBD_StdEPReq+0xfe>
 801311c:	683b      	ldr	r3, [r7, #0]
 801311e:	88db      	ldrh	r3, [r3, #6]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d104      	bne.n	801312e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013124:	7bbb      	ldrb	r3, [r7, #14]
 8013126:	4619      	mov	r1, r3
 8013128:	6878      	ldr	r0, [r7, #4]
 801312a:	f001 f9bb 	bl	80144a4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801312e:	6878      	ldr	r0, [r7, #4]
 8013130:	f000 fd64 	bl	8013bfc <USBD_CtlSendStatus>

              break;
 8013134:	e004      	b.n	8013140 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8013136:	6839      	ldr	r1, [r7, #0]
 8013138:	6878      	ldr	r0, [r7, #4]
 801313a:	f000 fc88 	bl	8013a4e <USBD_CtlError>
              break;
 801313e:	bf00      	nop
          }
          break;
 8013140:	e107      	b.n	8013352 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013148:	b2db      	uxtb	r3, r3
 801314a:	2b02      	cmp	r3, #2
 801314c:	d002      	beq.n	8013154 <USBD_StdEPReq+0x124>
 801314e:	2b03      	cmp	r3, #3
 8013150:	d016      	beq.n	8013180 <USBD_StdEPReq+0x150>
 8013152:	e04b      	b.n	80131ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013154:	7bbb      	ldrb	r3, [r7, #14]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d00d      	beq.n	8013176 <USBD_StdEPReq+0x146>
 801315a:	7bbb      	ldrb	r3, [r7, #14]
 801315c:	2b80      	cmp	r3, #128	@ 0x80
 801315e:	d00a      	beq.n	8013176 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013160:	7bbb      	ldrb	r3, [r7, #14]
 8013162:	4619      	mov	r1, r3
 8013164:	6878      	ldr	r0, [r7, #4]
 8013166:	f001 f99d 	bl	80144a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801316a:	2180      	movs	r1, #128	@ 0x80
 801316c:	6878      	ldr	r0, [r7, #4]
 801316e:	f001 f999 	bl	80144a4 <USBD_LL_StallEP>
 8013172:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013174:	e040      	b.n	80131f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8013176:	6839      	ldr	r1, [r7, #0]
 8013178:	6878      	ldr	r0, [r7, #4]
 801317a:	f000 fc68 	bl	8013a4e <USBD_CtlError>
              break;
 801317e:	e03b      	b.n	80131f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	885b      	ldrh	r3, [r3, #2]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d136      	bne.n	80131f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013188:	7bbb      	ldrb	r3, [r7, #14]
 801318a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801318e:	2b00      	cmp	r3, #0
 8013190:	d004      	beq.n	801319c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013192:	7bbb      	ldrb	r3, [r7, #14]
 8013194:	4619      	mov	r1, r3
 8013196:	6878      	ldr	r0, [r7, #4]
 8013198:	f001 f9a3 	bl	80144e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801319c:	6878      	ldr	r0, [r7, #4]
 801319e:	f000 fd2d 	bl	8013bfc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80131a2:	7bbb      	ldrb	r3, [r7, #14]
 80131a4:	4619      	mov	r1, r3
 80131a6:	6878      	ldr	r0, [r7, #4]
 80131a8:	f7ff fde4 	bl	8012d74 <USBD_CoreFindEP>
 80131ac:	4603      	mov	r3, r0
 80131ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80131b0:	7b7b      	ldrb	r3, [r7, #13]
 80131b2:	2bff      	cmp	r3, #255	@ 0xff
 80131b4:	d01f      	beq.n	80131f6 <USBD_StdEPReq+0x1c6>
 80131b6:	7b7b      	ldrb	r3, [r7, #13]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d11c      	bne.n	80131f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80131bc:	7b7a      	ldrb	r2, [r7, #13]
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80131c4:	7b7a      	ldrb	r2, [r7, #13]
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	32ae      	adds	r2, #174	@ 0xae
 80131ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131ce:	689b      	ldr	r3, [r3, #8]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d010      	beq.n	80131f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80131d4:	7b7a      	ldrb	r2, [r7, #13]
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	32ae      	adds	r2, #174	@ 0xae
 80131da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131de:	689b      	ldr	r3, [r3, #8]
 80131e0:	6839      	ldr	r1, [r7, #0]
 80131e2:	6878      	ldr	r0, [r7, #4]
 80131e4:	4798      	blx	r3
 80131e6:	4603      	mov	r3, r0
 80131e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80131ea:	e004      	b.n	80131f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80131ec:	6839      	ldr	r1, [r7, #0]
 80131ee:	6878      	ldr	r0, [r7, #4]
 80131f0:	f000 fc2d 	bl	8013a4e <USBD_CtlError>
              break;
 80131f4:	e000      	b.n	80131f8 <USBD_StdEPReq+0x1c8>
              break;
 80131f6:	bf00      	nop
          }
          break;
 80131f8:	e0ab      	b.n	8013352 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013200:	b2db      	uxtb	r3, r3
 8013202:	2b02      	cmp	r3, #2
 8013204:	d002      	beq.n	801320c <USBD_StdEPReq+0x1dc>
 8013206:	2b03      	cmp	r3, #3
 8013208:	d032      	beq.n	8013270 <USBD_StdEPReq+0x240>
 801320a:	e097      	b.n	801333c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801320c:	7bbb      	ldrb	r3, [r7, #14]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d007      	beq.n	8013222 <USBD_StdEPReq+0x1f2>
 8013212:	7bbb      	ldrb	r3, [r7, #14]
 8013214:	2b80      	cmp	r3, #128	@ 0x80
 8013216:	d004      	beq.n	8013222 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013218:	6839      	ldr	r1, [r7, #0]
 801321a:	6878      	ldr	r0, [r7, #4]
 801321c:	f000 fc17 	bl	8013a4e <USBD_CtlError>
                break;
 8013220:	e091      	b.n	8013346 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013222:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013226:	2b00      	cmp	r3, #0
 8013228:	da0b      	bge.n	8013242 <USBD_StdEPReq+0x212>
 801322a:	7bbb      	ldrb	r3, [r7, #14]
 801322c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013230:	4613      	mov	r3, r2
 8013232:	009b      	lsls	r3, r3, #2
 8013234:	4413      	add	r3, r2
 8013236:	009b      	lsls	r3, r3, #2
 8013238:	3310      	adds	r3, #16
 801323a:	687a      	ldr	r2, [r7, #4]
 801323c:	4413      	add	r3, r2
 801323e:	3304      	adds	r3, #4
 8013240:	e00b      	b.n	801325a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013242:	7bbb      	ldrb	r3, [r7, #14]
 8013244:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013248:	4613      	mov	r3, r2
 801324a:	009b      	lsls	r3, r3, #2
 801324c:	4413      	add	r3, r2
 801324e:	009b      	lsls	r3, r3, #2
 8013250:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013254:	687a      	ldr	r2, [r7, #4]
 8013256:	4413      	add	r3, r2
 8013258:	3304      	adds	r3, #4
 801325a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801325c:	68bb      	ldr	r3, [r7, #8]
 801325e:	2200      	movs	r2, #0
 8013260:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013262:	68bb      	ldr	r3, [r7, #8]
 8013264:	2202      	movs	r2, #2
 8013266:	4619      	mov	r1, r3
 8013268:	6878      	ldr	r0, [r7, #4]
 801326a:	f000 fc6d 	bl	8013b48 <USBD_CtlSendData>
              break;
 801326e:	e06a      	b.n	8013346 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013270:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013274:	2b00      	cmp	r3, #0
 8013276:	da11      	bge.n	801329c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013278:	7bbb      	ldrb	r3, [r7, #14]
 801327a:	f003 020f 	and.w	r2, r3, #15
 801327e:	6879      	ldr	r1, [r7, #4]
 8013280:	4613      	mov	r3, r2
 8013282:	009b      	lsls	r3, r3, #2
 8013284:	4413      	add	r3, r2
 8013286:	009b      	lsls	r3, r3, #2
 8013288:	440b      	add	r3, r1
 801328a:	3324      	adds	r3, #36	@ 0x24
 801328c:	881b      	ldrh	r3, [r3, #0]
 801328e:	2b00      	cmp	r3, #0
 8013290:	d117      	bne.n	80132c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013292:	6839      	ldr	r1, [r7, #0]
 8013294:	6878      	ldr	r0, [r7, #4]
 8013296:	f000 fbda 	bl	8013a4e <USBD_CtlError>
                  break;
 801329a:	e054      	b.n	8013346 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801329c:	7bbb      	ldrb	r3, [r7, #14]
 801329e:	f003 020f 	and.w	r2, r3, #15
 80132a2:	6879      	ldr	r1, [r7, #4]
 80132a4:	4613      	mov	r3, r2
 80132a6:	009b      	lsls	r3, r3, #2
 80132a8:	4413      	add	r3, r2
 80132aa:	009b      	lsls	r3, r3, #2
 80132ac:	440b      	add	r3, r1
 80132ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80132b2:	881b      	ldrh	r3, [r3, #0]
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d104      	bne.n	80132c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80132b8:	6839      	ldr	r1, [r7, #0]
 80132ba:	6878      	ldr	r0, [r7, #4]
 80132bc:	f000 fbc7 	bl	8013a4e <USBD_CtlError>
                  break;
 80132c0:	e041      	b.n	8013346 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80132c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	da0b      	bge.n	80132e2 <USBD_StdEPReq+0x2b2>
 80132ca:	7bbb      	ldrb	r3, [r7, #14]
 80132cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80132d0:	4613      	mov	r3, r2
 80132d2:	009b      	lsls	r3, r3, #2
 80132d4:	4413      	add	r3, r2
 80132d6:	009b      	lsls	r3, r3, #2
 80132d8:	3310      	adds	r3, #16
 80132da:	687a      	ldr	r2, [r7, #4]
 80132dc:	4413      	add	r3, r2
 80132de:	3304      	adds	r3, #4
 80132e0:	e00b      	b.n	80132fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80132e2:	7bbb      	ldrb	r3, [r7, #14]
 80132e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80132e8:	4613      	mov	r3, r2
 80132ea:	009b      	lsls	r3, r3, #2
 80132ec:	4413      	add	r3, r2
 80132ee:	009b      	lsls	r3, r3, #2
 80132f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	4413      	add	r3, r2
 80132f8:	3304      	adds	r3, #4
 80132fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80132fc:	7bbb      	ldrb	r3, [r7, #14]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d002      	beq.n	8013308 <USBD_StdEPReq+0x2d8>
 8013302:	7bbb      	ldrb	r3, [r7, #14]
 8013304:	2b80      	cmp	r3, #128	@ 0x80
 8013306:	d103      	bne.n	8013310 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8013308:	68bb      	ldr	r3, [r7, #8]
 801330a:	2200      	movs	r2, #0
 801330c:	601a      	str	r2, [r3, #0]
 801330e:	e00e      	b.n	801332e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013310:	7bbb      	ldrb	r3, [r7, #14]
 8013312:	4619      	mov	r1, r3
 8013314:	6878      	ldr	r0, [r7, #4]
 8013316:	f001 f903 	bl	8014520 <USBD_LL_IsStallEP>
 801331a:	4603      	mov	r3, r0
 801331c:	2b00      	cmp	r3, #0
 801331e:	d003      	beq.n	8013328 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8013320:	68bb      	ldr	r3, [r7, #8]
 8013322:	2201      	movs	r2, #1
 8013324:	601a      	str	r2, [r3, #0]
 8013326:	e002      	b.n	801332e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8013328:	68bb      	ldr	r3, [r7, #8]
 801332a:	2200      	movs	r2, #0
 801332c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801332e:	68bb      	ldr	r3, [r7, #8]
 8013330:	2202      	movs	r2, #2
 8013332:	4619      	mov	r1, r3
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f000 fc07 	bl	8013b48 <USBD_CtlSendData>
              break;
 801333a:	e004      	b.n	8013346 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801333c:	6839      	ldr	r1, [r7, #0]
 801333e:	6878      	ldr	r0, [r7, #4]
 8013340:	f000 fb85 	bl	8013a4e <USBD_CtlError>
              break;
 8013344:	bf00      	nop
          }
          break;
 8013346:	e004      	b.n	8013352 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8013348:	6839      	ldr	r1, [r7, #0]
 801334a:	6878      	ldr	r0, [r7, #4]
 801334c:	f000 fb7f 	bl	8013a4e <USBD_CtlError>
          break;
 8013350:	bf00      	nop
      }
      break;
 8013352:	e005      	b.n	8013360 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8013354:	6839      	ldr	r1, [r7, #0]
 8013356:	6878      	ldr	r0, [r7, #4]
 8013358:	f000 fb79 	bl	8013a4e <USBD_CtlError>
      break;
 801335c:	e000      	b.n	8013360 <USBD_StdEPReq+0x330>
      break;
 801335e:	bf00      	nop
  }

  return ret;
 8013360:	7bfb      	ldrb	r3, [r7, #15]
}
 8013362:	4618      	mov	r0, r3
 8013364:	3710      	adds	r7, #16
 8013366:	46bd      	mov	sp, r7
 8013368:	bd80      	pop	{r7, pc}
	...

0801336c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801336c:	b580      	push	{r7, lr}
 801336e:	b084      	sub	sp, #16
 8013370:	af00      	add	r7, sp, #0
 8013372:	6078      	str	r0, [r7, #4]
 8013374:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013376:	2300      	movs	r3, #0
 8013378:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801337a:	2300      	movs	r3, #0
 801337c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801337e:	2300      	movs	r3, #0
 8013380:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	885b      	ldrh	r3, [r3, #2]
 8013386:	0a1b      	lsrs	r3, r3, #8
 8013388:	b29b      	uxth	r3, r3
 801338a:	3b01      	subs	r3, #1
 801338c:	2b0e      	cmp	r3, #14
 801338e:	f200 8152 	bhi.w	8013636 <USBD_GetDescriptor+0x2ca>
 8013392:	a201      	add	r2, pc, #4	@ (adr r2, 8013398 <USBD_GetDescriptor+0x2c>)
 8013394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013398:	08013409 	.word	0x08013409
 801339c:	08013421 	.word	0x08013421
 80133a0:	08013461 	.word	0x08013461
 80133a4:	08013637 	.word	0x08013637
 80133a8:	08013637 	.word	0x08013637
 80133ac:	080135d7 	.word	0x080135d7
 80133b0:	08013603 	.word	0x08013603
 80133b4:	08013637 	.word	0x08013637
 80133b8:	08013637 	.word	0x08013637
 80133bc:	08013637 	.word	0x08013637
 80133c0:	08013637 	.word	0x08013637
 80133c4:	08013637 	.word	0x08013637
 80133c8:	08013637 	.word	0x08013637
 80133cc:	08013637 	.word	0x08013637
 80133d0:	080133d5 	.word	0x080133d5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133da:	69db      	ldr	r3, [r3, #28]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d00b      	beq.n	80133f8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133e6:	69db      	ldr	r3, [r3, #28]
 80133e8:	687a      	ldr	r2, [r7, #4]
 80133ea:	7c12      	ldrb	r2, [r2, #16]
 80133ec:	f107 0108 	add.w	r1, r7, #8
 80133f0:	4610      	mov	r0, r2
 80133f2:	4798      	blx	r3
 80133f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80133f6:	e126      	b.n	8013646 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80133f8:	6839      	ldr	r1, [r7, #0]
 80133fa:	6878      	ldr	r0, [r7, #4]
 80133fc:	f000 fb27 	bl	8013a4e <USBD_CtlError>
        err++;
 8013400:	7afb      	ldrb	r3, [r7, #11]
 8013402:	3301      	adds	r3, #1
 8013404:	72fb      	strb	r3, [r7, #11]
      break;
 8013406:	e11e      	b.n	8013646 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	687a      	ldr	r2, [r7, #4]
 8013412:	7c12      	ldrb	r2, [r2, #16]
 8013414:	f107 0108 	add.w	r1, r7, #8
 8013418:	4610      	mov	r0, r2
 801341a:	4798      	blx	r3
 801341c:	60f8      	str	r0, [r7, #12]
      break;
 801341e:	e112      	b.n	8013646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	7c1b      	ldrb	r3, [r3, #16]
 8013424:	2b00      	cmp	r3, #0
 8013426:	d10d      	bne.n	8013444 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801342e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013430:	f107 0208 	add.w	r2, r7, #8
 8013434:	4610      	mov	r0, r2
 8013436:	4798      	blx	r3
 8013438:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	3301      	adds	r3, #1
 801343e:	2202      	movs	r2, #2
 8013440:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013442:	e100      	b.n	8013646 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801344a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801344c:	f107 0208 	add.w	r2, r7, #8
 8013450:	4610      	mov	r0, r2
 8013452:	4798      	blx	r3
 8013454:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	3301      	adds	r3, #1
 801345a:	2202      	movs	r2, #2
 801345c:	701a      	strb	r2, [r3, #0]
      break;
 801345e:	e0f2      	b.n	8013646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013460:	683b      	ldr	r3, [r7, #0]
 8013462:	885b      	ldrh	r3, [r3, #2]
 8013464:	b2db      	uxtb	r3, r3
 8013466:	2b05      	cmp	r3, #5
 8013468:	f200 80ac 	bhi.w	80135c4 <USBD_GetDescriptor+0x258>
 801346c:	a201      	add	r2, pc, #4	@ (adr r2, 8013474 <USBD_GetDescriptor+0x108>)
 801346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013472:	bf00      	nop
 8013474:	0801348d 	.word	0x0801348d
 8013478:	080134c1 	.word	0x080134c1
 801347c:	080134f5 	.word	0x080134f5
 8013480:	08013529 	.word	0x08013529
 8013484:	0801355d 	.word	0x0801355d
 8013488:	08013591 	.word	0x08013591
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013492:	685b      	ldr	r3, [r3, #4]
 8013494:	2b00      	cmp	r3, #0
 8013496:	d00b      	beq.n	80134b0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801349e:	685b      	ldr	r3, [r3, #4]
 80134a0:	687a      	ldr	r2, [r7, #4]
 80134a2:	7c12      	ldrb	r2, [r2, #16]
 80134a4:	f107 0108 	add.w	r1, r7, #8
 80134a8:	4610      	mov	r0, r2
 80134aa:	4798      	blx	r3
 80134ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80134ae:	e091      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80134b0:	6839      	ldr	r1, [r7, #0]
 80134b2:	6878      	ldr	r0, [r7, #4]
 80134b4:	f000 facb 	bl	8013a4e <USBD_CtlError>
            err++;
 80134b8:	7afb      	ldrb	r3, [r7, #11]
 80134ba:	3301      	adds	r3, #1
 80134bc:	72fb      	strb	r3, [r7, #11]
          break;
 80134be:	e089      	b.n	80135d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134c6:	689b      	ldr	r3, [r3, #8]
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d00b      	beq.n	80134e4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134d2:	689b      	ldr	r3, [r3, #8]
 80134d4:	687a      	ldr	r2, [r7, #4]
 80134d6:	7c12      	ldrb	r2, [r2, #16]
 80134d8:	f107 0108 	add.w	r1, r7, #8
 80134dc:	4610      	mov	r0, r2
 80134de:	4798      	blx	r3
 80134e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80134e2:	e077      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80134e4:	6839      	ldr	r1, [r7, #0]
 80134e6:	6878      	ldr	r0, [r7, #4]
 80134e8:	f000 fab1 	bl	8013a4e <USBD_CtlError>
            err++;
 80134ec:	7afb      	ldrb	r3, [r7, #11]
 80134ee:	3301      	adds	r3, #1
 80134f0:	72fb      	strb	r3, [r7, #11]
          break;
 80134f2:	e06f      	b.n	80135d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134fa:	68db      	ldr	r3, [r3, #12]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d00b      	beq.n	8013518 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013506:	68db      	ldr	r3, [r3, #12]
 8013508:	687a      	ldr	r2, [r7, #4]
 801350a:	7c12      	ldrb	r2, [r2, #16]
 801350c:	f107 0108 	add.w	r1, r7, #8
 8013510:	4610      	mov	r0, r2
 8013512:	4798      	blx	r3
 8013514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013516:	e05d      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013518:	6839      	ldr	r1, [r7, #0]
 801351a:	6878      	ldr	r0, [r7, #4]
 801351c:	f000 fa97 	bl	8013a4e <USBD_CtlError>
            err++;
 8013520:	7afb      	ldrb	r3, [r7, #11]
 8013522:	3301      	adds	r3, #1
 8013524:	72fb      	strb	r3, [r7, #11]
          break;
 8013526:	e055      	b.n	80135d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801352e:	691b      	ldr	r3, [r3, #16]
 8013530:	2b00      	cmp	r3, #0
 8013532:	d00b      	beq.n	801354c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801353a:	691b      	ldr	r3, [r3, #16]
 801353c:	687a      	ldr	r2, [r7, #4]
 801353e:	7c12      	ldrb	r2, [r2, #16]
 8013540:	f107 0108 	add.w	r1, r7, #8
 8013544:	4610      	mov	r0, r2
 8013546:	4798      	blx	r3
 8013548:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801354a:	e043      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801354c:	6839      	ldr	r1, [r7, #0]
 801354e:	6878      	ldr	r0, [r7, #4]
 8013550:	f000 fa7d 	bl	8013a4e <USBD_CtlError>
            err++;
 8013554:	7afb      	ldrb	r3, [r7, #11]
 8013556:	3301      	adds	r3, #1
 8013558:	72fb      	strb	r3, [r7, #11]
          break;
 801355a:	e03b      	b.n	80135d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013562:	695b      	ldr	r3, [r3, #20]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d00b      	beq.n	8013580 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801356e:	695b      	ldr	r3, [r3, #20]
 8013570:	687a      	ldr	r2, [r7, #4]
 8013572:	7c12      	ldrb	r2, [r2, #16]
 8013574:	f107 0108 	add.w	r1, r7, #8
 8013578:	4610      	mov	r0, r2
 801357a:	4798      	blx	r3
 801357c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801357e:	e029      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013580:	6839      	ldr	r1, [r7, #0]
 8013582:	6878      	ldr	r0, [r7, #4]
 8013584:	f000 fa63 	bl	8013a4e <USBD_CtlError>
            err++;
 8013588:	7afb      	ldrb	r3, [r7, #11]
 801358a:	3301      	adds	r3, #1
 801358c:	72fb      	strb	r3, [r7, #11]
          break;
 801358e:	e021      	b.n	80135d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013596:	699b      	ldr	r3, [r3, #24]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d00b      	beq.n	80135b4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80135a2:	699b      	ldr	r3, [r3, #24]
 80135a4:	687a      	ldr	r2, [r7, #4]
 80135a6:	7c12      	ldrb	r2, [r2, #16]
 80135a8:	f107 0108 	add.w	r1, r7, #8
 80135ac:	4610      	mov	r0, r2
 80135ae:	4798      	blx	r3
 80135b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80135b2:	e00f      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80135b4:	6839      	ldr	r1, [r7, #0]
 80135b6:	6878      	ldr	r0, [r7, #4]
 80135b8:	f000 fa49 	bl	8013a4e <USBD_CtlError>
            err++;
 80135bc:	7afb      	ldrb	r3, [r7, #11]
 80135be:	3301      	adds	r3, #1
 80135c0:	72fb      	strb	r3, [r7, #11]
          break;
 80135c2:	e007      	b.n	80135d4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80135c4:	6839      	ldr	r1, [r7, #0]
 80135c6:	6878      	ldr	r0, [r7, #4]
 80135c8:	f000 fa41 	bl	8013a4e <USBD_CtlError>
          err++;
 80135cc:	7afb      	ldrb	r3, [r7, #11]
 80135ce:	3301      	adds	r3, #1
 80135d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80135d2:	bf00      	nop
      }
      break;
 80135d4:	e037      	b.n	8013646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	7c1b      	ldrb	r3, [r3, #16]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d109      	bne.n	80135f2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80135e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135e6:	f107 0208 	add.w	r2, r7, #8
 80135ea:	4610      	mov	r0, r2
 80135ec:	4798      	blx	r3
 80135ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80135f0:	e029      	b.n	8013646 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80135f2:	6839      	ldr	r1, [r7, #0]
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f000 fa2a 	bl	8013a4e <USBD_CtlError>
        err++;
 80135fa:	7afb      	ldrb	r3, [r7, #11]
 80135fc:	3301      	adds	r3, #1
 80135fe:	72fb      	strb	r3, [r7, #11]
      break;
 8013600:	e021      	b.n	8013646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	7c1b      	ldrb	r3, [r3, #16]
 8013606:	2b00      	cmp	r3, #0
 8013608:	d10d      	bne.n	8013626 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013612:	f107 0208 	add.w	r2, r7, #8
 8013616:	4610      	mov	r0, r2
 8013618:	4798      	blx	r3
 801361a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	3301      	adds	r3, #1
 8013620:	2207      	movs	r2, #7
 8013622:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013624:	e00f      	b.n	8013646 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013626:	6839      	ldr	r1, [r7, #0]
 8013628:	6878      	ldr	r0, [r7, #4]
 801362a:	f000 fa10 	bl	8013a4e <USBD_CtlError>
        err++;
 801362e:	7afb      	ldrb	r3, [r7, #11]
 8013630:	3301      	adds	r3, #1
 8013632:	72fb      	strb	r3, [r7, #11]
      break;
 8013634:	e007      	b.n	8013646 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8013636:	6839      	ldr	r1, [r7, #0]
 8013638:	6878      	ldr	r0, [r7, #4]
 801363a:	f000 fa08 	bl	8013a4e <USBD_CtlError>
      err++;
 801363e:	7afb      	ldrb	r3, [r7, #11]
 8013640:	3301      	adds	r3, #1
 8013642:	72fb      	strb	r3, [r7, #11]
      break;
 8013644:	bf00      	nop
  }

  if (err != 0U)
 8013646:	7afb      	ldrb	r3, [r7, #11]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d11e      	bne.n	801368a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801364c:	683b      	ldr	r3, [r7, #0]
 801364e:	88db      	ldrh	r3, [r3, #6]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d016      	beq.n	8013682 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013654:	893b      	ldrh	r3, [r7, #8]
 8013656:	2b00      	cmp	r3, #0
 8013658:	d00e      	beq.n	8013678 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801365a:	683b      	ldr	r3, [r7, #0]
 801365c:	88da      	ldrh	r2, [r3, #6]
 801365e:	893b      	ldrh	r3, [r7, #8]
 8013660:	4293      	cmp	r3, r2
 8013662:	bf28      	it	cs
 8013664:	4613      	movcs	r3, r2
 8013666:	b29b      	uxth	r3, r3
 8013668:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801366a:	893b      	ldrh	r3, [r7, #8]
 801366c:	461a      	mov	r2, r3
 801366e:	68f9      	ldr	r1, [r7, #12]
 8013670:	6878      	ldr	r0, [r7, #4]
 8013672:	f000 fa69 	bl	8013b48 <USBD_CtlSendData>
 8013676:	e009      	b.n	801368c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013678:	6839      	ldr	r1, [r7, #0]
 801367a:	6878      	ldr	r0, [r7, #4]
 801367c:	f000 f9e7 	bl	8013a4e <USBD_CtlError>
 8013680:	e004      	b.n	801368c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013682:	6878      	ldr	r0, [r7, #4]
 8013684:	f000 faba 	bl	8013bfc <USBD_CtlSendStatus>
 8013688:	e000      	b.n	801368c <USBD_GetDescriptor+0x320>
    return;
 801368a:	bf00      	nop
  }
}
 801368c:	3710      	adds	r7, #16
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop

08013694 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013694:	b580      	push	{r7, lr}
 8013696:	b084      	sub	sp, #16
 8013698:	af00      	add	r7, sp, #0
 801369a:	6078      	str	r0, [r7, #4]
 801369c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801369e:	683b      	ldr	r3, [r7, #0]
 80136a0:	889b      	ldrh	r3, [r3, #4]
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d131      	bne.n	801370a <USBD_SetAddress+0x76>
 80136a6:	683b      	ldr	r3, [r7, #0]
 80136a8:	88db      	ldrh	r3, [r3, #6]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d12d      	bne.n	801370a <USBD_SetAddress+0x76>
 80136ae:	683b      	ldr	r3, [r7, #0]
 80136b0:	885b      	ldrh	r3, [r3, #2]
 80136b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80136b4:	d829      	bhi.n	801370a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80136b6:	683b      	ldr	r3, [r7, #0]
 80136b8:	885b      	ldrh	r3, [r3, #2]
 80136ba:	b2db      	uxtb	r3, r3
 80136bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80136c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136c8:	b2db      	uxtb	r3, r3
 80136ca:	2b03      	cmp	r3, #3
 80136cc:	d104      	bne.n	80136d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80136ce:	6839      	ldr	r1, [r7, #0]
 80136d0:	6878      	ldr	r0, [r7, #4]
 80136d2:	f000 f9bc 	bl	8013a4e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80136d6:	e01d      	b.n	8013714 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	7bfa      	ldrb	r2, [r7, #15]
 80136dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80136e0:	7bfb      	ldrb	r3, [r7, #15]
 80136e2:	4619      	mov	r1, r3
 80136e4:	6878      	ldr	r0, [r7, #4]
 80136e6:	f000 ff47 	bl	8014578 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80136ea:	6878      	ldr	r0, [r7, #4]
 80136ec:	f000 fa86 	bl	8013bfc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80136f0:	7bfb      	ldrb	r3, [r7, #15]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d004      	beq.n	8013700 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	2202      	movs	r2, #2
 80136fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80136fe:	e009      	b.n	8013714 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	2201      	movs	r2, #1
 8013704:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013708:	e004      	b.n	8013714 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801370a:	6839      	ldr	r1, [r7, #0]
 801370c:	6878      	ldr	r0, [r7, #4]
 801370e:	f000 f99e 	bl	8013a4e <USBD_CtlError>
  }
}
 8013712:	bf00      	nop
 8013714:	bf00      	nop
 8013716:	3710      	adds	r7, #16
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}

0801371c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801371c:	b580      	push	{r7, lr}
 801371e:	b084      	sub	sp, #16
 8013720:	af00      	add	r7, sp, #0
 8013722:	6078      	str	r0, [r7, #4]
 8013724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013726:	2300      	movs	r3, #0
 8013728:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801372a:	683b      	ldr	r3, [r7, #0]
 801372c:	885b      	ldrh	r3, [r3, #2]
 801372e:	b2da      	uxtb	r2, r3
 8013730:	4b4e      	ldr	r3, [pc, #312]	@ (801386c <USBD_SetConfig+0x150>)
 8013732:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013734:	4b4d      	ldr	r3, [pc, #308]	@ (801386c <USBD_SetConfig+0x150>)
 8013736:	781b      	ldrb	r3, [r3, #0]
 8013738:	2b01      	cmp	r3, #1
 801373a:	d905      	bls.n	8013748 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801373c:	6839      	ldr	r1, [r7, #0]
 801373e:	6878      	ldr	r0, [r7, #4]
 8013740:	f000 f985 	bl	8013a4e <USBD_CtlError>
    return USBD_FAIL;
 8013744:	2303      	movs	r3, #3
 8013746:	e08c      	b.n	8013862 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801374e:	b2db      	uxtb	r3, r3
 8013750:	2b02      	cmp	r3, #2
 8013752:	d002      	beq.n	801375a <USBD_SetConfig+0x3e>
 8013754:	2b03      	cmp	r3, #3
 8013756:	d029      	beq.n	80137ac <USBD_SetConfig+0x90>
 8013758:	e075      	b.n	8013846 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801375a:	4b44      	ldr	r3, [pc, #272]	@ (801386c <USBD_SetConfig+0x150>)
 801375c:	781b      	ldrb	r3, [r3, #0]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d020      	beq.n	80137a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8013762:	4b42      	ldr	r3, [pc, #264]	@ (801386c <USBD_SetConfig+0x150>)
 8013764:	781b      	ldrb	r3, [r3, #0]
 8013766:	461a      	mov	r2, r3
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801376c:	4b3f      	ldr	r3, [pc, #252]	@ (801386c <USBD_SetConfig+0x150>)
 801376e:	781b      	ldrb	r3, [r3, #0]
 8013770:	4619      	mov	r1, r3
 8013772:	6878      	ldr	r0, [r7, #4]
 8013774:	f7fe ffb9 	bl	80126ea <USBD_SetClassConfig>
 8013778:	4603      	mov	r3, r0
 801377a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801377c:	7bfb      	ldrb	r3, [r7, #15]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d008      	beq.n	8013794 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8013782:	6839      	ldr	r1, [r7, #0]
 8013784:	6878      	ldr	r0, [r7, #4]
 8013786:	f000 f962 	bl	8013a4e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	2202      	movs	r2, #2
 801378e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013792:	e065      	b.n	8013860 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013794:	6878      	ldr	r0, [r7, #4]
 8013796:	f000 fa31 	bl	8013bfc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	2203      	movs	r2, #3
 801379e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80137a2:	e05d      	b.n	8013860 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80137a4:	6878      	ldr	r0, [r7, #4]
 80137a6:	f000 fa29 	bl	8013bfc <USBD_CtlSendStatus>
      break;
 80137aa:	e059      	b.n	8013860 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80137ac:	4b2f      	ldr	r3, [pc, #188]	@ (801386c <USBD_SetConfig+0x150>)
 80137ae:	781b      	ldrb	r3, [r3, #0]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d112      	bne.n	80137da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	2202      	movs	r2, #2
 80137b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80137bc:	4b2b      	ldr	r3, [pc, #172]	@ (801386c <USBD_SetConfig+0x150>)
 80137be:	781b      	ldrb	r3, [r3, #0]
 80137c0:	461a      	mov	r2, r3
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80137c6:	4b29      	ldr	r3, [pc, #164]	@ (801386c <USBD_SetConfig+0x150>)
 80137c8:	781b      	ldrb	r3, [r3, #0]
 80137ca:	4619      	mov	r1, r3
 80137cc:	6878      	ldr	r0, [r7, #4]
 80137ce:	f7fe ffa8 	bl	8012722 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80137d2:	6878      	ldr	r0, [r7, #4]
 80137d4:	f000 fa12 	bl	8013bfc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80137d8:	e042      	b.n	8013860 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80137da:	4b24      	ldr	r3, [pc, #144]	@ (801386c <USBD_SetConfig+0x150>)
 80137dc:	781b      	ldrb	r3, [r3, #0]
 80137de:	461a      	mov	r2, r3
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	685b      	ldr	r3, [r3, #4]
 80137e4:	429a      	cmp	r2, r3
 80137e6:	d02a      	beq.n	801383e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	685b      	ldr	r3, [r3, #4]
 80137ec:	b2db      	uxtb	r3, r3
 80137ee:	4619      	mov	r1, r3
 80137f0:	6878      	ldr	r0, [r7, #4]
 80137f2:	f7fe ff96 	bl	8012722 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80137f6:	4b1d      	ldr	r3, [pc, #116]	@ (801386c <USBD_SetConfig+0x150>)
 80137f8:	781b      	ldrb	r3, [r3, #0]
 80137fa:	461a      	mov	r2, r3
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013800:	4b1a      	ldr	r3, [pc, #104]	@ (801386c <USBD_SetConfig+0x150>)
 8013802:	781b      	ldrb	r3, [r3, #0]
 8013804:	4619      	mov	r1, r3
 8013806:	6878      	ldr	r0, [r7, #4]
 8013808:	f7fe ff6f 	bl	80126ea <USBD_SetClassConfig>
 801380c:	4603      	mov	r3, r0
 801380e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013810:	7bfb      	ldrb	r3, [r7, #15]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d00f      	beq.n	8013836 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8013816:	6839      	ldr	r1, [r7, #0]
 8013818:	6878      	ldr	r0, [r7, #4]
 801381a:	f000 f918 	bl	8013a4e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	685b      	ldr	r3, [r3, #4]
 8013822:	b2db      	uxtb	r3, r3
 8013824:	4619      	mov	r1, r3
 8013826:	6878      	ldr	r0, [r7, #4]
 8013828:	f7fe ff7b 	bl	8012722 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	2202      	movs	r2, #2
 8013830:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013834:	e014      	b.n	8013860 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013836:	6878      	ldr	r0, [r7, #4]
 8013838:	f000 f9e0 	bl	8013bfc <USBD_CtlSendStatus>
      break;
 801383c:	e010      	b.n	8013860 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801383e:	6878      	ldr	r0, [r7, #4]
 8013840:	f000 f9dc 	bl	8013bfc <USBD_CtlSendStatus>
      break;
 8013844:	e00c      	b.n	8013860 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8013846:	6839      	ldr	r1, [r7, #0]
 8013848:	6878      	ldr	r0, [r7, #4]
 801384a:	f000 f900 	bl	8013a4e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801384e:	4b07      	ldr	r3, [pc, #28]	@ (801386c <USBD_SetConfig+0x150>)
 8013850:	781b      	ldrb	r3, [r3, #0]
 8013852:	4619      	mov	r1, r3
 8013854:	6878      	ldr	r0, [r7, #4]
 8013856:	f7fe ff64 	bl	8012722 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801385a:	2303      	movs	r3, #3
 801385c:	73fb      	strb	r3, [r7, #15]
      break;
 801385e:	bf00      	nop
  }

  return ret;
 8013860:	7bfb      	ldrb	r3, [r7, #15]
}
 8013862:	4618      	mov	r0, r3
 8013864:	3710      	adds	r7, #16
 8013866:	46bd      	mov	sp, r7
 8013868:	bd80      	pop	{r7, pc}
 801386a:	bf00      	nop
 801386c:	24001318 	.word	0x24001318

08013870 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b082      	sub	sp, #8
 8013874:	af00      	add	r7, sp, #0
 8013876:	6078      	str	r0, [r7, #4]
 8013878:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801387a:	683b      	ldr	r3, [r7, #0]
 801387c:	88db      	ldrh	r3, [r3, #6]
 801387e:	2b01      	cmp	r3, #1
 8013880:	d004      	beq.n	801388c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013882:	6839      	ldr	r1, [r7, #0]
 8013884:	6878      	ldr	r0, [r7, #4]
 8013886:	f000 f8e2 	bl	8013a4e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801388a:	e023      	b.n	80138d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013892:	b2db      	uxtb	r3, r3
 8013894:	2b02      	cmp	r3, #2
 8013896:	dc02      	bgt.n	801389e <USBD_GetConfig+0x2e>
 8013898:	2b00      	cmp	r3, #0
 801389a:	dc03      	bgt.n	80138a4 <USBD_GetConfig+0x34>
 801389c:	e015      	b.n	80138ca <USBD_GetConfig+0x5a>
 801389e:	2b03      	cmp	r3, #3
 80138a0:	d00b      	beq.n	80138ba <USBD_GetConfig+0x4a>
 80138a2:	e012      	b.n	80138ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2200      	movs	r2, #0
 80138a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	3308      	adds	r3, #8
 80138ae:	2201      	movs	r2, #1
 80138b0:	4619      	mov	r1, r3
 80138b2:	6878      	ldr	r0, [r7, #4]
 80138b4:	f000 f948 	bl	8013b48 <USBD_CtlSendData>
        break;
 80138b8:	e00c      	b.n	80138d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	3304      	adds	r3, #4
 80138be:	2201      	movs	r2, #1
 80138c0:	4619      	mov	r1, r3
 80138c2:	6878      	ldr	r0, [r7, #4]
 80138c4:	f000 f940 	bl	8013b48 <USBD_CtlSendData>
        break;
 80138c8:	e004      	b.n	80138d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80138ca:	6839      	ldr	r1, [r7, #0]
 80138cc:	6878      	ldr	r0, [r7, #4]
 80138ce:	f000 f8be 	bl	8013a4e <USBD_CtlError>
        break;
 80138d2:	bf00      	nop
}
 80138d4:	bf00      	nop
 80138d6:	3708      	adds	r7, #8
 80138d8:	46bd      	mov	sp, r7
 80138da:	bd80      	pop	{r7, pc}

080138dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b082      	sub	sp, #8
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
 80138e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80138ec:	b2db      	uxtb	r3, r3
 80138ee:	3b01      	subs	r3, #1
 80138f0:	2b02      	cmp	r3, #2
 80138f2:	d81e      	bhi.n	8013932 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80138f4:	683b      	ldr	r3, [r7, #0]
 80138f6:	88db      	ldrh	r3, [r3, #6]
 80138f8:	2b02      	cmp	r3, #2
 80138fa:	d004      	beq.n	8013906 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80138fc:	6839      	ldr	r1, [r7, #0]
 80138fe:	6878      	ldr	r0, [r7, #4]
 8013900:	f000 f8a5 	bl	8013a4e <USBD_CtlError>
        break;
 8013904:	e01a      	b.n	801393c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2201      	movs	r2, #1
 801390a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013912:	2b00      	cmp	r3, #0
 8013914:	d005      	beq.n	8013922 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	68db      	ldr	r3, [r3, #12]
 801391a:	f043 0202 	orr.w	r2, r3, #2
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	330c      	adds	r3, #12
 8013926:	2202      	movs	r2, #2
 8013928:	4619      	mov	r1, r3
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	f000 f90c 	bl	8013b48 <USBD_CtlSendData>
      break;
 8013930:	e004      	b.n	801393c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013932:	6839      	ldr	r1, [r7, #0]
 8013934:	6878      	ldr	r0, [r7, #4]
 8013936:	f000 f88a 	bl	8013a4e <USBD_CtlError>
      break;
 801393a:	bf00      	nop
  }
}
 801393c:	bf00      	nop
 801393e:	3708      	adds	r7, #8
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b082      	sub	sp, #8
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
 801394c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801394e:	683b      	ldr	r3, [r7, #0]
 8013950:	885b      	ldrh	r3, [r3, #2]
 8013952:	2b01      	cmp	r3, #1
 8013954:	d107      	bne.n	8013966 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	2201      	movs	r2, #1
 801395a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801395e:	6878      	ldr	r0, [r7, #4]
 8013960:	f000 f94c 	bl	8013bfc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8013964:	e013      	b.n	801398e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8013966:	683b      	ldr	r3, [r7, #0]
 8013968:	885b      	ldrh	r3, [r3, #2]
 801396a:	2b02      	cmp	r3, #2
 801396c:	d10b      	bne.n	8013986 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801396e:	683b      	ldr	r3, [r7, #0]
 8013970:	889b      	ldrh	r3, [r3, #4]
 8013972:	0a1b      	lsrs	r3, r3, #8
 8013974:	b29b      	uxth	r3, r3
 8013976:	b2da      	uxtb	r2, r3
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801397e:	6878      	ldr	r0, [r7, #4]
 8013980:	f000 f93c 	bl	8013bfc <USBD_CtlSendStatus>
}
 8013984:	e003      	b.n	801398e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8013986:	6839      	ldr	r1, [r7, #0]
 8013988:	6878      	ldr	r0, [r7, #4]
 801398a:	f000 f860 	bl	8013a4e <USBD_CtlError>
}
 801398e:	bf00      	nop
 8013990:	3708      	adds	r7, #8
 8013992:	46bd      	mov	sp, r7
 8013994:	bd80      	pop	{r7, pc}

08013996 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013996:	b580      	push	{r7, lr}
 8013998:	b082      	sub	sp, #8
 801399a:	af00      	add	r7, sp, #0
 801399c:	6078      	str	r0, [r7, #4]
 801399e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139a6:	b2db      	uxtb	r3, r3
 80139a8:	3b01      	subs	r3, #1
 80139aa:	2b02      	cmp	r3, #2
 80139ac:	d80b      	bhi.n	80139c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80139ae:	683b      	ldr	r3, [r7, #0]
 80139b0:	885b      	ldrh	r3, [r3, #2]
 80139b2:	2b01      	cmp	r3, #1
 80139b4:	d10c      	bne.n	80139d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	2200      	movs	r2, #0
 80139ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80139be:	6878      	ldr	r0, [r7, #4]
 80139c0:	f000 f91c 	bl	8013bfc <USBD_CtlSendStatus>
      }
      break;
 80139c4:	e004      	b.n	80139d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80139c6:	6839      	ldr	r1, [r7, #0]
 80139c8:	6878      	ldr	r0, [r7, #4]
 80139ca:	f000 f840 	bl	8013a4e <USBD_CtlError>
      break;
 80139ce:	e000      	b.n	80139d2 <USBD_ClrFeature+0x3c>
      break;
 80139d0:	bf00      	nop
  }
}
 80139d2:	bf00      	nop
 80139d4:	3708      	adds	r7, #8
 80139d6:	46bd      	mov	sp, r7
 80139d8:	bd80      	pop	{r7, pc}

080139da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80139da:	b580      	push	{r7, lr}
 80139dc:	b084      	sub	sp, #16
 80139de:	af00      	add	r7, sp, #0
 80139e0:	6078      	str	r0, [r7, #4]
 80139e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80139e4:	683b      	ldr	r3, [r7, #0]
 80139e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	781a      	ldrb	r2, [r3, #0]
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	3301      	adds	r3, #1
 80139f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	781a      	ldrb	r2, [r3, #0]
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	3301      	adds	r3, #1
 8013a02:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013a04:	68f8      	ldr	r0, [r7, #12]
 8013a06:	f7ff fa16 	bl	8012e36 <SWAPBYTE>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	461a      	mov	r2, r3
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	3301      	adds	r3, #1
 8013a16:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	3301      	adds	r3, #1
 8013a1c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013a1e:	68f8      	ldr	r0, [r7, #12]
 8013a20:	f7ff fa09 	bl	8012e36 <SWAPBYTE>
 8013a24:	4603      	mov	r3, r0
 8013a26:	461a      	mov	r2, r3
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	3301      	adds	r3, #1
 8013a30:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	3301      	adds	r3, #1
 8013a36:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013a38:	68f8      	ldr	r0, [r7, #12]
 8013a3a:	f7ff f9fc 	bl	8012e36 <SWAPBYTE>
 8013a3e:	4603      	mov	r3, r0
 8013a40:	461a      	mov	r2, r3
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	80da      	strh	r2, [r3, #6]
}
 8013a46:	bf00      	nop
 8013a48:	3710      	adds	r7, #16
 8013a4a:	46bd      	mov	sp, r7
 8013a4c:	bd80      	pop	{r7, pc}

08013a4e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a4e:	b580      	push	{r7, lr}
 8013a50:	b082      	sub	sp, #8
 8013a52:	af00      	add	r7, sp, #0
 8013a54:	6078      	str	r0, [r7, #4]
 8013a56:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013a58:	2180      	movs	r1, #128	@ 0x80
 8013a5a:	6878      	ldr	r0, [r7, #4]
 8013a5c:	f000 fd22 	bl	80144a4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013a60:	2100      	movs	r1, #0
 8013a62:	6878      	ldr	r0, [r7, #4]
 8013a64:	f000 fd1e 	bl	80144a4 <USBD_LL_StallEP>
}
 8013a68:	bf00      	nop
 8013a6a:	3708      	adds	r7, #8
 8013a6c:	46bd      	mov	sp, r7
 8013a6e:	bd80      	pop	{r7, pc}

08013a70 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b086      	sub	sp, #24
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	60f8      	str	r0, [r7, #12]
 8013a78:	60b9      	str	r1, [r7, #8]
 8013a7a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d042      	beq.n	8013b0c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8013a86:	68fb      	ldr	r3, [r7, #12]
 8013a88:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8013a8a:	6938      	ldr	r0, [r7, #16]
 8013a8c:	f000 f842 	bl	8013b14 <USBD_GetLen>
 8013a90:	4603      	mov	r3, r0
 8013a92:	3301      	adds	r3, #1
 8013a94:	005b      	lsls	r3, r3, #1
 8013a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013a9a:	d808      	bhi.n	8013aae <USBD_GetString+0x3e>
 8013a9c:	6938      	ldr	r0, [r7, #16]
 8013a9e:	f000 f839 	bl	8013b14 <USBD_GetLen>
 8013aa2:	4603      	mov	r3, r0
 8013aa4:	3301      	adds	r3, #1
 8013aa6:	b29b      	uxth	r3, r3
 8013aa8:	005b      	lsls	r3, r3, #1
 8013aaa:	b29a      	uxth	r2, r3
 8013aac:	e001      	b.n	8013ab2 <USBD_GetString+0x42>
 8013aae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013ab6:	7dfb      	ldrb	r3, [r7, #23]
 8013ab8:	68ba      	ldr	r2, [r7, #8]
 8013aba:	4413      	add	r3, r2
 8013abc:	687a      	ldr	r2, [r7, #4]
 8013abe:	7812      	ldrb	r2, [r2, #0]
 8013ac0:	701a      	strb	r2, [r3, #0]
  idx++;
 8013ac2:	7dfb      	ldrb	r3, [r7, #23]
 8013ac4:	3301      	adds	r3, #1
 8013ac6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013ac8:	7dfb      	ldrb	r3, [r7, #23]
 8013aca:	68ba      	ldr	r2, [r7, #8]
 8013acc:	4413      	add	r3, r2
 8013ace:	2203      	movs	r2, #3
 8013ad0:	701a      	strb	r2, [r3, #0]
  idx++;
 8013ad2:	7dfb      	ldrb	r3, [r7, #23]
 8013ad4:	3301      	adds	r3, #1
 8013ad6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013ad8:	e013      	b.n	8013b02 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8013ada:	7dfb      	ldrb	r3, [r7, #23]
 8013adc:	68ba      	ldr	r2, [r7, #8]
 8013ade:	4413      	add	r3, r2
 8013ae0:	693a      	ldr	r2, [r7, #16]
 8013ae2:	7812      	ldrb	r2, [r2, #0]
 8013ae4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013ae6:	693b      	ldr	r3, [r7, #16]
 8013ae8:	3301      	adds	r3, #1
 8013aea:	613b      	str	r3, [r7, #16]
    idx++;
 8013aec:	7dfb      	ldrb	r3, [r7, #23]
 8013aee:	3301      	adds	r3, #1
 8013af0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013af2:	7dfb      	ldrb	r3, [r7, #23]
 8013af4:	68ba      	ldr	r2, [r7, #8]
 8013af6:	4413      	add	r3, r2
 8013af8:	2200      	movs	r2, #0
 8013afa:	701a      	strb	r2, [r3, #0]
    idx++;
 8013afc:	7dfb      	ldrb	r3, [r7, #23]
 8013afe:	3301      	adds	r3, #1
 8013b00:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013b02:	693b      	ldr	r3, [r7, #16]
 8013b04:	781b      	ldrb	r3, [r3, #0]
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d1e7      	bne.n	8013ada <USBD_GetString+0x6a>
 8013b0a:	e000      	b.n	8013b0e <USBD_GetString+0x9e>
    return;
 8013b0c:	bf00      	nop
  }
}
 8013b0e:	3718      	adds	r7, #24
 8013b10:	46bd      	mov	sp, r7
 8013b12:	bd80      	pop	{r7, pc}

08013b14 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013b14:	b480      	push	{r7}
 8013b16:	b085      	sub	sp, #20
 8013b18:	af00      	add	r7, sp, #0
 8013b1a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013b1c:	2300      	movs	r3, #0
 8013b1e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013b24:	e005      	b.n	8013b32 <USBD_GetLen+0x1e>
  {
    len++;
 8013b26:	7bfb      	ldrb	r3, [r7, #15]
 8013b28:	3301      	adds	r3, #1
 8013b2a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013b2c:	68bb      	ldr	r3, [r7, #8]
 8013b2e:	3301      	adds	r3, #1
 8013b30:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013b32:	68bb      	ldr	r3, [r7, #8]
 8013b34:	781b      	ldrb	r3, [r3, #0]
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d1f5      	bne.n	8013b26 <USBD_GetLen+0x12>
  }

  return len;
 8013b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	3714      	adds	r7, #20
 8013b40:	46bd      	mov	sp, r7
 8013b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b46:	4770      	bx	lr

08013b48 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013b48:	b580      	push	{r7, lr}
 8013b4a:	b084      	sub	sp, #16
 8013b4c:	af00      	add	r7, sp, #0
 8013b4e:	60f8      	str	r0, [r7, #12]
 8013b50:	60b9      	str	r1, [r7, #8]
 8013b52:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	2202      	movs	r2, #2
 8013b58:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	687a      	ldr	r2, [r7, #4]
 8013b60:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013b62:	68fb      	ldr	r3, [r7, #12]
 8013b64:	687a      	ldr	r2, [r7, #4]
 8013b66:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	68ba      	ldr	r2, [r7, #8]
 8013b6c:	2100      	movs	r1, #0
 8013b6e:	68f8      	ldr	r0, [r7, #12]
 8013b70:	f000 fd21 	bl	80145b6 <USBD_LL_Transmit>

  return USBD_OK;
 8013b74:	2300      	movs	r3, #0
}
 8013b76:	4618      	mov	r0, r3
 8013b78:	3710      	adds	r7, #16
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	bd80      	pop	{r7, pc}

08013b7e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013b7e:	b580      	push	{r7, lr}
 8013b80:	b084      	sub	sp, #16
 8013b82:	af00      	add	r7, sp, #0
 8013b84:	60f8      	str	r0, [r7, #12]
 8013b86:	60b9      	str	r1, [r7, #8]
 8013b88:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	68ba      	ldr	r2, [r7, #8]
 8013b8e:	2100      	movs	r1, #0
 8013b90:	68f8      	ldr	r0, [r7, #12]
 8013b92:	f000 fd10 	bl	80145b6 <USBD_LL_Transmit>

  return USBD_OK;
 8013b96:	2300      	movs	r3, #0
}
 8013b98:	4618      	mov	r0, r3
 8013b9a:	3710      	adds	r7, #16
 8013b9c:	46bd      	mov	sp, r7
 8013b9e:	bd80      	pop	{r7, pc}

08013ba0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013ba0:	b580      	push	{r7, lr}
 8013ba2:	b084      	sub	sp, #16
 8013ba4:	af00      	add	r7, sp, #0
 8013ba6:	60f8      	str	r0, [r7, #12]
 8013ba8:	60b9      	str	r1, [r7, #8]
 8013baa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	2203      	movs	r2, #3
 8013bb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	687a      	ldr	r2, [r7, #4]
 8013bb8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	687a      	ldr	r2, [r7, #4]
 8013bc0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	68ba      	ldr	r2, [r7, #8]
 8013bc8:	2100      	movs	r1, #0
 8013bca:	68f8      	ldr	r0, [r7, #12]
 8013bcc:	f000 fd14 	bl	80145f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013bd0:	2300      	movs	r3, #0
}
 8013bd2:	4618      	mov	r0, r3
 8013bd4:	3710      	adds	r7, #16
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	bd80      	pop	{r7, pc}

08013bda <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013bda:	b580      	push	{r7, lr}
 8013bdc:	b084      	sub	sp, #16
 8013bde:	af00      	add	r7, sp, #0
 8013be0:	60f8      	str	r0, [r7, #12]
 8013be2:	60b9      	str	r1, [r7, #8]
 8013be4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	68ba      	ldr	r2, [r7, #8]
 8013bea:	2100      	movs	r1, #0
 8013bec:	68f8      	ldr	r0, [r7, #12]
 8013bee:	f000 fd03 	bl	80145f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013bf2:	2300      	movs	r3, #0
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	3710      	adds	r7, #16
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bd80      	pop	{r7, pc}

08013bfc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013bfc:	b580      	push	{r7, lr}
 8013bfe:	b082      	sub	sp, #8
 8013c00:	af00      	add	r7, sp, #0
 8013c02:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	2204      	movs	r2, #4
 8013c08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	2200      	movs	r2, #0
 8013c10:	2100      	movs	r1, #0
 8013c12:	6878      	ldr	r0, [r7, #4]
 8013c14:	f000 fccf 	bl	80145b6 <USBD_LL_Transmit>

  return USBD_OK;
 8013c18:	2300      	movs	r3, #0
}
 8013c1a:	4618      	mov	r0, r3
 8013c1c:	3708      	adds	r7, #8
 8013c1e:	46bd      	mov	sp, r7
 8013c20:	bd80      	pop	{r7, pc}

08013c22 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013c22:	b580      	push	{r7, lr}
 8013c24:	b082      	sub	sp, #8
 8013c26:	af00      	add	r7, sp, #0
 8013c28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	2205      	movs	r2, #5
 8013c2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013c32:	2300      	movs	r3, #0
 8013c34:	2200      	movs	r2, #0
 8013c36:	2100      	movs	r1, #0
 8013c38:	6878      	ldr	r0, [r7, #4]
 8013c3a:	f000 fcdd 	bl	80145f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013c3e:	2300      	movs	r3, #0
}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3708      	adds	r7, #8
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}

08013c48 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	4913      	ldr	r1, [pc, #76]	@ (8013c9c <MX_USB_DEVICE_Init+0x54>)
 8013c50:	4813      	ldr	r0, [pc, #76]	@ (8013ca0 <MX_USB_DEVICE_Init+0x58>)
 8013c52:	f7fe fccd 	bl	80125f0 <USBD_Init>
 8013c56:	4603      	mov	r3, r0
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d001      	beq.n	8013c60 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013c5c:	f7ee f874 	bl	8001d48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013c60:	4910      	ldr	r1, [pc, #64]	@ (8013ca4 <MX_USB_DEVICE_Init+0x5c>)
 8013c62:	480f      	ldr	r0, [pc, #60]	@ (8013ca0 <MX_USB_DEVICE_Init+0x58>)
 8013c64:	f7fe fcf4 	bl	8012650 <USBD_RegisterClass>
 8013c68:	4603      	mov	r3, r0
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d001      	beq.n	8013c72 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013c6e:	f7ee f86b 	bl	8001d48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013c72:	490d      	ldr	r1, [pc, #52]	@ (8013ca8 <MX_USB_DEVICE_Init+0x60>)
 8013c74:	480a      	ldr	r0, [pc, #40]	@ (8013ca0 <MX_USB_DEVICE_Init+0x58>)
 8013c76:	f7fe fbeb 	bl	8012450 <USBD_CDC_RegisterInterface>
 8013c7a:	4603      	mov	r3, r0
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d001      	beq.n	8013c84 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013c80:	f7ee f862 	bl	8001d48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013c84:	4806      	ldr	r0, [pc, #24]	@ (8013ca0 <MX_USB_DEVICE_Init+0x58>)
 8013c86:	f7fe fd19 	bl	80126bc <USBD_Start>
 8013c8a:	4603      	mov	r3, r0
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d001      	beq.n	8013c94 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013c90:	f7ee f85a 	bl	8001d48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8013c94:	f7f6 fc78 	bl	800a588 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013c98:	bf00      	nop
 8013c9a:	bd80      	pop	{r7, pc}
 8013c9c:	240000f0 	.word	0x240000f0
 8013ca0:	2400131c 	.word	0x2400131c
 8013ca4:	2400005c 	.word	0x2400005c
 8013ca8:	240000dc 	.word	0x240000dc

08013cac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013cac:	b580      	push	{r7, lr}
 8013cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013cb0:	2200      	movs	r2, #0
 8013cb2:	4905      	ldr	r1, [pc, #20]	@ (8013cc8 <CDC_Init_FS+0x1c>)
 8013cb4:	4805      	ldr	r0, [pc, #20]	@ (8013ccc <CDC_Init_FS+0x20>)
 8013cb6:	f7fe fbe5 	bl	8012484 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013cba:	4905      	ldr	r1, [pc, #20]	@ (8013cd0 <CDC_Init_FS+0x24>)
 8013cbc:	4803      	ldr	r0, [pc, #12]	@ (8013ccc <CDC_Init_FS+0x20>)
 8013cbe:	f7fe fc03 	bl	80124c8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013cc2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	bd80      	pop	{r7, pc}
 8013cc8:	24001df8 	.word	0x24001df8
 8013ccc:	2400131c 	.word	0x2400131c
 8013cd0:	240015f8 	.word	0x240015f8

08013cd4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013cd4:	b480      	push	{r7}
 8013cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013cd8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013cda:	4618      	mov	r0, r3
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce2:	4770      	bx	lr

08013ce4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013ce4:	b480      	push	{r7}
 8013ce6:	b083      	sub	sp, #12
 8013ce8:	af00      	add	r7, sp, #0
 8013cea:	4603      	mov	r3, r0
 8013cec:	6039      	str	r1, [r7, #0]
 8013cee:	71fb      	strb	r3, [r7, #7]
 8013cf0:	4613      	mov	r3, r2
 8013cf2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013cf4:	79fb      	ldrb	r3, [r7, #7]
 8013cf6:	2b23      	cmp	r3, #35	@ 0x23
 8013cf8:	d84a      	bhi.n	8013d90 <CDC_Control_FS+0xac>
 8013cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8013d00 <CDC_Control_FS+0x1c>)
 8013cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d00:	08013d91 	.word	0x08013d91
 8013d04:	08013d91 	.word	0x08013d91
 8013d08:	08013d91 	.word	0x08013d91
 8013d0c:	08013d91 	.word	0x08013d91
 8013d10:	08013d91 	.word	0x08013d91
 8013d14:	08013d91 	.word	0x08013d91
 8013d18:	08013d91 	.word	0x08013d91
 8013d1c:	08013d91 	.word	0x08013d91
 8013d20:	08013d91 	.word	0x08013d91
 8013d24:	08013d91 	.word	0x08013d91
 8013d28:	08013d91 	.word	0x08013d91
 8013d2c:	08013d91 	.word	0x08013d91
 8013d30:	08013d91 	.word	0x08013d91
 8013d34:	08013d91 	.word	0x08013d91
 8013d38:	08013d91 	.word	0x08013d91
 8013d3c:	08013d91 	.word	0x08013d91
 8013d40:	08013d91 	.word	0x08013d91
 8013d44:	08013d91 	.word	0x08013d91
 8013d48:	08013d91 	.word	0x08013d91
 8013d4c:	08013d91 	.word	0x08013d91
 8013d50:	08013d91 	.word	0x08013d91
 8013d54:	08013d91 	.word	0x08013d91
 8013d58:	08013d91 	.word	0x08013d91
 8013d5c:	08013d91 	.word	0x08013d91
 8013d60:	08013d91 	.word	0x08013d91
 8013d64:	08013d91 	.word	0x08013d91
 8013d68:	08013d91 	.word	0x08013d91
 8013d6c:	08013d91 	.word	0x08013d91
 8013d70:	08013d91 	.word	0x08013d91
 8013d74:	08013d91 	.word	0x08013d91
 8013d78:	08013d91 	.word	0x08013d91
 8013d7c:	08013d91 	.word	0x08013d91
 8013d80:	08013d91 	.word	0x08013d91
 8013d84:	08013d91 	.word	0x08013d91
 8013d88:	08013d91 	.word	0x08013d91
 8013d8c:	08013d91 	.word	0x08013d91
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013d90:	bf00      	nop
  }

  return (USBD_OK);
 8013d92:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013d94:	4618      	mov	r0, r3
 8013d96:	370c      	adds	r7, #12
 8013d98:	46bd      	mov	sp, r7
 8013d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d9e:	4770      	bx	lr

08013da0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013da0:	b580      	push	{r7, lr}
 8013da2:	b082      	sub	sp, #8
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	6078      	str	r0, [r7, #4]
 8013da8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013daa:	6879      	ldr	r1, [r7, #4]
 8013dac:	4805      	ldr	r0, [pc, #20]	@ (8013dc4 <CDC_Receive_FS+0x24>)
 8013dae:	f7fe fb8b 	bl	80124c8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013db2:	4804      	ldr	r0, [pc, #16]	@ (8013dc4 <CDC_Receive_FS+0x24>)
 8013db4:	f7fe fbe6 	bl	8012584 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013db8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013dba:	4618      	mov	r0, r3
 8013dbc:	3708      	adds	r7, #8
 8013dbe:	46bd      	mov	sp, r7
 8013dc0:	bd80      	pop	{r7, pc}
 8013dc2:	bf00      	nop
 8013dc4:	2400131c 	.word	0x2400131c

08013dc8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	b084      	sub	sp, #16
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	6078      	str	r0, [r7, #4]
 8013dd0:	460b      	mov	r3, r1
 8013dd2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8013dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8013e10 <CDC_Transmit_FS+0x48>)
 8013dda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013dde:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8013de0:	68bb      	ldr	r3, [r7, #8]
 8013de2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d001      	beq.n	8013dee <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8013dea:	2301      	movs	r3, #1
 8013dec:	e00b      	b.n	8013e06 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8013dee:	887b      	ldrh	r3, [r7, #2]
 8013df0:	461a      	mov	r2, r3
 8013df2:	6879      	ldr	r1, [r7, #4]
 8013df4:	4806      	ldr	r0, [pc, #24]	@ (8013e10 <CDC_Transmit_FS+0x48>)
 8013df6:	f7fe fb45 	bl	8012484 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8013dfa:	4805      	ldr	r0, [pc, #20]	@ (8013e10 <CDC_Transmit_FS+0x48>)
 8013dfc:	f7fe fb82 	bl	8012504 <USBD_CDC_TransmitPacket>
 8013e00:	4603      	mov	r3, r0
 8013e02:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8013e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e06:	4618      	mov	r0, r3
 8013e08:	3710      	adds	r7, #16
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	bd80      	pop	{r7, pc}
 8013e0e:	bf00      	nop
 8013e10:	2400131c 	.word	0x2400131c

08013e14 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8013e14:	b480      	push	{r7}
 8013e16:	b087      	sub	sp, #28
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	60f8      	str	r0, [r7, #12]
 8013e1c:	60b9      	str	r1, [r7, #8]
 8013e1e:	4613      	mov	r3, r2
 8013e20:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8013e22:	2300      	movs	r3, #0
 8013e24:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8013e26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	371c      	adds	r7, #28
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e34:	4770      	bx	lr
	...

08013e38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e38:	b480      	push	{r7}
 8013e3a:	b083      	sub	sp, #12
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	4603      	mov	r3, r0
 8013e40:	6039      	str	r1, [r7, #0]
 8013e42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013e44:	683b      	ldr	r3, [r7, #0]
 8013e46:	2212      	movs	r2, #18
 8013e48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013e4a:	4b03      	ldr	r3, [pc, #12]	@ (8013e58 <USBD_FS_DeviceDescriptor+0x20>)
}
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	370c      	adds	r7, #12
 8013e50:	46bd      	mov	sp, r7
 8013e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e56:	4770      	bx	lr
 8013e58:	24000110 	.word	0x24000110

08013e5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e5c:	b480      	push	{r7}
 8013e5e:	b083      	sub	sp, #12
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	4603      	mov	r3, r0
 8013e64:	6039      	str	r1, [r7, #0]
 8013e66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013e68:	683b      	ldr	r3, [r7, #0]
 8013e6a:	2204      	movs	r2, #4
 8013e6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013e6e:	4b03      	ldr	r3, [pc, #12]	@ (8013e7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013e70:	4618      	mov	r0, r3
 8013e72:	370c      	adds	r7, #12
 8013e74:	46bd      	mov	sp, r7
 8013e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e7a:	4770      	bx	lr
 8013e7c:	24000124 	.word	0x24000124

08013e80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b082      	sub	sp, #8
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	4603      	mov	r3, r0
 8013e88:	6039      	str	r1, [r7, #0]
 8013e8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013e8c:	79fb      	ldrb	r3, [r7, #7]
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	d105      	bne.n	8013e9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013e92:	683a      	ldr	r2, [r7, #0]
 8013e94:	4907      	ldr	r1, [pc, #28]	@ (8013eb4 <USBD_FS_ProductStrDescriptor+0x34>)
 8013e96:	4808      	ldr	r0, [pc, #32]	@ (8013eb8 <USBD_FS_ProductStrDescriptor+0x38>)
 8013e98:	f7ff fdea 	bl	8013a70 <USBD_GetString>
 8013e9c:	e004      	b.n	8013ea8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013e9e:	683a      	ldr	r2, [r7, #0]
 8013ea0:	4904      	ldr	r1, [pc, #16]	@ (8013eb4 <USBD_FS_ProductStrDescriptor+0x34>)
 8013ea2:	4805      	ldr	r0, [pc, #20]	@ (8013eb8 <USBD_FS_ProductStrDescriptor+0x38>)
 8013ea4:	f7ff fde4 	bl	8013a70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013ea8:	4b02      	ldr	r3, [pc, #8]	@ (8013eb4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013eaa:	4618      	mov	r0, r3
 8013eac:	3708      	adds	r7, #8
 8013eae:	46bd      	mov	sp, r7
 8013eb0:	bd80      	pop	{r7, pc}
 8013eb2:	bf00      	nop
 8013eb4:	240025f8 	.word	0x240025f8
 8013eb8:	08015bc4 	.word	0x08015bc4

08013ebc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b082      	sub	sp, #8
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	4603      	mov	r3, r0
 8013ec4:	6039      	str	r1, [r7, #0]
 8013ec6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013ec8:	683a      	ldr	r2, [r7, #0]
 8013eca:	4904      	ldr	r1, [pc, #16]	@ (8013edc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013ecc:	4804      	ldr	r0, [pc, #16]	@ (8013ee0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013ece:	f7ff fdcf 	bl	8013a70 <USBD_GetString>
  return USBD_StrDesc;
 8013ed2:	4b02      	ldr	r3, [pc, #8]	@ (8013edc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013ed4:	4618      	mov	r0, r3
 8013ed6:	3708      	adds	r7, #8
 8013ed8:	46bd      	mov	sp, r7
 8013eda:	bd80      	pop	{r7, pc}
 8013edc:	240025f8 	.word	0x240025f8
 8013ee0:	08015bdc 	.word	0x08015bdc

08013ee4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b082      	sub	sp, #8
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	4603      	mov	r3, r0
 8013eec:	6039      	str	r1, [r7, #0]
 8013eee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013ef0:	683b      	ldr	r3, [r7, #0]
 8013ef2:	221a      	movs	r2, #26
 8013ef4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013ef6:	f000 f843 	bl	8013f80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013efa:	4b02      	ldr	r3, [pc, #8]	@ (8013f04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013efc:	4618      	mov	r0, r3
 8013efe:	3708      	adds	r7, #8
 8013f00:	46bd      	mov	sp, r7
 8013f02:	bd80      	pop	{r7, pc}
 8013f04:	24000128 	.word	0x24000128

08013f08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	b082      	sub	sp, #8
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	4603      	mov	r3, r0
 8013f10:	6039      	str	r1, [r7, #0]
 8013f12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013f14:	79fb      	ldrb	r3, [r7, #7]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d105      	bne.n	8013f26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013f1a:	683a      	ldr	r2, [r7, #0]
 8013f1c:	4907      	ldr	r1, [pc, #28]	@ (8013f3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8013f1e:	4808      	ldr	r0, [pc, #32]	@ (8013f40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013f20:	f7ff fda6 	bl	8013a70 <USBD_GetString>
 8013f24:	e004      	b.n	8013f30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013f26:	683a      	ldr	r2, [r7, #0]
 8013f28:	4904      	ldr	r1, [pc, #16]	@ (8013f3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8013f2a:	4805      	ldr	r0, [pc, #20]	@ (8013f40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013f2c:	f7ff fda0 	bl	8013a70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013f30:	4b02      	ldr	r3, [pc, #8]	@ (8013f3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8013f32:	4618      	mov	r0, r3
 8013f34:	3708      	adds	r7, #8
 8013f36:	46bd      	mov	sp, r7
 8013f38:	bd80      	pop	{r7, pc}
 8013f3a:	bf00      	nop
 8013f3c:	240025f8 	.word	0x240025f8
 8013f40:	08015bf0 	.word	0x08015bf0

08013f44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b082      	sub	sp, #8
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	6039      	str	r1, [r7, #0]
 8013f4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013f50:	79fb      	ldrb	r3, [r7, #7]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d105      	bne.n	8013f62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013f56:	683a      	ldr	r2, [r7, #0]
 8013f58:	4907      	ldr	r1, [pc, #28]	@ (8013f78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013f5a:	4808      	ldr	r0, [pc, #32]	@ (8013f7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013f5c:	f7ff fd88 	bl	8013a70 <USBD_GetString>
 8013f60:	e004      	b.n	8013f6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013f62:	683a      	ldr	r2, [r7, #0]
 8013f64:	4904      	ldr	r1, [pc, #16]	@ (8013f78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013f66:	4805      	ldr	r0, [pc, #20]	@ (8013f7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013f68:	f7ff fd82 	bl	8013a70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013f6c:	4b02      	ldr	r3, [pc, #8]	@ (8013f78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013f6e:	4618      	mov	r0, r3
 8013f70:	3708      	adds	r7, #8
 8013f72:	46bd      	mov	sp, r7
 8013f74:	bd80      	pop	{r7, pc}
 8013f76:	bf00      	nop
 8013f78:	240025f8 	.word	0x240025f8
 8013f7c:	08015bfc 	.word	0x08015bfc

08013f80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013f80:	b580      	push	{r7, lr}
 8013f82:	b084      	sub	sp, #16
 8013f84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013f86:	4b0f      	ldr	r3, [pc, #60]	@ (8013fc4 <Get_SerialNum+0x44>)
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8013fc8 <Get_SerialNum+0x48>)
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013f92:	4b0e      	ldr	r3, [pc, #56]	@ (8013fcc <Get_SerialNum+0x4c>)
 8013f94:	681b      	ldr	r3, [r3, #0]
 8013f96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013f98:	68fa      	ldr	r2, [r7, #12]
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	4413      	add	r3, r2
 8013f9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d009      	beq.n	8013fba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013fa6:	2208      	movs	r2, #8
 8013fa8:	4909      	ldr	r1, [pc, #36]	@ (8013fd0 <Get_SerialNum+0x50>)
 8013faa:	68f8      	ldr	r0, [r7, #12]
 8013fac:	f000 f814 	bl	8013fd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013fb0:	2204      	movs	r2, #4
 8013fb2:	4908      	ldr	r1, [pc, #32]	@ (8013fd4 <Get_SerialNum+0x54>)
 8013fb4:	68b8      	ldr	r0, [r7, #8]
 8013fb6:	f000 f80f 	bl	8013fd8 <IntToUnicode>
  }
}
 8013fba:	bf00      	nop
 8013fbc:	3710      	adds	r7, #16
 8013fbe:	46bd      	mov	sp, r7
 8013fc0:	bd80      	pop	{r7, pc}
 8013fc2:	bf00      	nop
 8013fc4:	1ff1e800 	.word	0x1ff1e800
 8013fc8:	1ff1e804 	.word	0x1ff1e804
 8013fcc:	1ff1e808 	.word	0x1ff1e808
 8013fd0:	2400012a 	.word	0x2400012a
 8013fd4:	2400013a 	.word	0x2400013a

08013fd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013fd8:	b480      	push	{r7}
 8013fda:	b087      	sub	sp, #28
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	60f8      	str	r0, [r7, #12]
 8013fe0:	60b9      	str	r1, [r7, #8]
 8013fe2:	4613      	mov	r3, r2
 8013fe4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013fea:	2300      	movs	r3, #0
 8013fec:	75fb      	strb	r3, [r7, #23]
 8013fee:	e027      	b.n	8014040 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	0f1b      	lsrs	r3, r3, #28
 8013ff4:	2b09      	cmp	r3, #9
 8013ff6:	d80b      	bhi.n	8014010 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	0f1b      	lsrs	r3, r3, #28
 8013ffc:	b2da      	uxtb	r2, r3
 8013ffe:	7dfb      	ldrb	r3, [r7, #23]
 8014000:	005b      	lsls	r3, r3, #1
 8014002:	4619      	mov	r1, r3
 8014004:	68bb      	ldr	r3, [r7, #8]
 8014006:	440b      	add	r3, r1
 8014008:	3230      	adds	r2, #48	@ 0x30
 801400a:	b2d2      	uxtb	r2, r2
 801400c:	701a      	strb	r2, [r3, #0]
 801400e:	e00a      	b.n	8014026 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	0f1b      	lsrs	r3, r3, #28
 8014014:	b2da      	uxtb	r2, r3
 8014016:	7dfb      	ldrb	r3, [r7, #23]
 8014018:	005b      	lsls	r3, r3, #1
 801401a:	4619      	mov	r1, r3
 801401c:	68bb      	ldr	r3, [r7, #8]
 801401e:	440b      	add	r3, r1
 8014020:	3237      	adds	r2, #55	@ 0x37
 8014022:	b2d2      	uxtb	r2, r2
 8014024:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	011b      	lsls	r3, r3, #4
 801402a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801402c:	7dfb      	ldrb	r3, [r7, #23]
 801402e:	005b      	lsls	r3, r3, #1
 8014030:	3301      	adds	r3, #1
 8014032:	68ba      	ldr	r2, [r7, #8]
 8014034:	4413      	add	r3, r2
 8014036:	2200      	movs	r2, #0
 8014038:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801403a:	7dfb      	ldrb	r3, [r7, #23]
 801403c:	3301      	adds	r3, #1
 801403e:	75fb      	strb	r3, [r7, #23]
 8014040:	7dfa      	ldrb	r2, [r7, #23]
 8014042:	79fb      	ldrb	r3, [r7, #7]
 8014044:	429a      	cmp	r2, r3
 8014046:	d3d3      	bcc.n	8013ff0 <IntToUnicode+0x18>
  }
}
 8014048:	bf00      	nop
 801404a:	bf00      	nop
 801404c:	371c      	adds	r7, #28
 801404e:	46bd      	mov	sp, r7
 8014050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014054:	4770      	bx	lr
	...

08014058 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014058:	b580      	push	{r7, lr}
 801405a:	b0ba      	sub	sp, #232	@ 0xe8
 801405c:	af00      	add	r7, sp, #0
 801405e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014060:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8014064:	2200      	movs	r2, #0
 8014066:	601a      	str	r2, [r3, #0]
 8014068:	605a      	str	r2, [r3, #4]
 801406a:	609a      	str	r2, [r3, #8]
 801406c:	60da      	str	r2, [r3, #12]
 801406e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8014070:	f107 0310 	add.w	r3, r7, #16
 8014074:	22c0      	movs	r2, #192	@ 0xc0
 8014076:	2100      	movs	r1, #0
 8014078:	4618      	mov	r0, r3
 801407a:	f000 fc55 	bl	8014928 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	4a34      	ldr	r2, [pc, #208]	@ (8014154 <HAL_PCD_MspInit+0xfc>)
 8014084:	4293      	cmp	r3, r2
 8014086:	d161      	bne.n	801414c <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8014088:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801408c:	f04f 0300 	mov.w	r3, #0
 8014090:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8014094:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8014098:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801409c:	f107 0310 	add.w	r3, r7, #16
 80140a0:	4618      	mov	r0, r3
 80140a2:	f7f7 fa67 	bl	800b574 <HAL_RCCEx_PeriphCLKConfig>
 80140a6:	4603      	mov	r3, r0
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d001      	beq.n	80140b0 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80140ac:	f7ed fe4c 	bl	8001d48 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80140b0:	f7f6 fa6a 	bl	800a588 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80140b4:	4b28      	ldr	r3, [pc, #160]	@ (8014158 <HAL_PCD_MspInit+0x100>)
 80140b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80140ba:	4a27      	ldr	r2, [pc, #156]	@ (8014158 <HAL_PCD_MspInit+0x100>)
 80140bc:	f043 0301 	orr.w	r3, r3, #1
 80140c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80140c4:	4b24      	ldr	r3, [pc, #144]	@ (8014158 <HAL_PCD_MspInit+0x100>)
 80140c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80140ca:	f003 0301 	and.w	r3, r3, #1
 80140ce:	60fb      	str	r3, [r7, #12]
 80140d0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80140d2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80140d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80140da:	2302      	movs	r3, #2
 80140dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80140e0:	2300      	movs	r3, #0
 80140e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80140e6:	2302      	movs	r3, #2
 80140e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80140ec:	230a      	movs	r3, #10
 80140ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80140f2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80140f6:	4619      	mov	r1, r3
 80140f8:	4818      	ldr	r0, [pc, #96]	@ (801415c <HAL_PCD_MspInit+0x104>)
 80140fa:	f7f3 f881 	bl	8007200 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80140fe:	4b16      	ldr	r3, [pc, #88]	@ (8014158 <HAL_PCD_MspInit+0x100>)
 8014100:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8014104:	4a14      	ldr	r2, [pc, #80]	@ (8014158 <HAL_PCD_MspInit+0x100>)
 8014106:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801410a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801410e:	4b12      	ldr	r3, [pc, #72]	@ (8014158 <HAL_PCD_MspInit+0x100>)
 8014110:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8014114:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014118:	60bb      	str	r3, [r7, #8]
 801411a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 801411c:	2200      	movs	r2, #0
 801411e:	2105      	movs	r1, #5
 8014120:	2062      	movs	r0, #98	@ 0x62
 8014122:	f7f0 f96a 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8014126:	2062      	movs	r0, #98	@ 0x62
 8014128:	f7f0 f981 	bl	800442e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 801412c:	2200      	movs	r2, #0
 801412e:	2105      	movs	r1, #5
 8014130:	2063      	movs	r0, #99	@ 0x63
 8014132:	f7f0 f962 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8014136:	2063      	movs	r0, #99	@ 0x63
 8014138:	f7f0 f979 	bl	800442e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801413c:	2200      	movs	r2, #0
 801413e:	2105      	movs	r1, #5
 8014140:	2065      	movs	r0, #101	@ 0x65
 8014142:	f7f0 f95a 	bl	80043fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014146:	2065      	movs	r0, #101	@ 0x65
 8014148:	f7f0 f971 	bl	800442e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801414c:	bf00      	nop
 801414e:	37e8      	adds	r7, #232	@ 0xe8
 8014150:	46bd      	mov	sp, r7
 8014152:	bd80      	pop	{r7, pc}
 8014154:	40080000 	.word	0x40080000
 8014158:	58024400 	.word	0x58024400
 801415c:	58020000 	.word	0x58020000

08014160 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014160:	b580      	push	{r7, lr}
 8014162:	b082      	sub	sp, #8
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8014174:	4619      	mov	r1, r3
 8014176:	4610      	mov	r0, r2
 8014178:	f7fe faed 	bl	8012756 <USBD_LL_SetupStage>
}
 801417c:	bf00      	nop
 801417e:	3708      	adds	r7, #8
 8014180:	46bd      	mov	sp, r7
 8014182:	bd80      	pop	{r7, pc}

08014184 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014184:	b580      	push	{r7, lr}
 8014186:	b082      	sub	sp, #8
 8014188:	af00      	add	r7, sp, #0
 801418a:	6078      	str	r0, [r7, #4]
 801418c:	460b      	mov	r3, r1
 801418e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8014196:	78fa      	ldrb	r2, [r7, #3]
 8014198:	6879      	ldr	r1, [r7, #4]
 801419a:	4613      	mov	r3, r2
 801419c:	00db      	lsls	r3, r3, #3
 801419e:	4413      	add	r3, r2
 80141a0:	009b      	lsls	r3, r3, #2
 80141a2:	440b      	add	r3, r1
 80141a4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80141a8:	681a      	ldr	r2, [r3, #0]
 80141aa:	78fb      	ldrb	r3, [r7, #3]
 80141ac:	4619      	mov	r1, r3
 80141ae:	f7fe fb27 	bl	8012800 <USBD_LL_DataOutStage>
}
 80141b2:	bf00      	nop
 80141b4:	3708      	adds	r7, #8
 80141b6:	46bd      	mov	sp, r7
 80141b8:	bd80      	pop	{r7, pc}

080141ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80141ba:	b580      	push	{r7, lr}
 80141bc:	b082      	sub	sp, #8
 80141be:	af00      	add	r7, sp, #0
 80141c0:	6078      	str	r0, [r7, #4]
 80141c2:	460b      	mov	r3, r1
 80141c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80141cc:	78fa      	ldrb	r2, [r7, #3]
 80141ce:	6879      	ldr	r1, [r7, #4]
 80141d0:	4613      	mov	r3, r2
 80141d2:	00db      	lsls	r3, r3, #3
 80141d4:	4413      	add	r3, r2
 80141d6:	009b      	lsls	r3, r3, #2
 80141d8:	440b      	add	r3, r1
 80141da:	3320      	adds	r3, #32
 80141dc:	681a      	ldr	r2, [r3, #0]
 80141de:	78fb      	ldrb	r3, [r7, #3]
 80141e0:	4619      	mov	r1, r3
 80141e2:	f7fe fbc0 	bl	8012966 <USBD_LL_DataInStage>
}
 80141e6:	bf00      	nop
 80141e8:	3708      	adds	r7, #8
 80141ea:	46bd      	mov	sp, r7
 80141ec:	bd80      	pop	{r7, pc}

080141ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80141ee:	b580      	push	{r7, lr}
 80141f0:	b082      	sub	sp, #8
 80141f2:	af00      	add	r7, sp, #0
 80141f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80141fc:	4618      	mov	r0, r3
 80141fe:	f7fe fcfa 	bl	8012bf6 <USBD_LL_SOF>
}
 8014202:	bf00      	nop
 8014204:	3708      	adds	r7, #8
 8014206:	46bd      	mov	sp, r7
 8014208:	bd80      	pop	{r7, pc}

0801420a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801420a:	b580      	push	{r7, lr}
 801420c:	b084      	sub	sp, #16
 801420e:	af00      	add	r7, sp, #0
 8014210:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014212:	2301      	movs	r3, #1
 8014214:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	79db      	ldrb	r3, [r3, #7]
 801421a:	2b00      	cmp	r3, #0
 801421c:	d102      	bne.n	8014224 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801421e:	2300      	movs	r3, #0
 8014220:	73fb      	strb	r3, [r7, #15]
 8014222:	e008      	b.n	8014236 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	79db      	ldrb	r3, [r3, #7]
 8014228:	2b02      	cmp	r3, #2
 801422a:	d102      	bne.n	8014232 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801422c:	2301      	movs	r3, #1
 801422e:	73fb      	strb	r3, [r7, #15]
 8014230:	e001      	b.n	8014236 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8014232:	f7ed fd89 	bl	8001d48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801423c:	7bfa      	ldrb	r2, [r7, #15]
 801423e:	4611      	mov	r1, r2
 8014240:	4618      	mov	r0, r3
 8014242:	f7fe fc94 	bl	8012b6e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801424c:	4618      	mov	r0, r3
 801424e:	f7fe fc3c 	bl	8012aca <USBD_LL_Reset>
}
 8014252:	bf00      	nop
 8014254:	3710      	adds	r7, #16
 8014256:	46bd      	mov	sp, r7
 8014258:	bd80      	pop	{r7, pc}
	...

0801425c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801425c:	b580      	push	{r7, lr}
 801425e:	b082      	sub	sp, #8
 8014260:	af00      	add	r7, sp, #0
 8014262:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801426a:	4618      	mov	r0, r3
 801426c:	f7fe fc8f 	bl	8012b8e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014278:	681b      	ldr	r3, [r3, #0]
 801427a:	687a      	ldr	r2, [r7, #4]
 801427c:	6812      	ldr	r2, [r2, #0]
 801427e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014282:	f043 0301 	orr.w	r3, r3, #1
 8014286:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	7adb      	ldrb	r3, [r3, #11]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d005      	beq.n	801429c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014290:	4b04      	ldr	r3, [pc, #16]	@ (80142a4 <HAL_PCD_SuspendCallback+0x48>)
 8014292:	691b      	ldr	r3, [r3, #16]
 8014294:	4a03      	ldr	r2, [pc, #12]	@ (80142a4 <HAL_PCD_SuspendCallback+0x48>)
 8014296:	f043 0306 	orr.w	r3, r3, #6
 801429a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801429c:	bf00      	nop
 801429e:	3708      	adds	r7, #8
 80142a0:	46bd      	mov	sp, r7
 80142a2:	bd80      	pop	{r7, pc}
 80142a4:	e000ed00 	.word	0xe000ed00

080142a8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b082      	sub	sp, #8
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80142b6:	4618      	mov	r0, r3
 80142b8:	f7fe fc85 	bl	8012bc6 <USBD_LL_Resume>
}
 80142bc:	bf00      	nop
 80142be:	3708      	adds	r7, #8
 80142c0:	46bd      	mov	sp, r7
 80142c2:	bd80      	pop	{r7, pc}

080142c4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142c4:	b580      	push	{r7, lr}
 80142c6:	b082      	sub	sp, #8
 80142c8:	af00      	add	r7, sp, #0
 80142ca:	6078      	str	r0, [r7, #4]
 80142cc:	460b      	mov	r3, r1
 80142ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80142d6:	78fa      	ldrb	r2, [r7, #3]
 80142d8:	4611      	mov	r1, r2
 80142da:	4618      	mov	r0, r3
 80142dc:	f7fe fcdd 	bl	8012c9a <USBD_LL_IsoOUTIncomplete>
}
 80142e0:	bf00      	nop
 80142e2:	3708      	adds	r7, #8
 80142e4:	46bd      	mov	sp, r7
 80142e6:	bd80      	pop	{r7, pc}

080142e8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142e8:	b580      	push	{r7, lr}
 80142ea:	b082      	sub	sp, #8
 80142ec:	af00      	add	r7, sp, #0
 80142ee:	6078      	str	r0, [r7, #4]
 80142f0:	460b      	mov	r3, r1
 80142f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80142fa:	78fa      	ldrb	r2, [r7, #3]
 80142fc:	4611      	mov	r1, r2
 80142fe:	4618      	mov	r0, r3
 8014300:	f7fe fc99 	bl	8012c36 <USBD_LL_IsoINIncomplete>
}
 8014304:	bf00      	nop
 8014306:	3708      	adds	r7, #8
 8014308:	46bd      	mov	sp, r7
 801430a:	bd80      	pop	{r7, pc}

0801430c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801430c:	b580      	push	{r7, lr}
 801430e:	b082      	sub	sp, #8
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801431a:	4618      	mov	r0, r3
 801431c:	f7fe fcef 	bl	8012cfe <USBD_LL_DevConnected>
}
 8014320:	bf00      	nop
 8014322:	3708      	adds	r7, #8
 8014324:	46bd      	mov	sp, r7
 8014326:	bd80      	pop	{r7, pc}

08014328 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014328:	b580      	push	{r7, lr}
 801432a:	b082      	sub	sp, #8
 801432c:	af00      	add	r7, sp, #0
 801432e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8014336:	4618      	mov	r0, r3
 8014338:	f7fe fcec 	bl	8012d14 <USBD_LL_DevDisconnected>
}
 801433c:	bf00      	nop
 801433e:	3708      	adds	r7, #8
 8014340:	46bd      	mov	sp, r7
 8014342:	bd80      	pop	{r7, pc}

08014344 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014344:	b580      	push	{r7, lr}
 8014346:	b082      	sub	sp, #8
 8014348:	af00      	add	r7, sp, #0
 801434a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	781b      	ldrb	r3, [r3, #0]
 8014350:	2b00      	cmp	r3, #0
 8014352:	d13e      	bne.n	80143d2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014354:	4a21      	ldr	r2, [pc, #132]	@ (80143dc <USBD_LL_Init+0x98>)
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	4a1f      	ldr	r2, [pc, #124]	@ (80143dc <USBD_LL_Init+0x98>)
 8014360:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014364:	4b1d      	ldr	r3, [pc, #116]	@ (80143dc <USBD_LL_Init+0x98>)
 8014366:	4a1e      	ldr	r2, [pc, #120]	@ (80143e0 <USBD_LL_Init+0x9c>)
 8014368:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801436a:	4b1c      	ldr	r3, [pc, #112]	@ (80143dc <USBD_LL_Init+0x98>)
 801436c:	2209      	movs	r2, #9
 801436e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014370:	4b1a      	ldr	r3, [pc, #104]	@ (80143dc <USBD_LL_Init+0x98>)
 8014372:	2202      	movs	r2, #2
 8014374:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8014376:	4b19      	ldr	r3, [pc, #100]	@ (80143dc <USBD_LL_Init+0x98>)
 8014378:	2200      	movs	r2, #0
 801437a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801437c:	4b17      	ldr	r3, [pc, #92]	@ (80143dc <USBD_LL_Init+0x98>)
 801437e:	2202      	movs	r2, #2
 8014380:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014382:	4b16      	ldr	r3, [pc, #88]	@ (80143dc <USBD_LL_Init+0x98>)
 8014384:	2200      	movs	r2, #0
 8014386:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014388:	4b14      	ldr	r3, [pc, #80]	@ (80143dc <USBD_LL_Init+0x98>)
 801438a:	2200      	movs	r2, #0
 801438c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801438e:	4b13      	ldr	r3, [pc, #76]	@ (80143dc <USBD_LL_Init+0x98>)
 8014390:	2200      	movs	r2, #0
 8014392:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8014394:	4b11      	ldr	r3, [pc, #68]	@ (80143dc <USBD_LL_Init+0x98>)
 8014396:	2200      	movs	r2, #0
 8014398:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801439a:	4b10      	ldr	r3, [pc, #64]	@ (80143dc <USBD_LL_Init+0x98>)
 801439c:	2200      	movs	r2, #0
 801439e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80143a0:	4b0e      	ldr	r3, [pc, #56]	@ (80143dc <USBD_LL_Init+0x98>)
 80143a2:	2200      	movs	r2, #0
 80143a4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80143a6:	480d      	ldr	r0, [pc, #52]	@ (80143dc <USBD_LL_Init+0x98>)
 80143a8:	f7f4 fe13 	bl	8008fd2 <HAL_PCD_Init>
 80143ac:	4603      	mov	r3, r0
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d001      	beq.n	80143b6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80143b2:	f7ed fcc9 	bl	8001d48 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80143b6:	2180      	movs	r1, #128	@ 0x80
 80143b8:	4808      	ldr	r0, [pc, #32]	@ (80143dc <USBD_LL_Init+0x98>)
 80143ba:	f7f6 f86a 	bl	800a492 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80143be:	2240      	movs	r2, #64	@ 0x40
 80143c0:	2100      	movs	r1, #0
 80143c2:	4806      	ldr	r0, [pc, #24]	@ (80143dc <USBD_LL_Init+0x98>)
 80143c4:	f7f6 f81e 	bl	800a404 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80143c8:	2280      	movs	r2, #128	@ 0x80
 80143ca:	2101      	movs	r1, #1
 80143cc:	4803      	ldr	r0, [pc, #12]	@ (80143dc <USBD_LL_Init+0x98>)
 80143ce:	f7f6 f819 	bl	800a404 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80143d2:	2300      	movs	r3, #0
}
 80143d4:	4618      	mov	r0, r3
 80143d6:	3708      	adds	r7, #8
 80143d8:	46bd      	mov	sp, r7
 80143da:	bd80      	pop	{r7, pc}
 80143dc:	240027f8 	.word	0x240027f8
 80143e0:	40080000 	.word	0x40080000

080143e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b084      	sub	sp, #16
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80143ec:	2300      	movs	r3, #0
 80143ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80143f0:	2300      	movs	r3, #0
 80143f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80143fa:	4618      	mov	r0, r3
 80143fc:	f7f4 fef5 	bl	80091ea <HAL_PCD_Start>
 8014400:	4603      	mov	r3, r0
 8014402:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014404:	7bfb      	ldrb	r3, [r7, #15]
 8014406:	4618      	mov	r0, r3
 8014408:	f000 f942 	bl	8014690 <USBD_Get_USB_Status>
 801440c:	4603      	mov	r3, r0
 801440e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014410:	7bbb      	ldrb	r3, [r7, #14]
}
 8014412:	4618      	mov	r0, r3
 8014414:	3710      	adds	r7, #16
 8014416:	46bd      	mov	sp, r7
 8014418:	bd80      	pop	{r7, pc}

0801441a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801441a:	b580      	push	{r7, lr}
 801441c:	b084      	sub	sp, #16
 801441e:	af00      	add	r7, sp, #0
 8014420:	6078      	str	r0, [r7, #4]
 8014422:	4608      	mov	r0, r1
 8014424:	4611      	mov	r1, r2
 8014426:	461a      	mov	r2, r3
 8014428:	4603      	mov	r3, r0
 801442a:	70fb      	strb	r3, [r7, #3]
 801442c:	460b      	mov	r3, r1
 801442e:	70bb      	strb	r3, [r7, #2]
 8014430:	4613      	mov	r3, r2
 8014432:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014434:	2300      	movs	r3, #0
 8014436:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014438:	2300      	movs	r3, #0
 801443a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014442:	78bb      	ldrb	r3, [r7, #2]
 8014444:	883a      	ldrh	r2, [r7, #0]
 8014446:	78f9      	ldrb	r1, [r7, #3]
 8014448:	f7f5 fbf6 	bl	8009c38 <HAL_PCD_EP_Open>
 801444c:	4603      	mov	r3, r0
 801444e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014450:	7bfb      	ldrb	r3, [r7, #15]
 8014452:	4618      	mov	r0, r3
 8014454:	f000 f91c 	bl	8014690 <USBD_Get_USB_Status>
 8014458:	4603      	mov	r3, r0
 801445a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801445c:	7bbb      	ldrb	r3, [r7, #14]
}
 801445e:	4618      	mov	r0, r3
 8014460:	3710      	adds	r7, #16
 8014462:	46bd      	mov	sp, r7
 8014464:	bd80      	pop	{r7, pc}

08014466 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014466:	b580      	push	{r7, lr}
 8014468:	b084      	sub	sp, #16
 801446a:	af00      	add	r7, sp, #0
 801446c:	6078      	str	r0, [r7, #4]
 801446e:	460b      	mov	r3, r1
 8014470:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014472:	2300      	movs	r3, #0
 8014474:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014476:	2300      	movs	r3, #0
 8014478:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014480:	78fa      	ldrb	r2, [r7, #3]
 8014482:	4611      	mov	r1, r2
 8014484:	4618      	mov	r0, r3
 8014486:	f7f5 fc41 	bl	8009d0c <HAL_PCD_EP_Close>
 801448a:	4603      	mov	r3, r0
 801448c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801448e:	7bfb      	ldrb	r3, [r7, #15]
 8014490:	4618      	mov	r0, r3
 8014492:	f000 f8fd 	bl	8014690 <USBD_Get_USB_Status>
 8014496:	4603      	mov	r3, r0
 8014498:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801449a:	7bbb      	ldrb	r3, [r7, #14]
}
 801449c:	4618      	mov	r0, r3
 801449e:	3710      	adds	r7, #16
 80144a0:	46bd      	mov	sp, r7
 80144a2:	bd80      	pop	{r7, pc}

080144a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80144a4:	b580      	push	{r7, lr}
 80144a6:	b084      	sub	sp, #16
 80144a8:	af00      	add	r7, sp, #0
 80144aa:	6078      	str	r0, [r7, #4]
 80144ac:	460b      	mov	r3, r1
 80144ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80144b0:	2300      	movs	r3, #0
 80144b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80144b4:	2300      	movs	r3, #0
 80144b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80144be:	78fa      	ldrb	r2, [r7, #3]
 80144c0:	4611      	mov	r1, r2
 80144c2:	4618      	mov	r0, r3
 80144c4:	f7f5 fcf9 	bl	8009eba <HAL_PCD_EP_SetStall>
 80144c8:	4603      	mov	r3, r0
 80144ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80144cc:	7bfb      	ldrb	r3, [r7, #15]
 80144ce:	4618      	mov	r0, r3
 80144d0:	f000 f8de 	bl	8014690 <USBD_Get_USB_Status>
 80144d4:	4603      	mov	r3, r0
 80144d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80144d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80144da:	4618      	mov	r0, r3
 80144dc:	3710      	adds	r7, #16
 80144de:	46bd      	mov	sp, r7
 80144e0:	bd80      	pop	{r7, pc}

080144e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80144e2:	b580      	push	{r7, lr}
 80144e4:	b084      	sub	sp, #16
 80144e6:	af00      	add	r7, sp, #0
 80144e8:	6078      	str	r0, [r7, #4]
 80144ea:	460b      	mov	r3, r1
 80144ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80144ee:	2300      	movs	r3, #0
 80144f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80144f2:	2300      	movs	r3, #0
 80144f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80144fc:	78fa      	ldrb	r2, [r7, #3]
 80144fe:	4611      	mov	r1, r2
 8014500:	4618      	mov	r0, r3
 8014502:	f7f5 fd3d 	bl	8009f80 <HAL_PCD_EP_ClrStall>
 8014506:	4603      	mov	r3, r0
 8014508:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801450a:	7bfb      	ldrb	r3, [r7, #15]
 801450c:	4618      	mov	r0, r3
 801450e:	f000 f8bf 	bl	8014690 <USBD_Get_USB_Status>
 8014512:	4603      	mov	r3, r0
 8014514:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014516:	7bbb      	ldrb	r3, [r7, #14]
}
 8014518:	4618      	mov	r0, r3
 801451a:	3710      	adds	r7, #16
 801451c:	46bd      	mov	sp, r7
 801451e:	bd80      	pop	{r7, pc}

08014520 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014520:	b480      	push	{r7}
 8014522:	b085      	sub	sp, #20
 8014524:	af00      	add	r7, sp, #0
 8014526:	6078      	str	r0, [r7, #4]
 8014528:	460b      	mov	r3, r1
 801452a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014532:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014534:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014538:	2b00      	cmp	r3, #0
 801453a:	da0b      	bge.n	8014554 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801453c:	78fb      	ldrb	r3, [r7, #3]
 801453e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014542:	68f9      	ldr	r1, [r7, #12]
 8014544:	4613      	mov	r3, r2
 8014546:	00db      	lsls	r3, r3, #3
 8014548:	4413      	add	r3, r2
 801454a:	009b      	lsls	r3, r3, #2
 801454c:	440b      	add	r3, r1
 801454e:	3316      	adds	r3, #22
 8014550:	781b      	ldrb	r3, [r3, #0]
 8014552:	e00b      	b.n	801456c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014554:	78fb      	ldrb	r3, [r7, #3]
 8014556:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801455a:	68f9      	ldr	r1, [r7, #12]
 801455c:	4613      	mov	r3, r2
 801455e:	00db      	lsls	r3, r3, #3
 8014560:	4413      	add	r3, r2
 8014562:	009b      	lsls	r3, r3, #2
 8014564:	440b      	add	r3, r1
 8014566:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801456a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801456c:	4618      	mov	r0, r3
 801456e:	3714      	adds	r7, #20
 8014570:	46bd      	mov	sp, r7
 8014572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014576:	4770      	bx	lr

08014578 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014578:	b580      	push	{r7, lr}
 801457a:	b084      	sub	sp, #16
 801457c:	af00      	add	r7, sp, #0
 801457e:	6078      	str	r0, [r7, #4]
 8014580:	460b      	mov	r3, r1
 8014582:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014584:	2300      	movs	r3, #0
 8014586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014588:	2300      	movs	r3, #0
 801458a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014592:	78fa      	ldrb	r2, [r7, #3]
 8014594:	4611      	mov	r1, r2
 8014596:	4618      	mov	r0, r3
 8014598:	f7f5 fb2a 	bl	8009bf0 <HAL_PCD_SetAddress>
 801459c:	4603      	mov	r3, r0
 801459e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80145a0:	7bfb      	ldrb	r3, [r7, #15]
 80145a2:	4618      	mov	r0, r3
 80145a4:	f000 f874 	bl	8014690 <USBD_Get_USB_Status>
 80145a8:	4603      	mov	r3, r0
 80145aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80145ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80145ae:	4618      	mov	r0, r3
 80145b0:	3710      	adds	r7, #16
 80145b2:	46bd      	mov	sp, r7
 80145b4:	bd80      	pop	{r7, pc}

080145b6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80145b6:	b580      	push	{r7, lr}
 80145b8:	b086      	sub	sp, #24
 80145ba:	af00      	add	r7, sp, #0
 80145bc:	60f8      	str	r0, [r7, #12]
 80145be:	607a      	str	r2, [r7, #4]
 80145c0:	603b      	str	r3, [r7, #0]
 80145c2:	460b      	mov	r3, r1
 80145c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80145c6:	2300      	movs	r3, #0
 80145c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80145ca:	2300      	movs	r3, #0
 80145cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80145ce:	68fb      	ldr	r3, [r7, #12]
 80145d0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80145d4:	7af9      	ldrb	r1, [r7, #11]
 80145d6:	683b      	ldr	r3, [r7, #0]
 80145d8:	687a      	ldr	r2, [r7, #4]
 80145da:	f7f5 fc34 	bl	8009e46 <HAL_PCD_EP_Transmit>
 80145de:	4603      	mov	r3, r0
 80145e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80145e2:	7dfb      	ldrb	r3, [r7, #23]
 80145e4:	4618      	mov	r0, r3
 80145e6:	f000 f853 	bl	8014690 <USBD_Get_USB_Status>
 80145ea:	4603      	mov	r3, r0
 80145ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80145ee:	7dbb      	ldrb	r3, [r7, #22]
}
 80145f0:	4618      	mov	r0, r3
 80145f2:	3718      	adds	r7, #24
 80145f4:	46bd      	mov	sp, r7
 80145f6:	bd80      	pop	{r7, pc}

080145f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b086      	sub	sp, #24
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	60f8      	str	r0, [r7, #12]
 8014600:	607a      	str	r2, [r7, #4]
 8014602:	603b      	str	r3, [r7, #0]
 8014604:	460b      	mov	r3, r1
 8014606:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014608:	2300      	movs	r3, #0
 801460a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801460c:	2300      	movs	r3, #0
 801460e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014616:	7af9      	ldrb	r1, [r7, #11]
 8014618:	683b      	ldr	r3, [r7, #0]
 801461a:	687a      	ldr	r2, [r7, #4]
 801461c:	f7f5 fbc0 	bl	8009da0 <HAL_PCD_EP_Receive>
 8014620:	4603      	mov	r3, r0
 8014622:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014624:	7dfb      	ldrb	r3, [r7, #23]
 8014626:	4618      	mov	r0, r3
 8014628:	f000 f832 	bl	8014690 <USBD_Get_USB_Status>
 801462c:	4603      	mov	r3, r0
 801462e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014630:	7dbb      	ldrb	r3, [r7, #22]
}
 8014632:	4618      	mov	r0, r3
 8014634:	3718      	adds	r7, #24
 8014636:	46bd      	mov	sp, r7
 8014638:	bd80      	pop	{r7, pc}

0801463a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801463a:	b580      	push	{r7, lr}
 801463c:	b082      	sub	sp, #8
 801463e:	af00      	add	r7, sp, #0
 8014640:	6078      	str	r0, [r7, #4]
 8014642:	460b      	mov	r3, r1
 8014644:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801464c:	78fa      	ldrb	r2, [r7, #3]
 801464e:	4611      	mov	r1, r2
 8014650:	4618      	mov	r0, r3
 8014652:	f7f5 fbe0 	bl	8009e16 <HAL_PCD_EP_GetRxCount>
 8014656:	4603      	mov	r3, r0
}
 8014658:	4618      	mov	r0, r3
 801465a:	3708      	adds	r7, #8
 801465c:	46bd      	mov	sp, r7
 801465e:	bd80      	pop	{r7, pc}

08014660 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014660:	b480      	push	{r7}
 8014662:	b083      	sub	sp, #12
 8014664:	af00      	add	r7, sp, #0
 8014666:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014668:	4b03      	ldr	r3, [pc, #12]	@ (8014678 <USBD_static_malloc+0x18>)
}
 801466a:	4618      	mov	r0, r3
 801466c:	370c      	adds	r7, #12
 801466e:	46bd      	mov	sp, r7
 8014670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014674:	4770      	bx	lr
 8014676:	bf00      	nop
 8014678:	24002cdc 	.word	0x24002cdc

0801467c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801467c:	b480      	push	{r7}
 801467e:	b083      	sub	sp, #12
 8014680:	af00      	add	r7, sp, #0
 8014682:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8014684:	bf00      	nop
 8014686:	370c      	adds	r7, #12
 8014688:	46bd      	mov	sp, r7
 801468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801468e:	4770      	bx	lr

08014690 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014690:	b480      	push	{r7}
 8014692:	b085      	sub	sp, #20
 8014694:	af00      	add	r7, sp, #0
 8014696:	4603      	mov	r3, r0
 8014698:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801469a:	2300      	movs	r3, #0
 801469c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801469e:	79fb      	ldrb	r3, [r7, #7]
 80146a0:	2b03      	cmp	r3, #3
 80146a2:	d817      	bhi.n	80146d4 <USBD_Get_USB_Status+0x44>
 80146a4:	a201      	add	r2, pc, #4	@ (adr r2, 80146ac <USBD_Get_USB_Status+0x1c>)
 80146a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146aa:	bf00      	nop
 80146ac:	080146bd 	.word	0x080146bd
 80146b0:	080146c3 	.word	0x080146c3
 80146b4:	080146c9 	.word	0x080146c9
 80146b8:	080146cf 	.word	0x080146cf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80146bc:	2300      	movs	r3, #0
 80146be:	73fb      	strb	r3, [r7, #15]
    break;
 80146c0:	e00b      	b.n	80146da <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80146c2:	2303      	movs	r3, #3
 80146c4:	73fb      	strb	r3, [r7, #15]
    break;
 80146c6:	e008      	b.n	80146da <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80146c8:	2301      	movs	r3, #1
 80146ca:	73fb      	strb	r3, [r7, #15]
    break;
 80146cc:	e005      	b.n	80146da <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80146ce:	2303      	movs	r3, #3
 80146d0:	73fb      	strb	r3, [r7, #15]
    break;
 80146d2:	e002      	b.n	80146da <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80146d4:	2303      	movs	r3, #3
 80146d6:	73fb      	strb	r3, [r7, #15]
    break;
 80146d8:	bf00      	nop
  }
  return usb_status;
 80146da:	7bfb      	ldrb	r3, [r7, #15]
}
 80146dc:	4618      	mov	r0, r3
 80146de:	3714      	adds	r7, #20
 80146e0:	46bd      	mov	sp, r7
 80146e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e6:	4770      	bx	lr

080146e8 <atol>:
 80146e8:	220a      	movs	r2, #10
 80146ea:	2100      	movs	r1, #0
 80146ec:	f000 b87a 	b.w	80147e4 <strtol>

080146f0 <_strtol_l.isra.0>:
 80146f0:	2b24      	cmp	r3, #36	@ 0x24
 80146f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146f6:	4686      	mov	lr, r0
 80146f8:	4690      	mov	r8, r2
 80146fa:	d801      	bhi.n	8014700 <_strtol_l.isra.0+0x10>
 80146fc:	2b01      	cmp	r3, #1
 80146fe:	d106      	bne.n	801470e <_strtol_l.isra.0+0x1e>
 8014700:	f000 f93a 	bl	8014978 <__errno>
 8014704:	2316      	movs	r3, #22
 8014706:	6003      	str	r3, [r0, #0]
 8014708:	2000      	movs	r0, #0
 801470a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801470e:	4834      	ldr	r0, [pc, #208]	@ (80147e0 <_strtol_l.isra.0+0xf0>)
 8014710:	460d      	mov	r5, r1
 8014712:	462a      	mov	r2, r5
 8014714:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014718:	5d06      	ldrb	r6, [r0, r4]
 801471a:	f016 0608 	ands.w	r6, r6, #8
 801471e:	d1f8      	bne.n	8014712 <_strtol_l.isra.0+0x22>
 8014720:	2c2d      	cmp	r4, #45	@ 0x2d
 8014722:	d110      	bne.n	8014746 <_strtol_l.isra.0+0x56>
 8014724:	782c      	ldrb	r4, [r5, #0]
 8014726:	2601      	movs	r6, #1
 8014728:	1c95      	adds	r5, r2, #2
 801472a:	f033 0210 	bics.w	r2, r3, #16
 801472e:	d115      	bne.n	801475c <_strtol_l.isra.0+0x6c>
 8014730:	2c30      	cmp	r4, #48	@ 0x30
 8014732:	d10d      	bne.n	8014750 <_strtol_l.isra.0+0x60>
 8014734:	782a      	ldrb	r2, [r5, #0]
 8014736:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801473a:	2a58      	cmp	r2, #88	@ 0x58
 801473c:	d108      	bne.n	8014750 <_strtol_l.isra.0+0x60>
 801473e:	786c      	ldrb	r4, [r5, #1]
 8014740:	3502      	adds	r5, #2
 8014742:	2310      	movs	r3, #16
 8014744:	e00a      	b.n	801475c <_strtol_l.isra.0+0x6c>
 8014746:	2c2b      	cmp	r4, #43	@ 0x2b
 8014748:	bf04      	itt	eq
 801474a:	782c      	ldrbeq	r4, [r5, #0]
 801474c:	1c95      	addeq	r5, r2, #2
 801474e:	e7ec      	b.n	801472a <_strtol_l.isra.0+0x3a>
 8014750:	2b00      	cmp	r3, #0
 8014752:	d1f6      	bne.n	8014742 <_strtol_l.isra.0+0x52>
 8014754:	2c30      	cmp	r4, #48	@ 0x30
 8014756:	bf14      	ite	ne
 8014758:	230a      	movne	r3, #10
 801475a:	2308      	moveq	r3, #8
 801475c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014760:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014764:	2200      	movs	r2, #0
 8014766:	fbbc f9f3 	udiv	r9, ip, r3
 801476a:	4610      	mov	r0, r2
 801476c:	fb03 ca19 	mls	sl, r3, r9, ip
 8014770:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014774:	2f09      	cmp	r7, #9
 8014776:	d80f      	bhi.n	8014798 <_strtol_l.isra.0+0xa8>
 8014778:	463c      	mov	r4, r7
 801477a:	42a3      	cmp	r3, r4
 801477c:	dd1b      	ble.n	80147b6 <_strtol_l.isra.0+0xc6>
 801477e:	1c57      	adds	r7, r2, #1
 8014780:	d007      	beq.n	8014792 <_strtol_l.isra.0+0xa2>
 8014782:	4581      	cmp	r9, r0
 8014784:	d314      	bcc.n	80147b0 <_strtol_l.isra.0+0xc0>
 8014786:	d101      	bne.n	801478c <_strtol_l.isra.0+0x9c>
 8014788:	45a2      	cmp	sl, r4
 801478a:	db11      	blt.n	80147b0 <_strtol_l.isra.0+0xc0>
 801478c:	fb00 4003 	mla	r0, r0, r3, r4
 8014790:	2201      	movs	r2, #1
 8014792:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014796:	e7eb      	b.n	8014770 <_strtol_l.isra.0+0x80>
 8014798:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801479c:	2f19      	cmp	r7, #25
 801479e:	d801      	bhi.n	80147a4 <_strtol_l.isra.0+0xb4>
 80147a0:	3c37      	subs	r4, #55	@ 0x37
 80147a2:	e7ea      	b.n	801477a <_strtol_l.isra.0+0x8a>
 80147a4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80147a8:	2f19      	cmp	r7, #25
 80147aa:	d804      	bhi.n	80147b6 <_strtol_l.isra.0+0xc6>
 80147ac:	3c57      	subs	r4, #87	@ 0x57
 80147ae:	e7e4      	b.n	801477a <_strtol_l.isra.0+0x8a>
 80147b0:	f04f 32ff 	mov.w	r2, #4294967295
 80147b4:	e7ed      	b.n	8014792 <_strtol_l.isra.0+0xa2>
 80147b6:	1c53      	adds	r3, r2, #1
 80147b8:	d108      	bne.n	80147cc <_strtol_l.isra.0+0xdc>
 80147ba:	2322      	movs	r3, #34	@ 0x22
 80147bc:	f8ce 3000 	str.w	r3, [lr]
 80147c0:	4660      	mov	r0, ip
 80147c2:	f1b8 0f00 	cmp.w	r8, #0
 80147c6:	d0a0      	beq.n	801470a <_strtol_l.isra.0+0x1a>
 80147c8:	1e69      	subs	r1, r5, #1
 80147ca:	e006      	b.n	80147da <_strtol_l.isra.0+0xea>
 80147cc:	b106      	cbz	r6, 80147d0 <_strtol_l.isra.0+0xe0>
 80147ce:	4240      	negs	r0, r0
 80147d0:	f1b8 0f00 	cmp.w	r8, #0
 80147d4:	d099      	beq.n	801470a <_strtol_l.isra.0+0x1a>
 80147d6:	2a00      	cmp	r2, #0
 80147d8:	d1f6      	bne.n	80147c8 <_strtol_l.isra.0+0xd8>
 80147da:	f8c8 1000 	str.w	r1, [r8]
 80147de:	e794      	b.n	801470a <_strtol_l.isra.0+0x1a>
 80147e0:	08015f61 	.word	0x08015f61

080147e4 <strtol>:
 80147e4:	4613      	mov	r3, r2
 80147e6:	460a      	mov	r2, r1
 80147e8:	4601      	mov	r1, r0
 80147ea:	4802      	ldr	r0, [pc, #8]	@ (80147f4 <strtol+0x10>)
 80147ec:	6800      	ldr	r0, [r0, #0]
 80147ee:	f7ff bf7f 	b.w	80146f0 <_strtol_l.isra.0>
 80147f2:	bf00      	nop
 80147f4:	24000144 	.word	0x24000144

080147f8 <atoll>:
 80147f8:	220a      	movs	r2, #10
 80147fa:	2100      	movs	r1, #0
 80147fc:	f000 ba7c 	b.w	8014cf8 <strtoll>

08014800 <sniprintf>:
 8014800:	b40c      	push	{r2, r3}
 8014802:	b530      	push	{r4, r5, lr}
 8014804:	4b18      	ldr	r3, [pc, #96]	@ (8014868 <sniprintf+0x68>)
 8014806:	1e0c      	subs	r4, r1, #0
 8014808:	681d      	ldr	r5, [r3, #0]
 801480a:	b09d      	sub	sp, #116	@ 0x74
 801480c:	da08      	bge.n	8014820 <sniprintf+0x20>
 801480e:	238b      	movs	r3, #139	@ 0x8b
 8014810:	602b      	str	r3, [r5, #0]
 8014812:	f04f 30ff 	mov.w	r0, #4294967295
 8014816:	b01d      	add	sp, #116	@ 0x74
 8014818:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801481c:	b002      	add	sp, #8
 801481e:	4770      	bx	lr
 8014820:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014824:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014828:	f04f 0300 	mov.w	r3, #0
 801482c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801482e:	bf14      	ite	ne
 8014830:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014834:	4623      	moveq	r3, r4
 8014836:	9304      	str	r3, [sp, #16]
 8014838:	9307      	str	r3, [sp, #28]
 801483a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801483e:	9002      	str	r0, [sp, #8]
 8014840:	9006      	str	r0, [sp, #24]
 8014842:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014846:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014848:	ab21      	add	r3, sp, #132	@ 0x84
 801484a:	a902      	add	r1, sp, #8
 801484c:	4628      	mov	r0, r5
 801484e:	9301      	str	r3, [sp, #4]
 8014850:	f000 fab8 	bl	8014dc4 <_svfiprintf_r>
 8014854:	1c43      	adds	r3, r0, #1
 8014856:	bfbc      	itt	lt
 8014858:	238b      	movlt	r3, #139	@ 0x8b
 801485a:	602b      	strlt	r3, [r5, #0]
 801485c:	2c00      	cmp	r4, #0
 801485e:	d0da      	beq.n	8014816 <sniprintf+0x16>
 8014860:	9b02      	ldr	r3, [sp, #8]
 8014862:	2200      	movs	r2, #0
 8014864:	701a      	strb	r2, [r3, #0]
 8014866:	e7d6      	b.n	8014816 <sniprintf+0x16>
 8014868:	24000144 	.word	0x24000144

0801486c <siprintf>:
 801486c:	b40e      	push	{r1, r2, r3}
 801486e:	b510      	push	{r4, lr}
 8014870:	b09d      	sub	sp, #116	@ 0x74
 8014872:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014874:	9002      	str	r0, [sp, #8]
 8014876:	9006      	str	r0, [sp, #24]
 8014878:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801487c:	480a      	ldr	r0, [pc, #40]	@ (80148a8 <siprintf+0x3c>)
 801487e:	9107      	str	r1, [sp, #28]
 8014880:	9104      	str	r1, [sp, #16]
 8014882:	490a      	ldr	r1, [pc, #40]	@ (80148ac <siprintf+0x40>)
 8014884:	f853 2b04 	ldr.w	r2, [r3], #4
 8014888:	9105      	str	r1, [sp, #20]
 801488a:	2400      	movs	r4, #0
 801488c:	a902      	add	r1, sp, #8
 801488e:	6800      	ldr	r0, [r0, #0]
 8014890:	9301      	str	r3, [sp, #4]
 8014892:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014894:	f000 fa96 	bl	8014dc4 <_svfiprintf_r>
 8014898:	9b02      	ldr	r3, [sp, #8]
 801489a:	701c      	strb	r4, [r3, #0]
 801489c:	b01d      	add	sp, #116	@ 0x74
 801489e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80148a2:	b003      	add	sp, #12
 80148a4:	4770      	bx	lr
 80148a6:	bf00      	nop
 80148a8:	24000144 	.word	0x24000144
 80148ac:	ffff0208 	.word	0xffff0208

080148b0 <_vsniprintf_r>:
 80148b0:	b530      	push	{r4, r5, lr}
 80148b2:	4614      	mov	r4, r2
 80148b4:	2c00      	cmp	r4, #0
 80148b6:	b09b      	sub	sp, #108	@ 0x6c
 80148b8:	4605      	mov	r5, r0
 80148ba:	461a      	mov	r2, r3
 80148bc:	da05      	bge.n	80148ca <_vsniprintf_r+0x1a>
 80148be:	238b      	movs	r3, #139	@ 0x8b
 80148c0:	6003      	str	r3, [r0, #0]
 80148c2:	f04f 30ff 	mov.w	r0, #4294967295
 80148c6:	b01b      	add	sp, #108	@ 0x6c
 80148c8:	bd30      	pop	{r4, r5, pc}
 80148ca:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80148ce:	f8ad 300c 	strh.w	r3, [sp, #12]
 80148d2:	f04f 0300 	mov.w	r3, #0
 80148d6:	9319      	str	r3, [sp, #100]	@ 0x64
 80148d8:	bf14      	ite	ne
 80148da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80148de:	4623      	moveq	r3, r4
 80148e0:	9302      	str	r3, [sp, #8]
 80148e2:	9305      	str	r3, [sp, #20]
 80148e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80148e8:	9100      	str	r1, [sp, #0]
 80148ea:	9104      	str	r1, [sp, #16]
 80148ec:	f8ad 300e 	strh.w	r3, [sp, #14]
 80148f0:	4669      	mov	r1, sp
 80148f2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80148f4:	f000 fa66 	bl	8014dc4 <_svfiprintf_r>
 80148f8:	1c43      	adds	r3, r0, #1
 80148fa:	bfbc      	itt	lt
 80148fc:	238b      	movlt	r3, #139	@ 0x8b
 80148fe:	602b      	strlt	r3, [r5, #0]
 8014900:	2c00      	cmp	r4, #0
 8014902:	d0e0      	beq.n	80148c6 <_vsniprintf_r+0x16>
 8014904:	9b00      	ldr	r3, [sp, #0]
 8014906:	2200      	movs	r2, #0
 8014908:	701a      	strb	r2, [r3, #0]
 801490a:	e7dc      	b.n	80148c6 <_vsniprintf_r+0x16>

0801490c <vsniprintf>:
 801490c:	b507      	push	{r0, r1, r2, lr}
 801490e:	9300      	str	r3, [sp, #0]
 8014910:	4613      	mov	r3, r2
 8014912:	460a      	mov	r2, r1
 8014914:	4601      	mov	r1, r0
 8014916:	4803      	ldr	r0, [pc, #12]	@ (8014924 <vsniprintf+0x18>)
 8014918:	6800      	ldr	r0, [r0, #0]
 801491a:	f7ff ffc9 	bl	80148b0 <_vsniprintf_r>
 801491e:	b003      	add	sp, #12
 8014920:	f85d fb04 	ldr.w	pc, [sp], #4
 8014924:	24000144 	.word	0x24000144

08014928 <memset>:
 8014928:	4402      	add	r2, r0
 801492a:	4603      	mov	r3, r0
 801492c:	4293      	cmp	r3, r2
 801492e:	d100      	bne.n	8014932 <memset+0xa>
 8014930:	4770      	bx	lr
 8014932:	f803 1b01 	strb.w	r1, [r3], #1
 8014936:	e7f9      	b.n	801492c <memset+0x4>

08014938 <strchr>:
 8014938:	b2c9      	uxtb	r1, r1
 801493a:	4603      	mov	r3, r0
 801493c:	4618      	mov	r0, r3
 801493e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014942:	b112      	cbz	r2, 801494a <strchr+0x12>
 8014944:	428a      	cmp	r2, r1
 8014946:	d1f9      	bne.n	801493c <strchr+0x4>
 8014948:	4770      	bx	lr
 801494a:	2900      	cmp	r1, #0
 801494c:	bf18      	it	ne
 801494e:	2000      	movne	r0, #0
 8014950:	4770      	bx	lr

08014952 <strncpy>:
 8014952:	b510      	push	{r4, lr}
 8014954:	3901      	subs	r1, #1
 8014956:	4603      	mov	r3, r0
 8014958:	b132      	cbz	r2, 8014968 <strncpy+0x16>
 801495a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801495e:	f803 4b01 	strb.w	r4, [r3], #1
 8014962:	3a01      	subs	r2, #1
 8014964:	2c00      	cmp	r4, #0
 8014966:	d1f7      	bne.n	8014958 <strncpy+0x6>
 8014968:	441a      	add	r2, r3
 801496a:	2100      	movs	r1, #0
 801496c:	4293      	cmp	r3, r2
 801496e:	d100      	bne.n	8014972 <strncpy+0x20>
 8014970:	bd10      	pop	{r4, pc}
 8014972:	f803 1b01 	strb.w	r1, [r3], #1
 8014976:	e7f9      	b.n	801496c <strncpy+0x1a>

08014978 <__errno>:
 8014978:	4b01      	ldr	r3, [pc, #4]	@ (8014980 <__errno+0x8>)
 801497a:	6818      	ldr	r0, [r3, #0]
 801497c:	4770      	bx	lr
 801497e:	bf00      	nop
 8014980:	24000144 	.word	0x24000144

08014984 <__libc_init_array>:
 8014984:	b570      	push	{r4, r5, r6, lr}
 8014986:	4d0d      	ldr	r5, [pc, #52]	@ (80149bc <__libc_init_array+0x38>)
 8014988:	4c0d      	ldr	r4, [pc, #52]	@ (80149c0 <__libc_init_array+0x3c>)
 801498a:	1b64      	subs	r4, r4, r5
 801498c:	10a4      	asrs	r4, r4, #2
 801498e:	2600      	movs	r6, #0
 8014990:	42a6      	cmp	r6, r4
 8014992:	d109      	bne.n	80149a8 <__libc_init_array+0x24>
 8014994:	4d0b      	ldr	r5, [pc, #44]	@ (80149c4 <__libc_init_array+0x40>)
 8014996:	4c0c      	ldr	r4, [pc, #48]	@ (80149c8 <__libc_init_array+0x44>)
 8014998:	f000 fcfc 	bl	8015394 <_init>
 801499c:	1b64      	subs	r4, r4, r5
 801499e:	10a4      	asrs	r4, r4, #2
 80149a0:	2600      	movs	r6, #0
 80149a2:	42a6      	cmp	r6, r4
 80149a4:	d105      	bne.n	80149b2 <__libc_init_array+0x2e>
 80149a6:	bd70      	pop	{r4, r5, r6, pc}
 80149a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80149ac:	4798      	blx	r3
 80149ae:	3601      	adds	r6, #1
 80149b0:	e7ee      	b.n	8014990 <__libc_init_array+0xc>
 80149b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80149b6:	4798      	blx	r3
 80149b8:	3601      	adds	r6, #1
 80149ba:	e7f2      	b.n	80149a2 <__libc_init_array+0x1e>
 80149bc:	0801609c 	.word	0x0801609c
 80149c0:	0801609c 	.word	0x0801609c
 80149c4:	0801609c 	.word	0x0801609c
 80149c8:	080160a0 	.word	0x080160a0

080149cc <__retarget_lock_acquire_recursive>:
 80149cc:	4770      	bx	lr

080149ce <__retarget_lock_release_recursive>:
 80149ce:	4770      	bx	lr

080149d0 <memcpy>:
 80149d0:	440a      	add	r2, r1
 80149d2:	4291      	cmp	r1, r2
 80149d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80149d8:	d100      	bne.n	80149dc <memcpy+0xc>
 80149da:	4770      	bx	lr
 80149dc:	b510      	push	{r4, lr}
 80149de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80149e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80149e6:	4291      	cmp	r1, r2
 80149e8:	d1f9      	bne.n	80149de <memcpy+0xe>
 80149ea:	bd10      	pop	{r4, pc}

080149ec <_free_r>:
 80149ec:	b538      	push	{r3, r4, r5, lr}
 80149ee:	4605      	mov	r5, r0
 80149f0:	2900      	cmp	r1, #0
 80149f2:	d041      	beq.n	8014a78 <_free_r+0x8c>
 80149f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80149f8:	1f0c      	subs	r4, r1, #4
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	bfb8      	it	lt
 80149fe:	18e4      	addlt	r4, r4, r3
 8014a00:	f000 f8e0 	bl	8014bc4 <__malloc_lock>
 8014a04:	4a1d      	ldr	r2, [pc, #116]	@ (8014a7c <_free_r+0x90>)
 8014a06:	6813      	ldr	r3, [r2, #0]
 8014a08:	b933      	cbnz	r3, 8014a18 <_free_r+0x2c>
 8014a0a:	6063      	str	r3, [r4, #4]
 8014a0c:	6014      	str	r4, [r2, #0]
 8014a0e:	4628      	mov	r0, r5
 8014a10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014a14:	f000 b8dc 	b.w	8014bd0 <__malloc_unlock>
 8014a18:	42a3      	cmp	r3, r4
 8014a1a:	d908      	bls.n	8014a2e <_free_r+0x42>
 8014a1c:	6820      	ldr	r0, [r4, #0]
 8014a1e:	1821      	adds	r1, r4, r0
 8014a20:	428b      	cmp	r3, r1
 8014a22:	bf01      	itttt	eq
 8014a24:	6819      	ldreq	r1, [r3, #0]
 8014a26:	685b      	ldreq	r3, [r3, #4]
 8014a28:	1809      	addeq	r1, r1, r0
 8014a2a:	6021      	streq	r1, [r4, #0]
 8014a2c:	e7ed      	b.n	8014a0a <_free_r+0x1e>
 8014a2e:	461a      	mov	r2, r3
 8014a30:	685b      	ldr	r3, [r3, #4]
 8014a32:	b10b      	cbz	r3, 8014a38 <_free_r+0x4c>
 8014a34:	42a3      	cmp	r3, r4
 8014a36:	d9fa      	bls.n	8014a2e <_free_r+0x42>
 8014a38:	6811      	ldr	r1, [r2, #0]
 8014a3a:	1850      	adds	r0, r2, r1
 8014a3c:	42a0      	cmp	r0, r4
 8014a3e:	d10b      	bne.n	8014a58 <_free_r+0x6c>
 8014a40:	6820      	ldr	r0, [r4, #0]
 8014a42:	4401      	add	r1, r0
 8014a44:	1850      	adds	r0, r2, r1
 8014a46:	4283      	cmp	r3, r0
 8014a48:	6011      	str	r1, [r2, #0]
 8014a4a:	d1e0      	bne.n	8014a0e <_free_r+0x22>
 8014a4c:	6818      	ldr	r0, [r3, #0]
 8014a4e:	685b      	ldr	r3, [r3, #4]
 8014a50:	6053      	str	r3, [r2, #4]
 8014a52:	4408      	add	r0, r1
 8014a54:	6010      	str	r0, [r2, #0]
 8014a56:	e7da      	b.n	8014a0e <_free_r+0x22>
 8014a58:	d902      	bls.n	8014a60 <_free_r+0x74>
 8014a5a:	230c      	movs	r3, #12
 8014a5c:	602b      	str	r3, [r5, #0]
 8014a5e:	e7d6      	b.n	8014a0e <_free_r+0x22>
 8014a60:	6820      	ldr	r0, [r4, #0]
 8014a62:	1821      	adds	r1, r4, r0
 8014a64:	428b      	cmp	r3, r1
 8014a66:	bf04      	itt	eq
 8014a68:	6819      	ldreq	r1, [r3, #0]
 8014a6a:	685b      	ldreq	r3, [r3, #4]
 8014a6c:	6063      	str	r3, [r4, #4]
 8014a6e:	bf04      	itt	eq
 8014a70:	1809      	addeq	r1, r1, r0
 8014a72:	6021      	streq	r1, [r4, #0]
 8014a74:	6054      	str	r4, [r2, #4]
 8014a76:	e7ca      	b.n	8014a0e <_free_r+0x22>
 8014a78:	bd38      	pop	{r3, r4, r5, pc}
 8014a7a:	bf00      	nop
 8014a7c:	24003040 	.word	0x24003040

08014a80 <sbrk_aligned>:
 8014a80:	b570      	push	{r4, r5, r6, lr}
 8014a82:	4e0f      	ldr	r6, [pc, #60]	@ (8014ac0 <sbrk_aligned+0x40>)
 8014a84:	460c      	mov	r4, r1
 8014a86:	6831      	ldr	r1, [r6, #0]
 8014a88:	4605      	mov	r5, r0
 8014a8a:	b911      	cbnz	r1, 8014a92 <sbrk_aligned+0x12>
 8014a8c:	f000 fc3c 	bl	8015308 <_sbrk_r>
 8014a90:	6030      	str	r0, [r6, #0]
 8014a92:	4621      	mov	r1, r4
 8014a94:	4628      	mov	r0, r5
 8014a96:	f000 fc37 	bl	8015308 <_sbrk_r>
 8014a9a:	1c43      	adds	r3, r0, #1
 8014a9c:	d103      	bne.n	8014aa6 <sbrk_aligned+0x26>
 8014a9e:	f04f 34ff 	mov.w	r4, #4294967295
 8014aa2:	4620      	mov	r0, r4
 8014aa4:	bd70      	pop	{r4, r5, r6, pc}
 8014aa6:	1cc4      	adds	r4, r0, #3
 8014aa8:	f024 0403 	bic.w	r4, r4, #3
 8014aac:	42a0      	cmp	r0, r4
 8014aae:	d0f8      	beq.n	8014aa2 <sbrk_aligned+0x22>
 8014ab0:	1a21      	subs	r1, r4, r0
 8014ab2:	4628      	mov	r0, r5
 8014ab4:	f000 fc28 	bl	8015308 <_sbrk_r>
 8014ab8:	3001      	adds	r0, #1
 8014aba:	d1f2      	bne.n	8014aa2 <sbrk_aligned+0x22>
 8014abc:	e7ef      	b.n	8014a9e <sbrk_aligned+0x1e>
 8014abe:	bf00      	nop
 8014ac0:	2400303c 	.word	0x2400303c

08014ac4 <_malloc_r>:
 8014ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014ac8:	1ccd      	adds	r5, r1, #3
 8014aca:	f025 0503 	bic.w	r5, r5, #3
 8014ace:	3508      	adds	r5, #8
 8014ad0:	2d0c      	cmp	r5, #12
 8014ad2:	bf38      	it	cc
 8014ad4:	250c      	movcc	r5, #12
 8014ad6:	2d00      	cmp	r5, #0
 8014ad8:	4606      	mov	r6, r0
 8014ada:	db01      	blt.n	8014ae0 <_malloc_r+0x1c>
 8014adc:	42a9      	cmp	r1, r5
 8014ade:	d904      	bls.n	8014aea <_malloc_r+0x26>
 8014ae0:	230c      	movs	r3, #12
 8014ae2:	6033      	str	r3, [r6, #0]
 8014ae4:	2000      	movs	r0, #0
 8014ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014aea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014bc0 <_malloc_r+0xfc>
 8014aee:	f000 f869 	bl	8014bc4 <__malloc_lock>
 8014af2:	f8d8 3000 	ldr.w	r3, [r8]
 8014af6:	461c      	mov	r4, r3
 8014af8:	bb44      	cbnz	r4, 8014b4c <_malloc_r+0x88>
 8014afa:	4629      	mov	r1, r5
 8014afc:	4630      	mov	r0, r6
 8014afe:	f7ff ffbf 	bl	8014a80 <sbrk_aligned>
 8014b02:	1c43      	adds	r3, r0, #1
 8014b04:	4604      	mov	r4, r0
 8014b06:	d158      	bne.n	8014bba <_malloc_r+0xf6>
 8014b08:	f8d8 4000 	ldr.w	r4, [r8]
 8014b0c:	4627      	mov	r7, r4
 8014b0e:	2f00      	cmp	r7, #0
 8014b10:	d143      	bne.n	8014b9a <_malloc_r+0xd6>
 8014b12:	2c00      	cmp	r4, #0
 8014b14:	d04b      	beq.n	8014bae <_malloc_r+0xea>
 8014b16:	6823      	ldr	r3, [r4, #0]
 8014b18:	4639      	mov	r1, r7
 8014b1a:	4630      	mov	r0, r6
 8014b1c:	eb04 0903 	add.w	r9, r4, r3
 8014b20:	f000 fbf2 	bl	8015308 <_sbrk_r>
 8014b24:	4581      	cmp	r9, r0
 8014b26:	d142      	bne.n	8014bae <_malloc_r+0xea>
 8014b28:	6821      	ldr	r1, [r4, #0]
 8014b2a:	1a6d      	subs	r5, r5, r1
 8014b2c:	4629      	mov	r1, r5
 8014b2e:	4630      	mov	r0, r6
 8014b30:	f7ff ffa6 	bl	8014a80 <sbrk_aligned>
 8014b34:	3001      	adds	r0, #1
 8014b36:	d03a      	beq.n	8014bae <_malloc_r+0xea>
 8014b38:	6823      	ldr	r3, [r4, #0]
 8014b3a:	442b      	add	r3, r5
 8014b3c:	6023      	str	r3, [r4, #0]
 8014b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8014b42:	685a      	ldr	r2, [r3, #4]
 8014b44:	bb62      	cbnz	r2, 8014ba0 <_malloc_r+0xdc>
 8014b46:	f8c8 7000 	str.w	r7, [r8]
 8014b4a:	e00f      	b.n	8014b6c <_malloc_r+0xa8>
 8014b4c:	6822      	ldr	r2, [r4, #0]
 8014b4e:	1b52      	subs	r2, r2, r5
 8014b50:	d420      	bmi.n	8014b94 <_malloc_r+0xd0>
 8014b52:	2a0b      	cmp	r2, #11
 8014b54:	d917      	bls.n	8014b86 <_malloc_r+0xc2>
 8014b56:	1961      	adds	r1, r4, r5
 8014b58:	42a3      	cmp	r3, r4
 8014b5a:	6025      	str	r5, [r4, #0]
 8014b5c:	bf18      	it	ne
 8014b5e:	6059      	strne	r1, [r3, #4]
 8014b60:	6863      	ldr	r3, [r4, #4]
 8014b62:	bf08      	it	eq
 8014b64:	f8c8 1000 	streq.w	r1, [r8]
 8014b68:	5162      	str	r2, [r4, r5]
 8014b6a:	604b      	str	r3, [r1, #4]
 8014b6c:	4630      	mov	r0, r6
 8014b6e:	f000 f82f 	bl	8014bd0 <__malloc_unlock>
 8014b72:	f104 000b 	add.w	r0, r4, #11
 8014b76:	1d23      	adds	r3, r4, #4
 8014b78:	f020 0007 	bic.w	r0, r0, #7
 8014b7c:	1ac2      	subs	r2, r0, r3
 8014b7e:	bf1c      	itt	ne
 8014b80:	1a1b      	subne	r3, r3, r0
 8014b82:	50a3      	strne	r3, [r4, r2]
 8014b84:	e7af      	b.n	8014ae6 <_malloc_r+0x22>
 8014b86:	6862      	ldr	r2, [r4, #4]
 8014b88:	42a3      	cmp	r3, r4
 8014b8a:	bf0c      	ite	eq
 8014b8c:	f8c8 2000 	streq.w	r2, [r8]
 8014b90:	605a      	strne	r2, [r3, #4]
 8014b92:	e7eb      	b.n	8014b6c <_malloc_r+0xa8>
 8014b94:	4623      	mov	r3, r4
 8014b96:	6864      	ldr	r4, [r4, #4]
 8014b98:	e7ae      	b.n	8014af8 <_malloc_r+0x34>
 8014b9a:	463c      	mov	r4, r7
 8014b9c:	687f      	ldr	r7, [r7, #4]
 8014b9e:	e7b6      	b.n	8014b0e <_malloc_r+0x4a>
 8014ba0:	461a      	mov	r2, r3
 8014ba2:	685b      	ldr	r3, [r3, #4]
 8014ba4:	42a3      	cmp	r3, r4
 8014ba6:	d1fb      	bne.n	8014ba0 <_malloc_r+0xdc>
 8014ba8:	2300      	movs	r3, #0
 8014baa:	6053      	str	r3, [r2, #4]
 8014bac:	e7de      	b.n	8014b6c <_malloc_r+0xa8>
 8014bae:	230c      	movs	r3, #12
 8014bb0:	6033      	str	r3, [r6, #0]
 8014bb2:	4630      	mov	r0, r6
 8014bb4:	f000 f80c 	bl	8014bd0 <__malloc_unlock>
 8014bb8:	e794      	b.n	8014ae4 <_malloc_r+0x20>
 8014bba:	6005      	str	r5, [r0, #0]
 8014bbc:	e7d6      	b.n	8014b6c <_malloc_r+0xa8>
 8014bbe:	bf00      	nop
 8014bc0:	24003040 	.word	0x24003040

08014bc4 <__malloc_lock>:
 8014bc4:	4801      	ldr	r0, [pc, #4]	@ (8014bcc <__malloc_lock+0x8>)
 8014bc6:	f7ff bf01 	b.w	80149cc <__retarget_lock_acquire_recursive>
 8014bca:	bf00      	nop
 8014bcc:	24003038 	.word	0x24003038

08014bd0 <__malloc_unlock>:
 8014bd0:	4801      	ldr	r0, [pc, #4]	@ (8014bd8 <__malloc_unlock+0x8>)
 8014bd2:	f7ff befc 	b.w	80149ce <__retarget_lock_release_recursive>
 8014bd6:	bf00      	nop
 8014bd8:	24003038 	.word	0x24003038

08014bdc <_strtoll_l.isra.0>:
 8014bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014be0:	b085      	sub	sp, #20
 8014be2:	4690      	mov	r8, r2
 8014be4:	4a43      	ldr	r2, [pc, #268]	@ (8014cf4 <_strtoll_l.isra.0+0x118>)
 8014be6:	9002      	str	r0, [sp, #8]
 8014be8:	4689      	mov	r9, r1
 8014bea:	461e      	mov	r6, r3
 8014bec:	460d      	mov	r5, r1
 8014bee:	462b      	mov	r3, r5
 8014bf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014bf4:	5d17      	ldrb	r7, [r2, r4]
 8014bf6:	f017 0708 	ands.w	r7, r7, #8
 8014bfa:	d1f8      	bne.n	8014bee <_strtoll_l.isra.0+0x12>
 8014bfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8014bfe:	d110      	bne.n	8014c22 <_strtoll_l.isra.0+0x46>
 8014c00:	782c      	ldrb	r4, [r5, #0]
 8014c02:	2701      	movs	r7, #1
 8014c04:	1c9d      	adds	r5, r3, #2
 8014c06:	f036 0310 	bics.w	r3, r6, #16
 8014c0a:	d115      	bne.n	8014c38 <_strtoll_l.isra.0+0x5c>
 8014c0c:	2c30      	cmp	r4, #48	@ 0x30
 8014c0e:	d10d      	bne.n	8014c2c <_strtoll_l.isra.0+0x50>
 8014c10:	782b      	ldrb	r3, [r5, #0]
 8014c12:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014c16:	2b58      	cmp	r3, #88	@ 0x58
 8014c18:	d108      	bne.n	8014c2c <_strtoll_l.isra.0+0x50>
 8014c1a:	786c      	ldrb	r4, [r5, #1]
 8014c1c:	3502      	adds	r5, #2
 8014c1e:	2610      	movs	r6, #16
 8014c20:	e00a      	b.n	8014c38 <_strtoll_l.isra.0+0x5c>
 8014c22:	2c2b      	cmp	r4, #43	@ 0x2b
 8014c24:	bf04      	itt	eq
 8014c26:	782c      	ldrbeq	r4, [r5, #0]
 8014c28:	1c9d      	addeq	r5, r3, #2
 8014c2a:	e7ec      	b.n	8014c06 <_strtoll_l.isra.0+0x2a>
 8014c2c:	2e00      	cmp	r6, #0
 8014c2e:	d1f6      	bne.n	8014c1e <_strtoll_l.isra.0+0x42>
 8014c30:	2c30      	cmp	r4, #48	@ 0x30
 8014c32:	bf14      	ite	ne
 8014c34:	260a      	movne	r6, #10
 8014c36:	2608      	moveq	r6, #8
 8014c38:	f107 4a00 	add.w	sl, r7, #2147483648	@ 0x80000000
 8014c3c:	f107 3bff 	add.w	fp, r7, #4294967295
 8014c40:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c44:	17f3      	asrs	r3, r6, #31
 8014c46:	4632      	mov	r2, r6
 8014c48:	4658      	mov	r0, fp
 8014c4a:	4651      	mov	r1, sl
 8014c4c:	9303      	str	r3, [sp, #12]
 8014c4e:	f7eb fb9f 	bl	8000390 <__aeabi_uldivmod>
 8014c52:	9201      	str	r2, [sp, #4]
 8014c54:	2200      	movs	r2, #0
 8014c56:	468e      	mov	lr, r1
 8014c58:	4684      	mov	ip, r0
 8014c5a:	4611      	mov	r1, r2
 8014c5c:	4610      	mov	r0, r2
 8014c5e:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8014c62:	2b09      	cmp	r3, #9
 8014c64:	d905      	bls.n	8014c72 <_strtoll_l.isra.0+0x96>
 8014c66:	f1a4 0341 	sub.w	r3, r4, #65	@ 0x41
 8014c6a:	2b19      	cmp	r3, #25
 8014c6c:	d81e      	bhi.n	8014cac <_strtoll_l.isra.0+0xd0>
 8014c6e:	f1a4 0337 	sub.w	r3, r4, #55	@ 0x37
 8014c72:	429e      	cmp	r6, r3
 8014c74:	dd24      	ble.n	8014cc0 <_strtoll_l.isra.0+0xe4>
 8014c76:	1c54      	adds	r4, r2, #1
 8014c78:	d015      	beq.n	8014ca6 <_strtoll_l.isra.0+0xca>
 8014c7a:	4584      	cmp	ip, r0
 8014c7c:	eb7e 0201 	sbcs.w	r2, lr, r1
 8014c80:	d31b      	bcc.n	8014cba <_strtoll_l.isra.0+0xde>
 8014c82:	458e      	cmp	lr, r1
 8014c84:	bf08      	it	eq
 8014c86:	4584      	cmpeq	ip, r0
 8014c88:	d102      	bne.n	8014c90 <_strtoll_l.isra.0+0xb4>
 8014c8a:	9a01      	ldr	r2, [sp, #4]
 8014c8c:	429a      	cmp	r2, r3
 8014c8e:	db14      	blt.n	8014cba <_strtoll_l.isra.0+0xde>
 8014c90:	9a03      	ldr	r2, [sp, #12]
 8014c92:	4371      	muls	r1, r6
 8014c94:	fb00 1102 	mla	r1, r0, r2, r1
 8014c98:	fba6 0200 	umull	r0, r2, r6, r0
 8014c9c:	440a      	add	r2, r1
 8014c9e:	1818      	adds	r0, r3, r0
 8014ca0:	eb42 71e3 	adc.w	r1, r2, r3, asr #31
 8014ca4:	2201      	movs	r2, #1
 8014ca6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014caa:	e7d8      	b.n	8014c5e <_strtoll_l.isra.0+0x82>
 8014cac:	f1a4 0361 	sub.w	r3, r4, #97	@ 0x61
 8014cb0:	2b19      	cmp	r3, #25
 8014cb2:	d805      	bhi.n	8014cc0 <_strtoll_l.isra.0+0xe4>
 8014cb4:	f1a4 0357 	sub.w	r3, r4, #87	@ 0x57
 8014cb8:	e7db      	b.n	8014c72 <_strtoll_l.isra.0+0x96>
 8014cba:	f04f 32ff 	mov.w	r2, #4294967295
 8014cbe:	e7f2      	b.n	8014ca6 <_strtoll_l.isra.0+0xca>
 8014cc0:	1c53      	adds	r3, r2, #1
 8014cc2:	d10a      	bne.n	8014cda <_strtoll_l.isra.0+0xfe>
 8014cc4:	9a02      	ldr	r2, [sp, #8]
 8014cc6:	2322      	movs	r3, #34	@ 0x22
 8014cc8:	6013      	str	r3, [r2, #0]
 8014cca:	4658      	mov	r0, fp
 8014ccc:	4651      	mov	r1, sl
 8014cce:	f1b8 0f00 	cmp.w	r8, #0
 8014cd2:	d10a      	bne.n	8014cea <_strtoll_l.isra.0+0x10e>
 8014cd4:	b005      	add	sp, #20
 8014cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cda:	b117      	cbz	r7, 8014ce2 <_strtoll_l.isra.0+0x106>
 8014cdc:	4240      	negs	r0, r0
 8014cde:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8014ce2:	f1b8 0f00 	cmp.w	r8, #0
 8014ce6:	d0f5      	beq.n	8014cd4 <_strtoll_l.isra.0+0xf8>
 8014ce8:	b10a      	cbz	r2, 8014cee <_strtoll_l.isra.0+0x112>
 8014cea:	f105 39ff 	add.w	r9, r5, #4294967295
 8014cee:	f8c8 9000 	str.w	r9, [r8]
 8014cf2:	e7ef      	b.n	8014cd4 <_strtoll_l.isra.0+0xf8>
 8014cf4:	08015f61 	.word	0x08015f61

08014cf8 <strtoll>:
 8014cf8:	4613      	mov	r3, r2
 8014cfa:	460a      	mov	r2, r1
 8014cfc:	4601      	mov	r1, r0
 8014cfe:	4802      	ldr	r0, [pc, #8]	@ (8014d08 <strtoll+0x10>)
 8014d00:	6800      	ldr	r0, [r0, #0]
 8014d02:	f7ff bf6b 	b.w	8014bdc <_strtoll_l.isra.0>
 8014d06:	bf00      	nop
 8014d08:	24000144 	.word	0x24000144

08014d0c <__ssputs_r>:
 8014d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d10:	688e      	ldr	r6, [r1, #8]
 8014d12:	461f      	mov	r7, r3
 8014d14:	42be      	cmp	r6, r7
 8014d16:	680b      	ldr	r3, [r1, #0]
 8014d18:	4682      	mov	sl, r0
 8014d1a:	460c      	mov	r4, r1
 8014d1c:	4690      	mov	r8, r2
 8014d1e:	d82d      	bhi.n	8014d7c <__ssputs_r+0x70>
 8014d20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014d28:	d026      	beq.n	8014d78 <__ssputs_r+0x6c>
 8014d2a:	6965      	ldr	r5, [r4, #20]
 8014d2c:	6909      	ldr	r1, [r1, #16]
 8014d2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014d32:	eba3 0901 	sub.w	r9, r3, r1
 8014d36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014d3a:	1c7b      	adds	r3, r7, #1
 8014d3c:	444b      	add	r3, r9
 8014d3e:	106d      	asrs	r5, r5, #1
 8014d40:	429d      	cmp	r5, r3
 8014d42:	bf38      	it	cc
 8014d44:	461d      	movcc	r5, r3
 8014d46:	0553      	lsls	r3, r2, #21
 8014d48:	d527      	bpl.n	8014d9a <__ssputs_r+0x8e>
 8014d4a:	4629      	mov	r1, r5
 8014d4c:	f7ff feba 	bl	8014ac4 <_malloc_r>
 8014d50:	4606      	mov	r6, r0
 8014d52:	b360      	cbz	r0, 8014dae <__ssputs_r+0xa2>
 8014d54:	6921      	ldr	r1, [r4, #16]
 8014d56:	464a      	mov	r2, r9
 8014d58:	f7ff fe3a 	bl	80149d0 <memcpy>
 8014d5c:	89a3      	ldrh	r3, [r4, #12]
 8014d5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014d62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014d66:	81a3      	strh	r3, [r4, #12]
 8014d68:	6126      	str	r6, [r4, #16]
 8014d6a:	6165      	str	r5, [r4, #20]
 8014d6c:	444e      	add	r6, r9
 8014d6e:	eba5 0509 	sub.w	r5, r5, r9
 8014d72:	6026      	str	r6, [r4, #0]
 8014d74:	60a5      	str	r5, [r4, #8]
 8014d76:	463e      	mov	r6, r7
 8014d78:	42be      	cmp	r6, r7
 8014d7a:	d900      	bls.n	8014d7e <__ssputs_r+0x72>
 8014d7c:	463e      	mov	r6, r7
 8014d7e:	6820      	ldr	r0, [r4, #0]
 8014d80:	4632      	mov	r2, r6
 8014d82:	4641      	mov	r1, r8
 8014d84:	f000 faa6 	bl	80152d4 <memmove>
 8014d88:	68a3      	ldr	r3, [r4, #8]
 8014d8a:	1b9b      	subs	r3, r3, r6
 8014d8c:	60a3      	str	r3, [r4, #8]
 8014d8e:	6823      	ldr	r3, [r4, #0]
 8014d90:	4433      	add	r3, r6
 8014d92:	6023      	str	r3, [r4, #0]
 8014d94:	2000      	movs	r0, #0
 8014d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d9a:	462a      	mov	r2, r5
 8014d9c:	f000 fac4 	bl	8015328 <_realloc_r>
 8014da0:	4606      	mov	r6, r0
 8014da2:	2800      	cmp	r0, #0
 8014da4:	d1e0      	bne.n	8014d68 <__ssputs_r+0x5c>
 8014da6:	6921      	ldr	r1, [r4, #16]
 8014da8:	4650      	mov	r0, sl
 8014daa:	f7ff fe1f 	bl	80149ec <_free_r>
 8014dae:	230c      	movs	r3, #12
 8014db0:	f8ca 3000 	str.w	r3, [sl]
 8014db4:	89a3      	ldrh	r3, [r4, #12]
 8014db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014dba:	81a3      	strh	r3, [r4, #12]
 8014dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8014dc0:	e7e9      	b.n	8014d96 <__ssputs_r+0x8a>
	...

08014dc4 <_svfiprintf_r>:
 8014dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dc8:	4698      	mov	r8, r3
 8014dca:	898b      	ldrh	r3, [r1, #12]
 8014dcc:	061b      	lsls	r3, r3, #24
 8014dce:	b09d      	sub	sp, #116	@ 0x74
 8014dd0:	4607      	mov	r7, r0
 8014dd2:	460d      	mov	r5, r1
 8014dd4:	4614      	mov	r4, r2
 8014dd6:	d510      	bpl.n	8014dfa <_svfiprintf_r+0x36>
 8014dd8:	690b      	ldr	r3, [r1, #16]
 8014dda:	b973      	cbnz	r3, 8014dfa <_svfiprintf_r+0x36>
 8014ddc:	2140      	movs	r1, #64	@ 0x40
 8014dde:	f7ff fe71 	bl	8014ac4 <_malloc_r>
 8014de2:	6028      	str	r0, [r5, #0]
 8014de4:	6128      	str	r0, [r5, #16]
 8014de6:	b930      	cbnz	r0, 8014df6 <_svfiprintf_r+0x32>
 8014de8:	230c      	movs	r3, #12
 8014dea:	603b      	str	r3, [r7, #0]
 8014dec:	f04f 30ff 	mov.w	r0, #4294967295
 8014df0:	b01d      	add	sp, #116	@ 0x74
 8014df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014df6:	2340      	movs	r3, #64	@ 0x40
 8014df8:	616b      	str	r3, [r5, #20]
 8014dfa:	2300      	movs	r3, #0
 8014dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8014dfe:	2320      	movs	r3, #32
 8014e00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8014e08:	2330      	movs	r3, #48	@ 0x30
 8014e0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014fa8 <_svfiprintf_r+0x1e4>
 8014e0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014e12:	f04f 0901 	mov.w	r9, #1
 8014e16:	4623      	mov	r3, r4
 8014e18:	469a      	mov	sl, r3
 8014e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e1e:	b10a      	cbz	r2, 8014e24 <_svfiprintf_r+0x60>
 8014e20:	2a25      	cmp	r2, #37	@ 0x25
 8014e22:	d1f9      	bne.n	8014e18 <_svfiprintf_r+0x54>
 8014e24:	ebba 0b04 	subs.w	fp, sl, r4
 8014e28:	d00b      	beq.n	8014e42 <_svfiprintf_r+0x7e>
 8014e2a:	465b      	mov	r3, fp
 8014e2c:	4622      	mov	r2, r4
 8014e2e:	4629      	mov	r1, r5
 8014e30:	4638      	mov	r0, r7
 8014e32:	f7ff ff6b 	bl	8014d0c <__ssputs_r>
 8014e36:	3001      	adds	r0, #1
 8014e38:	f000 80a7 	beq.w	8014f8a <_svfiprintf_r+0x1c6>
 8014e3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e3e:	445a      	add	r2, fp
 8014e40:	9209      	str	r2, [sp, #36]	@ 0x24
 8014e42:	f89a 3000 	ldrb.w	r3, [sl]
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	f000 809f 	beq.w	8014f8a <_svfiprintf_r+0x1c6>
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8014e52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014e56:	f10a 0a01 	add.w	sl, sl, #1
 8014e5a:	9304      	str	r3, [sp, #16]
 8014e5c:	9307      	str	r3, [sp, #28]
 8014e5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014e62:	931a      	str	r3, [sp, #104]	@ 0x68
 8014e64:	4654      	mov	r4, sl
 8014e66:	2205      	movs	r2, #5
 8014e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e6c:	484e      	ldr	r0, [pc, #312]	@ (8014fa8 <_svfiprintf_r+0x1e4>)
 8014e6e:	f7eb fa3f 	bl	80002f0 <memchr>
 8014e72:	9a04      	ldr	r2, [sp, #16]
 8014e74:	b9d8      	cbnz	r0, 8014eae <_svfiprintf_r+0xea>
 8014e76:	06d0      	lsls	r0, r2, #27
 8014e78:	bf44      	itt	mi
 8014e7a:	2320      	movmi	r3, #32
 8014e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e80:	0711      	lsls	r1, r2, #28
 8014e82:	bf44      	itt	mi
 8014e84:	232b      	movmi	r3, #43	@ 0x2b
 8014e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8014e8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e90:	d015      	beq.n	8014ebe <_svfiprintf_r+0xfa>
 8014e92:	9a07      	ldr	r2, [sp, #28]
 8014e94:	4654      	mov	r4, sl
 8014e96:	2000      	movs	r0, #0
 8014e98:	f04f 0c0a 	mov.w	ip, #10
 8014e9c:	4621      	mov	r1, r4
 8014e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014ea2:	3b30      	subs	r3, #48	@ 0x30
 8014ea4:	2b09      	cmp	r3, #9
 8014ea6:	d94b      	bls.n	8014f40 <_svfiprintf_r+0x17c>
 8014ea8:	b1b0      	cbz	r0, 8014ed8 <_svfiprintf_r+0x114>
 8014eaa:	9207      	str	r2, [sp, #28]
 8014eac:	e014      	b.n	8014ed8 <_svfiprintf_r+0x114>
 8014eae:	eba0 0308 	sub.w	r3, r0, r8
 8014eb2:	fa09 f303 	lsl.w	r3, r9, r3
 8014eb6:	4313      	orrs	r3, r2
 8014eb8:	9304      	str	r3, [sp, #16]
 8014eba:	46a2      	mov	sl, r4
 8014ebc:	e7d2      	b.n	8014e64 <_svfiprintf_r+0xa0>
 8014ebe:	9b03      	ldr	r3, [sp, #12]
 8014ec0:	1d19      	adds	r1, r3, #4
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	9103      	str	r1, [sp, #12]
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	bfbb      	ittet	lt
 8014eca:	425b      	neglt	r3, r3
 8014ecc:	f042 0202 	orrlt.w	r2, r2, #2
 8014ed0:	9307      	strge	r3, [sp, #28]
 8014ed2:	9307      	strlt	r3, [sp, #28]
 8014ed4:	bfb8      	it	lt
 8014ed6:	9204      	strlt	r2, [sp, #16]
 8014ed8:	7823      	ldrb	r3, [r4, #0]
 8014eda:	2b2e      	cmp	r3, #46	@ 0x2e
 8014edc:	d10a      	bne.n	8014ef4 <_svfiprintf_r+0x130>
 8014ede:	7863      	ldrb	r3, [r4, #1]
 8014ee0:	2b2a      	cmp	r3, #42	@ 0x2a
 8014ee2:	d132      	bne.n	8014f4a <_svfiprintf_r+0x186>
 8014ee4:	9b03      	ldr	r3, [sp, #12]
 8014ee6:	1d1a      	adds	r2, r3, #4
 8014ee8:	681b      	ldr	r3, [r3, #0]
 8014eea:	9203      	str	r2, [sp, #12]
 8014eec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014ef0:	3402      	adds	r4, #2
 8014ef2:	9305      	str	r3, [sp, #20]
 8014ef4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014fb8 <_svfiprintf_r+0x1f4>
 8014ef8:	7821      	ldrb	r1, [r4, #0]
 8014efa:	2203      	movs	r2, #3
 8014efc:	4650      	mov	r0, sl
 8014efe:	f7eb f9f7 	bl	80002f0 <memchr>
 8014f02:	b138      	cbz	r0, 8014f14 <_svfiprintf_r+0x150>
 8014f04:	9b04      	ldr	r3, [sp, #16]
 8014f06:	eba0 000a 	sub.w	r0, r0, sl
 8014f0a:	2240      	movs	r2, #64	@ 0x40
 8014f0c:	4082      	lsls	r2, r0
 8014f0e:	4313      	orrs	r3, r2
 8014f10:	3401      	adds	r4, #1
 8014f12:	9304      	str	r3, [sp, #16]
 8014f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f18:	4824      	ldr	r0, [pc, #144]	@ (8014fac <_svfiprintf_r+0x1e8>)
 8014f1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014f1e:	2206      	movs	r2, #6
 8014f20:	f7eb f9e6 	bl	80002f0 <memchr>
 8014f24:	2800      	cmp	r0, #0
 8014f26:	d036      	beq.n	8014f96 <_svfiprintf_r+0x1d2>
 8014f28:	4b21      	ldr	r3, [pc, #132]	@ (8014fb0 <_svfiprintf_r+0x1ec>)
 8014f2a:	bb1b      	cbnz	r3, 8014f74 <_svfiprintf_r+0x1b0>
 8014f2c:	9b03      	ldr	r3, [sp, #12]
 8014f2e:	3307      	adds	r3, #7
 8014f30:	f023 0307 	bic.w	r3, r3, #7
 8014f34:	3308      	adds	r3, #8
 8014f36:	9303      	str	r3, [sp, #12]
 8014f38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f3a:	4433      	add	r3, r6
 8014f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f3e:	e76a      	b.n	8014e16 <_svfiprintf_r+0x52>
 8014f40:	fb0c 3202 	mla	r2, ip, r2, r3
 8014f44:	460c      	mov	r4, r1
 8014f46:	2001      	movs	r0, #1
 8014f48:	e7a8      	b.n	8014e9c <_svfiprintf_r+0xd8>
 8014f4a:	2300      	movs	r3, #0
 8014f4c:	3401      	adds	r4, #1
 8014f4e:	9305      	str	r3, [sp, #20]
 8014f50:	4619      	mov	r1, r3
 8014f52:	f04f 0c0a 	mov.w	ip, #10
 8014f56:	4620      	mov	r0, r4
 8014f58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014f5c:	3a30      	subs	r2, #48	@ 0x30
 8014f5e:	2a09      	cmp	r2, #9
 8014f60:	d903      	bls.n	8014f6a <_svfiprintf_r+0x1a6>
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d0c6      	beq.n	8014ef4 <_svfiprintf_r+0x130>
 8014f66:	9105      	str	r1, [sp, #20]
 8014f68:	e7c4      	b.n	8014ef4 <_svfiprintf_r+0x130>
 8014f6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8014f6e:	4604      	mov	r4, r0
 8014f70:	2301      	movs	r3, #1
 8014f72:	e7f0      	b.n	8014f56 <_svfiprintf_r+0x192>
 8014f74:	ab03      	add	r3, sp, #12
 8014f76:	9300      	str	r3, [sp, #0]
 8014f78:	462a      	mov	r2, r5
 8014f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8014fb4 <_svfiprintf_r+0x1f0>)
 8014f7c:	a904      	add	r1, sp, #16
 8014f7e:	4638      	mov	r0, r7
 8014f80:	f3af 8000 	nop.w
 8014f84:	1c42      	adds	r2, r0, #1
 8014f86:	4606      	mov	r6, r0
 8014f88:	d1d6      	bne.n	8014f38 <_svfiprintf_r+0x174>
 8014f8a:	89ab      	ldrh	r3, [r5, #12]
 8014f8c:	065b      	lsls	r3, r3, #25
 8014f8e:	f53f af2d 	bmi.w	8014dec <_svfiprintf_r+0x28>
 8014f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014f94:	e72c      	b.n	8014df0 <_svfiprintf_r+0x2c>
 8014f96:	ab03      	add	r3, sp, #12
 8014f98:	9300      	str	r3, [sp, #0]
 8014f9a:	462a      	mov	r2, r5
 8014f9c:	4b05      	ldr	r3, [pc, #20]	@ (8014fb4 <_svfiprintf_r+0x1f0>)
 8014f9e:	a904      	add	r1, sp, #16
 8014fa0:	4638      	mov	r0, r7
 8014fa2:	f000 f879 	bl	8015098 <_printf_i>
 8014fa6:	e7ed      	b.n	8014f84 <_svfiprintf_r+0x1c0>
 8014fa8:	08016061 	.word	0x08016061
 8014fac:	0801606b 	.word	0x0801606b
 8014fb0:	00000000 	.word	0x00000000
 8014fb4:	08014d0d 	.word	0x08014d0d
 8014fb8:	08016067 	.word	0x08016067

08014fbc <_printf_common>:
 8014fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014fc0:	4616      	mov	r6, r2
 8014fc2:	4698      	mov	r8, r3
 8014fc4:	688a      	ldr	r2, [r1, #8]
 8014fc6:	690b      	ldr	r3, [r1, #16]
 8014fc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014fcc:	4293      	cmp	r3, r2
 8014fce:	bfb8      	it	lt
 8014fd0:	4613      	movlt	r3, r2
 8014fd2:	6033      	str	r3, [r6, #0]
 8014fd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014fd8:	4607      	mov	r7, r0
 8014fda:	460c      	mov	r4, r1
 8014fdc:	b10a      	cbz	r2, 8014fe2 <_printf_common+0x26>
 8014fde:	3301      	adds	r3, #1
 8014fe0:	6033      	str	r3, [r6, #0]
 8014fe2:	6823      	ldr	r3, [r4, #0]
 8014fe4:	0699      	lsls	r1, r3, #26
 8014fe6:	bf42      	ittt	mi
 8014fe8:	6833      	ldrmi	r3, [r6, #0]
 8014fea:	3302      	addmi	r3, #2
 8014fec:	6033      	strmi	r3, [r6, #0]
 8014fee:	6825      	ldr	r5, [r4, #0]
 8014ff0:	f015 0506 	ands.w	r5, r5, #6
 8014ff4:	d106      	bne.n	8015004 <_printf_common+0x48>
 8014ff6:	f104 0a19 	add.w	sl, r4, #25
 8014ffa:	68e3      	ldr	r3, [r4, #12]
 8014ffc:	6832      	ldr	r2, [r6, #0]
 8014ffe:	1a9b      	subs	r3, r3, r2
 8015000:	42ab      	cmp	r3, r5
 8015002:	dc26      	bgt.n	8015052 <_printf_common+0x96>
 8015004:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015008:	6822      	ldr	r2, [r4, #0]
 801500a:	3b00      	subs	r3, #0
 801500c:	bf18      	it	ne
 801500e:	2301      	movne	r3, #1
 8015010:	0692      	lsls	r2, r2, #26
 8015012:	d42b      	bmi.n	801506c <_printf_common+0xb0>
 8015014:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015018:	4641      	mov	r1, r8
 801501a:	4638      	mov	r0, r7
 801501c:	47c8      	blx	r9
 801501e:	3001      	adds	r0, #1
 8015020:	d01e      	beq.n	8015060 <_printf_common+0xa4>
 8015022:	6823      	ldr	r3, [r4, #0]
 8015024:	6922      	ldr	r2, [r4, #16]
 8015026:	f003 0306 	and.w	r3, r3, #6
 801502a:	2b04      	cmp	r3, #4
 801502c:	bf02      	ittt	eq
 801502e:	68e5      	ldreq	r5, [r4, #12]
 8015030:	6833      	ldreq	r3, [r6, #0]
 8015032:	1aed      	subeq	r5, r5, r3
 8015034:	68a3      	ldr	r3, [r4, #8]
 8015036:	bf0c      	ite	eq
 8015038:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801503c:	2500      	movne	r5, #0
 801503e:	4293      	cmp	r3, r2
 8015040:	bfc4      	itt	gt
 8015042:	1a9b      	subgt	r3, r3, r2
 8015044:	18ed      	addgt	r5, r5, r3
 8015046:	2600      	movs	r6, #0
 8015048:	341a      	adds	r4, #26
 801504a:	42b5      	cmp	r5, r6
 801504c:	d11a      	bne.n	8015084 <_printf_common+0xc8>
 801504e:	2000      	movs	r0, #0
 8015050:	e008      	b.n	8015064 <_printf_common+0xa8>
 8015052:	2301      	movs	r3, #1
 8015054:	4652      	mov	r2, sl
 8015056:	4641      	mov	r1, r8
 8015058:	4638      	mov	r0, r7
 801505a:	47c8      	blx	r9
 801505c:	3001      	adds	r0, #1
 801505e:	d103      	bne.n	8015068 <_printf_common+0xac>
 8015060:	f04f 30ff 	mov.w	r0, #4294967295
 8015064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015068:	3501      	adds	r5, #1
 801506a:	e7c6      	b.n	8014ffa <_printf_common+0x3e>
 801506c:	18e1      	adds	r1, r4, r3
 801506e:	1c5a      	adds	r2, r3, #1
 8015070:	2030      	movs	r0, #48	@ 0x30
 8015072:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015076:	4422      	add	r2, r4
 8015078:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801507c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015080:	3302      	adds	r3, #2
 8015082:	e7c7      	b.n	8015014 <_printf_common+0x58>
 8015084:	2301      	movs	r3, #1
 8015086:	4622      	mov	r2, r4
 8015088:	4641      	mov	r1, r8
 801508a:	4638      	mov	r0, r7
 801508c:	47c8      	blx	r9
 801508e:	3001      	adds	r0, #1
 8015090:	d0e6      	beq.n	8015060 <_printf_common+0xa4>
 8015092:	3601      	adds	r6, #1
 8015094:	e7d9      	b.n	801504a <_printf_common+0x8e>
	...

08015098 <_printf_i>:
 8015098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801509c:	7e0f      	ldrb	r7, [r1, #24]
 801509e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80150a0:	2f78      	cmp	r7, #120	@ 0x78
 80150a2:	4691      	mov	r9, r2
 80150a4:	4680      	mov	r8, r0
 80150a6:	460c      	mov	r4, r1
 80150a8:	469a      	mov	sl, r3
 80150aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80150ae:	d807      	bhi.n	80150c0 <_printf_i+0x28>
 80150b0:	2f62      	cmp	r7, #98	@ 0x62
 80150b2:	d80a      	bhi.n	80150ca <_printf_i+0x32>
 80150b4:	2f00      	cmp	r7, #0
 80150b6:	f000 80d1 	beq.w	801525c <_printf_i+0x1c4>
 80150ba:	2f58      	cmp	r7, #88	@ 0x58
 80150bc:	f000 80b8 	beq.w	8015230 <_printf_i+0x198>
 80150c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80150c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80150c8:	e03a      	b.n	8015140 <_printf_i+0xa8>
 80150ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80150ce:	2b15      	cmp	r3, #21
 80150d0:	d8f6      	bhi.n	80150c0 <_printf_i+0x28>
 80150d2:	a101      	add	r1, pc, #4	@ (adr r1, 80150d8 <_printf_i+0x40>)
 80150d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80150d8:	08015131 	.word	0x08015131
 80150dc:	08015145 	.word	0x08015145
 80150e0:	080150c1 	.word	0x080150c1
 80150e4:	080150c1 	.word	0x080150c1
 80150e8:	080150c1 	.word	0x080150c1
 80150ec:	080150c1 	.word	0x080150c1
 80150f0:	08015145 	.word	0x08015145
 80150f4:	080150c1 	.word	0x080150c1
 80150f8:	080150c1 	.word	0x080150c1
 80150fc:	080150c1 	.word	0x080150c1
 8015100:	080150c1 	.word	0x080150c1
 8015104:	08015243 	.word	0x08015243
 8015108:	0801516f 	.word	0x0801516f
 801510c:	080151fd 	.word	0x080151fd
 8015110:	080150c1 	.word	0x080150c1
 8015114:	080150c1 	.word	0x080150c1
 8015118:	08015265 	.word	0x08015265
 801511c:	080150c1 	.word	0x080150c1
 8015120:	0801516f 	.word	0x0801516f
 8015124:	080150c1 	.word	0x080150c1
 8015128:	080150c1 	.word	0x080150c1
 801512c:	08015205 	.word	0x08015205
 8015130:	6833      	ldr	r3, [r6, #0]
 8015132:	1d1a      	adds	r2, r3, #4
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	6032      	str	r2, [r6, #0]
 8015138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801513c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015140:	2301      	movs	r3, #1
 8015142:	e09c      	b.n	801527e <_printf_i+0x1e6>
 8015144:	6833      	ldr	r3, [r6, #0]
 8015146:	6820      	ldr	r0, [r4, #0]
 8015148:	1d19      	adds	r1, r3, #4
 801514a:	6031      	str	r1, [r6, #0]
 801514c:	0606      	lsls	r6, r0, #24
 801514e:	d501      	bpl.n	8015154 <_printf_i+0xbc>
 8015150:	681d      	ldr	r5, [r3, #0]
 8015152:	e003      	b.n	801515c <_printf_i+0xc4>
 8015154:	0645      	lsls	r5, r0, #25
 8015156:	d5fb      	bpl.n	8015150 <_printf_i+0xb8>
 8015158:	f9b3 5000 	ldrsh.w	r5, [r3]
 801515c:	2d00      	cmp	r5, #0
 801515e:	da03      	bge.n	8015168 <_printf_i+0xd0>
 8015160:	232d      	movs	r3, #45	@ 0x2d
 8015162:	426d      	negs	r5, r5
 8015164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015168:	4858      	ldr	r0, [pc, #352]	@ (80152cc <_printf_i+0x234>)
 801516a:	230a      	movs	r3, #10
 801516c:	e011      	b.n	8015192 <_printf_i+0xfa>
 801516e:	6821      	ldr	r1, [r4, #0]
 8015170:	6833      	ldr	r3, [r6, #0]
 8015172:	0608      	lsls	r0, r1, #24
 8015174:	f853 5b04 	ldr.w	r5, [r3], #4
 8015178:	d402      	bmi.n	8015180 <_printf_i+0xe8>
 801517a:	0649      	lsls	r1, r1, #25
 801517c:	bf48      	it	mi
 801517e:	b2ad      	uxthmi	r5, r5
 8015180:	2f6f      	cmp	r7, #111	@ 0x6f
 8015182:	4852      	ldr	r0, [pc, #328]	@ (80152cc <_printf_i+0x234>)
 8015184:	6033      	str	r3, [r6, #0]
 8015186:	bf14      	ite	ne
 8015188:	230a      	movne	r3, #10
 801518a:	2308      	moveq	r3, #8
 801518c:	2100      	movs	r1, #0
 801518e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015192:	6866      	ldr	r6, [r4, #4]
 8015194:	60a6      	str	r6, [r4, #8]
 8015196:	2e00      	cmp	r6, #0
 8015198:	db05      	blt.n	80151a6 <_printf_i+0x10e>
 801519a:	6821      	ldr	r1, [r4, #0]
 801519c:	432e      	orrs	r6, r5
 801519e:	f021 0104 	bic.w	r1, r1, #4
 80151a2:	6021      	str	r1, [r4, #0]
 80151a4:	d04b      	beq.n	801523e <_printf_i+0x1a6>
 80151a6:	4616      	mov	r6, r2
 80151a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80151ac:	fb03 5711 	mls	r7, r3, r1, r5
 80151b0:	5dc7      	ldrb	r7, [r0, r7]
 80151b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80151b6:	462f      	mov	r7, r5
 80151b8:	42bb      	cmp	r3, r7
 80151ba:	460d      	mov	r5, r1
 80151bc:	d9f4      	bls.n	80151a8 <_printf_i+0x110>
 80151be:	2b08      	cmp	r3, #8
 80151c0:	d10b      	bne.n	80151da <_printf_i+0x142>
 80151c2:	6823      	ldr	r3, [r4, #0]
 80151c4:	07df      	lsls	r7, r3, #31
 80151c6:	d508      	bpl.n	80151da <_printf_i+0x142>
 80151c8:	6923      	ldr	r3, [r4, #16]
 80151ca:	6861      	ldr	r1, [r4, #4]
 80151cc:	4299      	cmp	r1, r3
 80151ce:	bfde      	ittt	le
 80151d0:	2330      	movle	r3, #48	@ 0x30
 80151d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80151d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80151da:	1b92      	subs	r2, r2, r6
 80151dc:	6122      	str	r2, [r4, #16]
 80151de:	f8cd a000 	str.w	sl, [sp]
 80151e2:	464b      	mov	r3, r9
 80151e4:	aa03      	add	r2, sp, #12
 80151e6:	4621      	mov	r1, r4
 80151e8:	4640      	mov	r0, r8
 80151ea:	f7ff fee7 	bl	8014fbc <_printf_common>
 80151ee:	3001      	adds	r0, #1
 80151f0:	d14a      	bne.n	8015288 <_printf_i+0x1f0>
 80151f2:	f04f 30ff 	mov.w	r0, #4294967295
 80151f6:	b004      	add	sp, #16
 80151f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151fc:	6823      	ldr	r3, [r4, #0]
 80151fe:	f043 0320 	orr.w	r3, r3, #32
 8015202:	6023      	str	r3, [r4, #0]
 8015204:	4832      	ldr	r0, [pc, #200]	@ (80152d0 <_printf_i+0x238>)
 8015206:	2778      	movs	r7, #120	@ 0x78
 8015208:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801520c:	6823      	ldr	r3, [r4, #0]
 801520e:	6831      	ldr	r1, [r6, #0]
 8015210:	061f      	lsls	r7, r3, #24
 8015212:	f851 5b04 	ldr.w	r5, [r1], #4
 8015216:	d402      	bmi.n	801521e <_printf_i+0x186>
 8015218:	065f      	lsls	r7, r3, #25
 801521a:	bf48      	it	mi
 801521c:	b2ad      	uxthmi	r5, r5
 801521e:	6031      	str	r1, [r6, #0]
 8015220:	07d9      	lsls	r1, r3, #31
 8015222:	bf44      	itt	mi
 8015224:	f043 0320 	orrmi.w	r3, r3, #32
 8015228:	6023      	strmi	r3, [r4, #0]
 801522a:	b11d      	cbz	r5, 8015234 <_printf_i+0x19c>
 801522c:	2310      	movs	r3, #16
 801522e:	e7ad      	b.n	801518c <_printf_i+0xf4>
 8015230:	4826      	ldr	r0, [pc, #152]	@ (80152cc <_printf_i+0x234>)
 8015232:	e7e9      	b.n	8015208 <_printf_i+0x170>
 8015234:	6823      	ldr	r3, [r4, #0]
 8015236:	f023 0320 	bic.w	r3, r3, #32
 801523a:	6023      	str	r3, [r4, #0]
 801523c:	e7f6      	b.n	801522c <_printf_i+0x194>
 801523e:	4616      	mov	r6, r2
 8015240:	e7bd      	b.n	80151be <_printf_i+0x126>
 8015242:	6833      	ldr	r3, [r6, #0]
 8015244:	6825      	ldr	r5, [r4, #0]
 8015246:	6961      	ldr	r1, [r4, #20]
 8015248:	1d18      	adds	r0, r3, #4
 801524a:	6030      	str	r0, [r6, #0]
 801524c:	062e      	lsls	r6, r5, #24
 801524e:	681b      	ldr	r3, [r3, #0]
 8015250:	d501      	bpl.n	8015256 <_printf_i+0x1be>
 8015252:	6019      	str	r1, [r3, #0]
 8015254:	e002      	b.n	801525c <_printf_i+0x1c4>
 8015256:	0668      	lsls	r0, r5, #25
 8015258:	d5fb      	bpl.n	8015252 <_printf_i+0x1ba>
 801525a:	8019      	strh	r1, [r3, #0]
 801525c:	2300      	movs	r3, #0
 801525e:	6123      	str	r3, [r4, #16]
 8015260:	4616      	mov	r6, r2
 8015262:	e7bc      	b.n	80151de <_printf_i+0x146>
 8015264:	6833      	ldr	r3, [r6, #0]
 8015266:	1d1a      	adds	r2, r3, #4
 8015268:	6032      	str	r2, [r6, #0]
 801526a:	681e      	ldr	r6, [r3, #0]
 801526c:	6862      	ldr	r2, [r4, #4]
 801526e:	2100      	movs	r1, #0
 8015270:	4630      	mov	r0, r6
 8015272:	f7eb f83d 	bl	80002f0 <memchr>
 8015276:	b108      	cbz	r0, 801527c <_printf_i+0x1e4>
 8015278:	1b80      	subs	r0, r0, r6
 801527a:	6060      	str	r0, [r4, #4]
 801527c:	6863      	ldr	r3, [r4, #4]
 801527e:	6123      	str	r3, [r4, #16]
 8015280:	2300      	movs	r3, #0
 8015282:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015286:	e7aa      	b.n	80151de <_printf_i+0x146>
 8015288:	6923      	ldr	r3, [r4, #16]
 801528a:	4632      	mov	r2, r6
 801528c:	4649      	mov	r1, r9
 801528e:	4640      	mov	r0, r8
 8015290:	47d0      	blx	sl
 8015292:	3001      	adds	r0, #1
 8015294:	d0ad      	beq.n	80151f2 <_printf_i+0x15a>
 8015296:	6823      	ldr	r3, [r4, #0]
 8015298:	079b      	lsls	r3, r3, #30
 801529a:	d413      	bmi.n	80152c4 <_printf_i+0x22c>
 801529c:	68e0      	ldr	r0, [r4, #12]
 801529e:	9b03      	ldr	r3, [sp, #12]
 80152a0:	4298      	cmp	r0, r3
 80152a2:	bfb8      	it	lt
 80152a4:	4618      	movlt	r0, r3
 80152a6:	e7a6      	b.n	80151f6 <_printf_i+0x15e>
 80152a8:	2301      	movs	r3, #1
 80152aa:	4632      	mov	r2, r6
 80152ac:	4649      	mov	r1, r9
 80152ae:	4640      	mov	r0, r8
 80152b0:	47d0      	blx	sl
 80152b2:	3001      	adds	r0, #1
 80152b4:	d09d      	beq.n	80151f2 <_printf_i+0x15a>
 80152b6:	3501      	adds	r5, #1
 80152b8:	68e3      	ldr	r3, [r4, #12]
 80152ba:	9903      	ldr	r1, [sp, #12]
 80152bc:	1a5b      	subs	r3, r3, r1
 80152be:	42ab      	cmp	r3, r5
 80152c0:	dcf2      	bgt.n	80152a8 <_printf_i+0x210>
 80152c2:	e7eb      	b.n	801529c <_printf_i+0x204>
 80152c4:	2500      	movs	r5, #0
 80152c6:	f104 0619 	add.w	r6, r4, #25
 80152ca:	e7f5      	b.n	80152b8 <_printf_i+0x220>
 80152cc:	08016072 	.word	0x08016072
 80152d0:	08016083 	.word	0x08016083

080152d4 <memmove>:
 80152d4:	4288      	cmp	r0, r1
 80152d6:	b510      	push	{r4, lr}
 80152d8:	eb01 0402 	add.w	r4, r1, r2
 80152dc:	d902      	bls.n	80152e4 <memmove+0x10>
 80152de:	4284      	cmp	r4, r0
 80152e0:	4623      	mov	r3, r4
 80152e2:	d807      	bhi.n	80152f4 <memmove+0x20>
 80152e4:	1e43      	subs	r3, r0, #1
 80152e6:	42a1      	cmp	r1, r4
 80152e8:	d008      	beq.n	80152fc <memmove+0x28>
 80152ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80152ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80152f2:	e7f8      	b.n	80152e6 <memmove+0x12>
 80152f4:	4402      	add	r2, r0
 80152f6:	4601      	mov	r1, r0
 80152f8:	428a      	cmp	r2, r1
 80152fa:	d100      	bne.n	80152fe <memmove+0x2a>
 80152fc:	bd10      	pop	{r4, pc}
 80152fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015302:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015306:	e7f7      	b.n	80152f8 <memmove+0x24>

08015308 <_sbrk_r>:
 8015308:	b538      	push	{r3, r4, r5, lr}
 801530a:	4d06      	ldr	r5, [pc, #24]	@ (8015324 <_sbrk_r+0x1c>)
 801530c:	2300      	movs	r3, #0
 801530e:	4604      	mov	r4, r0
 8015310:	4608      	mov	r0, r1
 8015312:	602b      	str	r3, [r5, #0]
 8015314:	f7ed fbbc 	bl	8002a90 <_sbrk>
 8015318:	1c43      	adds	r3, r0, #1
 801531a:	d102      	bne.n	8015322 <_sbrk_r+0x1a>
 801531c:	682b      	ldr	r3, [r5, #0]
 801531e:	b103      	cbz	r3, 8015322 <_sbrk_r+0x1a>
 8015320:	6023      	str	r3, [r4, #0]
 8015322:	bd38      	pop	{r3, r4, r5, pc}
 8015324:	24003034 	.word	0x24003034

08015328 <_realloc_r>:
 8015328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801532c:	4607      	mov	r7, r0
 801532e:	4614      	mov	r4, r2
 8015330:	460d      	mov	r5, r1
 8015332:	b921      	cbnz	r1, 801533e <_realloc_r+0x16>
 8015334:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015338:	4611      	mov	r1, r2
 801533a:	f7ff bbc3 	b.w	8014ac4 <_malloc_r>
 801533e:	b92a      	cbnz	r2, 801534c <_realloc_r+0x24>
 8015340:	f7ff fb54 	bl	80149ec <_free_r>
 8015344:	4625      	mov	r5, r4
 8015346:	4628      	mov	r0, r5
 8015348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801534c:	f000 f81a 	bl	8015384 <_malloc_usable_size_r>
 8015350:	4284      	cmp	r4, r0
 8015352:	4606      	mov	r6, r0
 8015354:	d802      	bhi.n	801535c <_realloc_r+0x34>
 8015356:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801535a:	d8f4      	bhi.n	8015346 <_realloc_r+0x1e>
 801535c:	4621      	mov	r1, r4
 801535e:	4638      	mov	r0, r7
 8015360:	f7ff fbb0 	bl	8014ac4 <_malloc_r>
 8015364:	4680      	mov	r8, r0
 8015366:	b908      	cbnz	r0, 801536c <_realloc_r+0x44>
 8015368:	4645      	mov	r5, r8
 801536a:	e7ec      	b.n	8015346 <_realloc_r+0x1e>
 801536c:	42b4      	cmp	r4, r6
 801536e:	4622      	mov	r2, r4
 8015370:	4629      	mov	r1, r5
 8015372:	bf28      	it	cs
 8015374:	4632      	movcs	r2, r6
 8015376:	f7ff fb2b 	bl	80149d0 <memcpy>
 801537a:	4629      	mov	r1, r5
 801537c:	4638      	mov	r0, r7
 801537e:	f7ff fb35 	bl	80149ec <_free_r>
 8015382:	e7f1      	b.n	8015368 <_realloc_r+0x40>

08015384 <_malloc_usable_size_r>:
 8015384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015388:	1f18      	subs	r0, r3, #4
 801538a:	2b00      	cmp	r3, #0
 801538c:	bfbc      	itt	lt
 801538e:	580b      	ldrlt	r3, [r1, r0]
 8015390:	18c0      	addlt	r0, r0, r3
 8015392:	4770      	bx	lr

08015394 <_init>:
 8015394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015396:	bf00      	nop
 8015398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801539a:	bc08      	pop	{r3}
 801539c:	469e      	mov	lr, r3
 801539e:	4770      	bx	lr

080153a0 <_fini>:
 80153a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153a2:	bf00      	nop
 80153a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80153a6:	bc08      	pop	{r3}
 80153a8:	469e      	mov	lr, r3
 80153aa:	4770      	bx	lr
