State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
===============================================
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	00000000000100000000000010010011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
===============================================
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000101000000000011000010011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000001
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
===============================================
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	00000000110001010111110000100011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000001010
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	01100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
===============================================
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	00000000111001110000111010110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000011000
EX.Rs:	01010
EX.Rt:	01100
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000001010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	01100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000001110111101000111010110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	01110
EX.Rt:	01110
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000001010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	01010
MEM.Rt:	01100
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000001010
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01100
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000001110111101000111010110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000001010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	01110
MEM.Rt:	01110
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000001010
WB.Rs:	01010
WB.Rt:	01100
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	0
===============================================
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	00000001110101010000111010110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000001010
WB.Rs:	01110
WB.Rt:	01110
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	8
IF.PC:	36
IF.nop:	0
ID.Instr:	00000000000011101011111000000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000001010
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	01010
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	9
IF.PC:	40
IF.nop:	0
ID.Instr:	01000000000100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	11101
EX.Rt:	00000
EX.Wrt_reg_addr:	11100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	01010
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	10
IF.PC:	44
IF.nop:	0
ID.Instr:	00000000000101101000011010010011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	11101
MEM.Rt:	00000
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	01010
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	11
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001110000000000011001100111
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000001
EX.Rs:	01101
EX.Rt:	00000
EX.Wrt_reg_addr:	01101
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	1111111111111111111111111111111101111111111111111111111111111110
WB.Rs:	11101
WB.Rt:	00000
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	12
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000011100
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	01100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	01101
MEM.Rt:	00000
MEM.Wrt_reg_addr:	01101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	13
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	01100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	01101
WB.Rt:	00000
WB.Wrt_reg_addr:	01101
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	14
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01100
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	15
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	16
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	17
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	18
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	19
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	20
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	21
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	22
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	23
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	24
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	25
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	26
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	27
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	28
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
State after executing cycle:	29
IF.PC:	72
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000000000000000000000000000000000000000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
===============================================
