

================================================================
== Vivado HLS Report for 'pwm_prepare'
================================================================
* Date:           Sun Sep 18 14:32:51 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pwm_prepare
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 5.61ns
ST_1: stg_2 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_axis) nounwind, !map !7

ST_1: stg_3 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_axis) nounwind, !map !13

ST_1: stg_4 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %shift_val) nounwind, !map !19

ST_1: stg_5 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum_val) nounwind, !map !23

ST_1: stg_6 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable_flag) nounwind, !map !27

ST_1: stg_7 [1/1] 0.00ns
_ifconv:5  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @pwm_prepare_str) nounwind

ST_1: input_axis_read [1/1] 0.00ns
_ifconv:6  %input_axis_read = call i16 @_ssdm_op_Read.axis.i16(i16 %input_axis) nounwind

ST_1: tmp [1/1] 0.00ns (grouped into LUT with out node tmp_2)
_ifconv:7  %tmp = sext i16 %input_axis_read to i32

ST_1: stg_10 [1/1] 0.00ns
_ifconv:8  call void (...)* @_ssdm_op_SpecInterface(i16 %input_axis, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_11 [1/1] 0.00ns
_ifconv:9  call void (...)* @_ssdm_op_SpecInterface(i16* %output_axis, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_12 [1/1] 0.00ns
_ifconv:10  call void (...)* @_ssdm_op_SpecInterface(i32* %shift_val, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_13 [1/1] 0.00ns
_ifconv:11  call void (...)* @_ssdm_op_SpecInterface(i32* %sum_val, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_14 [1/1] 0.00ns
_ifconv:12  call void (...)* @_ssdm_op_SpecInterface(i1* %enable_flag, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_15 [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: enable_flag_read [1/1] 1.00ns
_ifconv:14  %enable_flag_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %enable_flag) nounwind

ST_1: shift_val_read [1/1] 1.00ns
_ifconv:15  %shift_val_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %shift_val) nounwind

ST_1: tmp_1 [1/1] 0.00ns (grouped into LUT with out node tmp_2)
_ifconv:16  %tmp_1 = ashr i32 %tmp, %shift_val_read

ST_1: sum_val_read [1/1] 1.00ns
_ifconv:17  %sum_val_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %sum_val) nounwind

ST_1: tmp_2 [1/1] 3.24ns (out node of the LUT)
_ifconv:18  %tmp_2 = add i32 %sum_val_read, %tmp_1

ST_1: tmp_3 [1/1] 0.00ns
_ifconv:19  %tmp_3 = trunc i32 %tmp_2 to i16

ST_1: storemerge [1/1] 1.37ns
_ifconv:20  %storemerge = select i1 %enable_flag_read, i16 %tmp_3, i16 0

ST_1: stg_23 [1/1] 0.00ns
_ifconv:21  call void @_ssdm_op_Write.axis.i16P(i16* %output_axis, i16 %storemerge) nounwind

ST_1: stg_24 [1/1] 0.00ns
_ifconv:22  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
