var pairs =
{
"dqsbuff":{"primitive":1,"ddr":1}
,"ddr":{"dqs":1,"memory":1,"clock":1}
,"dqs":{"buffer":1,"input":1,"write":1,"signal":1,"used":1}
,"buffer":{"used":1}
,"used":{"ddr_mem":1,"capture":1,"output":1}
,"ddr_mem":{"ddr2_mem":1,"ddr":1}
,"ddr2_mem":{"ddr2_memgen":1,"ddr2":1}
,"architectures":{"supported":1}
,"inputs":{"dqsi":1}
,"dqsi":{"sclk":1,"biased":1,"tri-state":1}
,"sclk":{"read":1,"used":1}
,"read":{"dqsdel":1,"signal":1}
,"outputs":{"dqsw":1}
,"dqsw":{"ddrclkpol":1}
,"ddrclkpol":{"prmbdet":1}
,"prmbdet":{"datavalid":1}
,"datavalid":{"eclkdqsr":1}
,"eclkdqsr":{"dqclk1":1}
,"memory":{"mode":1}
,"mode":{"ddr2_mem":1,"ddr2_memgen":1}
,"ddr2":{"memory":1}
,"ddr2_memgen":{"left":1}
,"left":{"right":1}
,"right":{"top":1}
,"table":{"below":1}
,"below":{"describes":1}
,"describes":{"ports":1}
,"input":{"coming":1,"dqsdll":1}
,"coming":{"pad":1}
,"system":{"clock":1}
,"signal":{"generated":1,"going":1,"indicating":1}
,"generated":{"fpga":1,"dqs":1}
,"fpga":{"core":1}
,"delay":{"input":1,"dqs":1}
,"write":{"clock":1}
,"clock":{"polarity":1,"edge":1}
,"polarity":{"signal":1}
,"preamble":{"detect":1}
,"detect":{"signal":1}
,"going":{"cib":1}
,"cib":{"dqsi":1}
,"biased":{"high":1}
,"high":{"dqsi":1}
,"indicating":{"transmission":1}
,"transmission":{"valid":1}
,"valid":{"data":1}
,"data":{"fpga":1}
,"capture":{"data":1}
,"edge":{"frequency":1}
,"frequency":{"sclk":1}
,"output":{"gearing":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"site":{"details":1}
,"tn1180":{"latticeecp3":1}
,"latticeecp3":{"high-speed":1}
,"high-speed":{"interface":1}
}
;Search.control.loadWordPairs(pairs);
