Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jul 22 21:16:34 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (27)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (27)
-------------------------------
 There are 27 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.426        0.000                      0                   37        0.039        0.000                      0                   37        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
clk_pin                 {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.427        0.000                      0                   37        0.282        0.000                      0                   37        4.500        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.443        0.000                      0                   37        0.282        0.000                      0                   37        4.500        0.000                       0                    29  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.427        0.000                      0                   37        0.039        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.426        0.000                      0                   37        0.039        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.086ns (26.737%)  route 2.976ns (73.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.633    -0.860    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  UART/transmitter/pointer0_flop/Q
                         net (fo=6, routed)           1.136     0.732    UART/transmitter/full_lut/I0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.856 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.805     1.662    UART/transmitter/data_present_lut/I0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.152     1.814 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.652     2.465    UART/transmitter/pointer01_lut/I2
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.354     2.819 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.383     3.202    UART/transmitter/pointer_value[0]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.514     8.538    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.602     9.140    
                         clock uncertainty           -0.242     8.898    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.269     8.629    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 UART/transmitter/read_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.951%)  route 0.202ns (52.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  UART/transmitter/read_flop/Q
                         net (fo=6, routed)           0.202    -0.230    UART/transmitter/data_present_lut/I3
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/data_present_value
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.252    -0.558    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.467    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.230%)  route 0.170ns (42.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.170    -0.275    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.176 r  UART/transmitter/sm2_lut/O
                         net (fo=1, routed)           0.000    -0.176    UART/transmitter/sm_value[2]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/sm2_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.086%)  route 0.171ns (42.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.171    -0.274    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.175 r  UART/transmitter/sm3_lut/O
                         net (fo=1, routed)           0.000    -0.175    UART/transmitter/sm_value[3]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/sm3_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.718%)  route 0.211ns (50.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.211    -0.199    UART/transmitter/div23_lut/I4
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.154    UART/transmitter/div_value[3]
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.252    -0.558    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.466    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 UART/transmitter/div3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.064%)  route 0.218ns (53.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/div3_flop/Q
                         net (fo=4, routed)           0.218    -0.214    UART/transmitter/next_lut/I3
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.169    UART/transmitter/buffer_read_value
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.231    -0.201    UART/transmitter/pointer01_lut/I1
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.156    UART/transmitter/pointer_value[1]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.442%)  route 0.222ns (49.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 r  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.222    -0.225    UART/baud_count_reg[8]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.098    -0.127 r  UART/baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    UART/baud_count[8]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107    -0.468    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.590    -0.574    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  UART/baud_count_reg[4]/Q
                         net (fo=6, routed)           0.244    -0.182    UART/baud_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.099    -0.083 r  UART/baud_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    UART/baud_count[4]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.443    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.433%)  route 0.298ns (61.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.298    -0.134    UART/transmitter/pointer[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.045    -0.089 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000    -0.089    UART/transmitter/pointer_value[2]
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.250    -0.560    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092    -0.468    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/en_16_x_baud_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.161%)  route 0.310ns (57.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 f  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.310    -0.137    UART/baud_count_reg[8]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.098    -0.039 r  UART/en_16_x_baud_i_1/O
                         net (fo=1, routed)           0.000    -0.039    UART/en_16_x_baud
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
                         clock pessimism              0.251    -0.562    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.442    UART/en_16_x_baud_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y32      UART/baud_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y32      UART/baud_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y32      UART/baud_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.086ns (26.737%)  route 2.976ns (73.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.633    -0.860    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  UART/transmitter/pointer0_flop/Q
                         net (fo=6, routed)           1.136     0.732    UART/transmitter/full_lut/I0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.856 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.805     1.662    UART/transmitter/data_present_lut/I0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.152     1.814 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.652     2.465    UART/transmitter/pointer01_lut/I2
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.354     2.819 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.383     3.202    UART/transmitter/pointer_value[0]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.514     8.538    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.602     9.140    
                         clock uncertainty           -0.226     8.914    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.269     8.645    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.457    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.457    UART/baud_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.457    UART/baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.457    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.457    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.226     8.911    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.387    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.226     8.911    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.387    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.226     8.911    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.387    UART/baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.226     8.911    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.387    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 UART/transmitter/read_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.951%)  route 0.202ns (52.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  UART/transmitter/read_flop/Q
                         net (fo=6, routed)           0.202    -0.230    UART/transmitter/data_present_lut/I3
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/data_present_value
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.252    -0.558    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.467    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.230%)  route 0.170ns (42.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.170    -0.275    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.176 r  UART/transmitter/sm2_lut/O
                         net (fo=1, routed)           0.000    -0.176    UART/transmitter/sm_value[2]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/sm2_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.086%)  route 0.171ns (42.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.171    -0.274    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.175 r  UART/transmitter/sm3_lut/O
                         net (fo=1, routed)           0.000    -0.175    UART/transmitter/sm_value[3]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/sm3_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.718%)  route 0.211ns (50.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.211    -0.199    UART/transmitter/div23_lut/I4
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.154    UART/transmitter/div_value[3]
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.252    -0.558    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.466    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 UART/transmitter/div3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.064%)  route 0.218ns (53.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/div3_flop/Q
                         net (fo=4, routed)           0.218    -0.214    UART/transmitter/next_lut/I3
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.169    UART/transmitter/buffer_read_value
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.231    -0.201    UART/transmitter/pointer01_lut/I1
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.156    UART/transmitter/pointer_value[1]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.237    -0.573    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.481    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.442%)  route 0.222ns (49.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 r  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.222    -0.225    UART/baud_count_reg[8]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.098    -0.127 r  UART/baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    UART/baud_count[8]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107    -0.468    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.590    -0.574    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  UART/baud_count_reg[4]/Q
                         net (fo=6, routed)           0.244    -0.182    UART/baud_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.099    -0.083 r  UART/baud_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    UART/baud_count[4]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.443    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.433%)  route 0.298ns (61.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.298    -0.134    UART/transmitter/pointer[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.045    -0.089 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000    -0.089    UART/transmitter/pointer_value[2]
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.250    -0.560    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092    -0.468    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/en_16_x_baud_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.161%)  route 0.310ns (57.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 f  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.310    -0.137    UART/baud_count_reg[8]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.098    -0.039 r  UART/en_16_x_baud_i_1/O
                         net (fo=1, routed)           0.000    -0.039    UART/en_16_x_baud
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
                         clock pessimism              0.251    -0.562    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.442    UART/en_16_x_baud_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y32      UART/baud_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33      UART/baud_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y32      UART/baud_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y32      UART/baud_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32      UART/baud_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33      UART/baud_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.086ns (26.737%)  route 2.976ns (73.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.633    -0.860    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  UART/transmitter/pointer0_flop/Q
                         net (fo=6, routed)           1.136     0.732    UART/transmitter/full_lut/I0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.856 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.805     1.662    UART/transmitter/data_present_lut/I0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.152     1.814 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.652     2.465    UART/transmitter/pointer01_lut/I2
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.354     2.819 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.383     3.202    UART/transmitter/pointer_value[0]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.514     8.538    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.602     9.140    
                         clock uncertainty           -0.242     8.898    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.269     8.629    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.441    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.895    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.371    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 UART/transmitter/read_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.951%)  route 0.202ns (52.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  UART/transmitter/read_flop/Q
                         net (fo=6, routed)           0.202    -0.230    UART/transmitter/data_present_lut/I3
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/data_present_value
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.242    -0.315    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.224    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.230%)  route 0.170ns (42.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.170    -0.275    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.176 r  UART/transmitter/sm2_lut/O
                         net (fo=1, routed)           0.000    -0.176    UART/transmitter/sm_value[2]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/sm2_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.086%)  route 0.171ns (42.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.171    -0.274    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.175 r  UART/transmitter/sm3_lut/O
                         net (fo=1, routed)           0.000    -0.175    UART/transmitter/sm_value[3]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/sm3_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.718%)  route 0.211ns (50.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.211    -0.199    UART/transmitter/div23_lut/I4
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.154    UART/transmitter/div_value[3]
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.242    -0.315    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.223    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UART/transmitter/div3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.064%)  route 0.218ns (53.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/div3_flop/Q
                         net (fo=4, routed)           0.218    -0.214    UART/transmitter/next_lut/I3
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.169    UART/transmitter/buffer_read_value
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.231    -0.201    UART/transmitter/pointer01_lut/I1
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.156    UART/transmitter/pointer_value[1]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.442%)  route 0.222ns (49.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 r  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.222    -0.225    UART/baud_count_reg[8]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.098    -0.127 r  UART/baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    UART/baud_count[8]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107    -0.225    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.590    -0.574    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  UART/baud_count_reg[4]/Q
                         net (fo=6, routed)           0.244    -0.182    UART/baud_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.099    -0.083 r  UART/baud_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    UART/baud_count[4]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.200    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.433%)  route 0.298ns (61.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.298    -0.134    UART/transmitter/pointer[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.045    -0.089 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000    -0.089    UART/transmitter/pointer_value[2]
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092    -0.225    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/en_16_x_baud_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.161%)  route 0.310ns (57.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 f  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.310    -0.137    UART/baud_count_reg[8]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.098    -0.039 r  UART/en_16_x_baud_i_1/O
                         net (fo=1, routed)           0.000    -0.039    UART/en_16_x_baud
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
                         clock pessimism              0.251    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.199    UART/en_16_x_baud_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.086ns (26.737%)  route 2.976ns (73.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.633    -0.860    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  UART/transmitter/pointer0_flop/Q
                         net (fo=6, routed)           1.136     0.732    UART/transmitter/full_lut/I0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.856 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.805     1.662    UART/transmitter/data_present_lut/I0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.152     1.814 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.652     2.465    UART/transmitter/pointer01_lut/I2
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.354     2.819 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.383     3.202    UART/transmitter/pointer_value[0]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.514     8.538    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.602     9.140    
                         clock uncertainty           -0.242     8.897    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.269     8.628    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.440    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.440    UART/baud_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.440    UART/baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.440    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.654%)  route 2.472ns (76.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     2.376    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511     8.535    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429     8.440    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.894    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.370    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.894    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.370    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.894    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.370    UART/baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.630    -0.863    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  UART/baud_count_reg[0]/Q
                         net (fo=10, routed)          1.166     0.821    UART/baud_count_reg[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.681     1.626    UART/en_16_x_baud_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.750 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     2.284    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512     8.536    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.601     9.137    
                         clock uncertainty           -0.242     8.894    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524     8.370    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  6.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 UART/transmitter/read_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.951%)  route 0.202ns (52.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  UART/transmitter/read_flop/Q
                         net (fo=6, routed)           0.202    -0.230    UART/transmitter/data_present_lut/I3
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/data_present_value
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.242    -0.315    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.224    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.230%)  route 0.170ns (42.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.170    -0.275    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.176 r  UART/transmitter/sm2_lut/O
                         net (fo=1, routed)           0.000    -0.176    UART/transmitter/sm_value[2]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm2_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/sm2_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UART/transmitter/next_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/sm3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.086%)  route 0.171ns (42.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/next_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/next_flop/Q
                         net (fo=4, routed)           0.171    -0.274    UART/transmitter/next_bit
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.099    -0.175 r  UART/transmitter/sm3_lut/O
                         net (fo=1, routed)           0.000    -0.175    UART/transmitter/sm_value[3]
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/sm3_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/sm3_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.718%)  route 0.211ns (50.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.211    -0.199    UART/transmitter/div23_lut/I4
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.154    UART/transmitter/div_value[3]
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.242    -0.315    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.223    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UART/transmitter/div3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.064%)  route 0.218ns (53.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/div3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/div3_flop/Q
                         net (fo=4, routed)           0.218    -0.214    UART/transmitter/next_lut/I3
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.169    UART/transmitter/buffer_read_value
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y35          FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.231    -0.201    UART/transmitter/pointer01_lut/I1
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.156    UART/transmitter/pointer_value[1]
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.238    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.442%)  route 0.222ns (49.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 r  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.222    -0.225    UART/baud_count_reg[8]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.098    -0.127 r  UART/baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    UART/baud_count[8]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107    -0.225    UART/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.590    -0.574    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  UART/baud_count_reg[4]/Q
                         net (fo=6, routed)           0.244    -0.182    UART/baud_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.099    -0.083 r  UART/baud_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    UART/baud_count[4]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.200    UART/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.433%)  route 0.298ns (61.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  UART/transmitter/pointer1_flop/Q
                         net (fo=6, routed)           0.298    -0.134    UART/transmitter/pointer[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.045    -0.089 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000    -0.089    UART/transmitter/pointer_value[2]
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092    -0.225    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/en_16_x_baud_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.161%)  route 0.310ns (57.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.589    -0.575    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.447 f  UART/baud_count_reg[8]/Q
                         net (fo=4, routed)           0.310    -0.137    UART/baud_count_reg[8]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.098    -0.039 r  UART/en_16_x_baud_i_1/O
                         net (fo=1, routed)           0.000    -0.039    UART/en_16_x_baud
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C
                         clock pessimism              0.251    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.199    UART/en_16_x_baud_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.161    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 4.116ns (71.080%)  route 1.675ns (28.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.633    -0.860    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.441 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.675     1.234    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.697     4.930 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.930    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.407ns (80.418%)  route 0.343ns (19.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           0.343    -0.102    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.176 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.176    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 4.116ns (71.080%)  route 1.675ns (28.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.633    -0.860    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.441 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.675     1.234    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.697     4.930 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.930    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.407ns (80.418%)  route 0.343ns (19.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.573    UART/transmitter/CLK
    SLICE_X1Y35          FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           0.343    -0.102    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.176 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.176    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.231ns (14.746%)  route 1.335ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.335     1.566    UART/transmitter/buffer_reset
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.231ns (14.746%)  route 1.335ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.335     1.566    UART/transmitter/buffer_reset
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.231ns (14.746%)  route 1.335ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.335     1.566    UART/transmitter/buffer_reset
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.231ns (14.705%)  route 1.340ns (85.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.340     1.571    UART/transmitter/buffer_reset
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.231ns (14.705%)  route 1.340ns (85.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.340     1.571    UART/transmitter/buffer_reset
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.231ns (13.496%)  route 1.480ns (86.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.480     1.711    UART/buffer_reset
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.587ns (29.086%)  route 3.869ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.625     5.456    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    -1.465    UART/CLK
    SLICE_X3Y32          FDRE                                         r  UART/baud_count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.587ns (29.580%)  route 3.778ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.707    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.534     5.365    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    -1.464    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.231ns (14.746%)  route 1.335ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.335     1.566    UART/transmitter/buffer_reset
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.231ns (14.746%)  route 1.335ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.335     1.566    UART/transmitter/buffer_reset
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.231ns (14.746%)  route 1.335ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.335     1.566    UART/transmitter/buffer_reset
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X1Y36          FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.231ns (14.705%)  route 1.340ns (85.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.340     1.571    UART/transmitter/buffer_reset
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer2_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.231ns (14.705%)  route 1.340ns (85.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.340     1.571    UART/transmitter/buffer_reset
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.810    UART/transmitter/CLK
    SLICE_X0Y36          FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.231ns (13.496%)  route 1.480ns (86.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.480     1.711    UART/buffer_reset
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.858    -0.813    UART/CLK
    SLICE_X2Y32          FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.276ns (14.877%)  route 1.579ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.612    UART/buffer_reset
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.657 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.198     1.855    UART/baud_count[9]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=27, routed)          0.859    -0.812    UART/CLK
    SLICE_X2Y33          FDRE                                         r  UART/baud_count_reg[4]/C





