
cv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004958  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004b08  08004b08  00005b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bd8  08004bd8  00006074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004bd8  08004bd8  00005bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004be0  08004be0  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004be0  08004be0  00005be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004be4  08004be4  00005be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004be8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006074  2**0
                  CONTENTS
 10 .bss          000008d0  20000074  20000074  00006074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000944  20000944  00006074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f271  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002649  00000000  00000000  00015315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c80  00000000  00000000  00017960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000097d  00000000  00000000  000185e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002608f  00000000  00000000  00018f5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ff02  00000000  00000000  0003efec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de26e  00000000  00000000  0004eeee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d15c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d20  00000000  00000000  0012d1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003c  00000000  00000000  00130ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004af0 	.word	0x08004af0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08004af0 	.word	0x08004af0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80005c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000640 <MX_ETH_Init+0x84>)
 80005c2:	4a20      	ldr	r2, [pc, #128]	@ (8000644 <MX_ETH_Init+0x88>)
 80005c4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80005c6:	4b20      	ldr	r3, [pc, #128]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80005cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005ce:	2280      	movs	r2, #128	@ 0x80
 80005d0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80005d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005d4:	22e1      	movs	r2, #225	@ 0xe1
 80005d6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80005d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80005de:	4b1a      	ldr	r3, [pc, #104]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80005e4:	4b18      	ldr	r3, [pc, #96]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80005ea:	4b15      	ldr	r3, [pc, #84]	@ (8000640 <MX_ETH_Init+0x84>)
 80005ec:	4a16      	ldr	r2, [pc, #88]	@ (8000648 <MX_ETH_Init+0x8c>)
 80005ee:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80005f0:	4b13      	ldr	r3, [pc, #76]	@ (8000640 <MX_ETH_Init+0x84>)
 80005f2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80005f6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80005f8:	4b11      	ldr	r3, [pc, #68]	@ (8000640 <MX_ETH_Init+0x84>)
 80005fa:	4a14      	ldr	r2, [pc, #80]	@ (800064c <MX_ETH_Init+0x90>)
 80005fc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <MX_ETH_Init+0x84>)
 8000600:	4a13      	ldr	r2, [pc, #76]	@ (8000650 <MX_ETH_Init+0x94>)
 8000602:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000604:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <MX_ETH_Init+0x84>)
 8000606:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800060a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800060c:	480c      	ldr	r0, [pc, #48]	@ (8000640 <MX_ETH_Init+0x84>)
 800060e:	f000 fe5b 	bl	80012c8 <HAL_ETH_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000618:	f000 fa92 	bl	8000b40 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800061c:	2238      	movs	r2, #56	@ 0x38
 800061e:	2100      	movs	r1, #0
 8000620:	480c      	ldr	r0, [pc, #48]	@ (8000654 <MX_ETH_Init+0x98>)
 8000622:	f003 fa82 	bl	8003b2a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000626:	4b0b      	ldr	r3, [pc, #44]	@ (8000654 <MX_ETH_Init+0x98>)
 8000628:	2221      	movs	r2, #33	@ 0x21
 800062a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <MX_ETH_Init+0x98>)
 800062e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000632:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000634:	4b07      	ldr	r3, [pc, #28]	@ (8000654 <MX_ETH_Init+0x98>)
 8000636:	2200      	movs	r2, #0
 8000638:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000208 	.word	0x20000208
 8000644:	40028000 	.word	0x40028000
 8000648:	200002b8 	.word	0x200002b8
 800064c:	20000130 	.word	0x20000130
 8000650:	20000090 	.word	0x20000090
 8000654:	200001d0 	.word	0x200001d0

08000658 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08e      	sub	sp, #56	@ 0x38
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a55      	ldr	r2, [pc, #340]	@ (80007cc <HAL_ETH_MspInit+0x174>)
 8000676:	4293      	cmp	r3, r2
 8000678:	f040 80a4 	bne.w	80007c4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	623b      	str	r3, [r7, #32]
 8000680:	4b53      	ldr	r3, [pc, #332]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 8000682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000684:	4a52      	ldr	r2, [pc, #328]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 8000686:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800068a:	6313      	str	r3, [r2, #48]	@ 0x30
 800068c:	4b50      	ldr	r3, [pc, #320]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 800068e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000694:	623b      	str	r3, [r7, #32]
 8000696:	6a3b      	ldr	r3, [r7, #32]
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]
 800069c:	4b4c      	ldr	r3, [pc, #304]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 800069e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a0:	4a4b      	ldr	r2, [pc, #300]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a8:	4b49      	ldr	r3, [pc, #292]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80006b0:	61fb      	str	r3, [r7, #28]
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	2300      	movs	r3, #0
 80006b6:	61bb      	str	r3, [r7, #24]
 80006b8:	4b45      	ldr	r3, [pc, #276]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006bc:	4a44      	ldr	r2, [pc, #272]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80006c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c4:	4b42      	ldr	r3, [pc, #264]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80006cc:	61bb      	str	r3, [r7, #24]
 80006ce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
 80006d4:	4b3e      	ldr	r3, [pc, #248]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d8:	4a3d      	ldr	r2, [pc, #244]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006da:	f043 0304 	orr.w	r3, r3, #4
 80006de:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e0:	4b3b      	ldr	r3, [pc, #236]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e4:	f003 0304 	and.w	r3, r3, #4
 80006e8:	617b      	str	r3, [r7, #20]
 80006ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ec:	2300      	movs	r3, #0
 80006ee:	613b      	str	r3, [r7, #16]
 80006f0:	4b37      	ldr	r3, [pc, #220]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f4:	4a36      	ldr	r2, [pc, #216]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006f6:	f043 0301 	orr.w	r3, r3, #1
 80006fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fc:	4b34      	ldr	r3, [pc, #208]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 80006fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000700:	f003 0301 	and.w	r3, r3, #1
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	4b30      	ldr	r3, [pc, #192]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 800070e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000710:	4a2f      	ldr	r2, [pc, #188]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 8000712:	f043 0302 	orr.w	r3, r3, #2
 8000716:	6313      	str	r3, [r2, #48]	@ 0x30
 8000718:	4b2d      	ldr	r3, [pc, #180]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 800071a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071c:	f003 0302 	and.w	r3, r3, #2
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000724:	2300      	movs	r3, #0
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	4b29      	ldr	r3, [pc, #164]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 800072a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072c:	4a28      	ldr	r2, [pc, #160]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 800072e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000732:	6313      	str	r3, [r2, #48]	@ 0x30
 8000734:	4b26      	ldr	r3, [pc, #152]	@ (80007d0 <HAL_ETH_MspInit+0x178>)
 8000736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000740:	2332      	movs	r3, #50	@ 0x32
 8000742:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	2302      	movs	r3, #2
 8000746:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800074c:	2303      	movs	r3, #3
 800074e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000750:	230b      	movs	r3, #11
 8000752:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000758:	4619      	mov	r1, r3
 800075a:	481e      	ldr	r0, [pc, #120]	@ (80007d4 <HAL_ETH_MspInit+0x17c>)
 800075c:	f001 f904 	bl	8001968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000760:	2386      	movs	r3, #134	@ 0x86
 8000762:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000764:	2302      	movs	r3, #2
 8000766:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800076c:	2303      	movs	r3, #3
 800076e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000770:	230b      	movs	r3, #11
 8000772:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000774:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000778:	4619      	mov	r1, r3
 800077a:	4817      	ldr	r0, [pc, #92]	@ (80007d8 <HAL_ETH_MspInit+0x180>)
 800077c:	f001 f8f4 	bl	8001968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000780:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000784:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000786:	2302      	movs	r3, #2
 8000788:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	2300      	movs	r3, #0
 800078c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078e:	2303      	movs	r3, #3
 8000790:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000792:	230b      	movs	r3, #11
 8000794:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079a:	4619      	mov	r1, r3
 800079c:	480f      	ldr	r0, [pc, #60]	@ (80007dc <HAL_ETH_MspInit+0x184>)
 800079e:	f001 f8e3 	bl	8001968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007a2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a8:	2302      	movs	r3, #2
 80007aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b0:	2303      	movs	r3, #3
 80007b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007b4:	230b      	movs	r3, #11
 80007b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007bc:	4619      	mov	r1, r3
 80007be:	4808      	ldr	r0, [pc, #32]	@ (80007e0 <HAL_ETH_MspInit+0x188>)
 80007c0:	f001 f8d2 	bl	8001968 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80007c4:	bf00      	nop
 80007c6:	3738      	adds	r7, #56	@ 0x38
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40028000 	.word	0x40028000
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40020800 	.word	0x40020800
 80007d8:	40020000 	.word	0x40020000
 80007dc:	40020400 	.word	0x40020400
 80007e0:	40021800 	.word	0x40021800

080007e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08c      	sub	sp, #48	@ 0x30
 80007e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	f107 031c 	add.w	r3, r7, #28
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	61bb      	str	r3, [r7, #24]
 80007fe:	4b4c      	ldr	r3, [pc, #304]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a4b      	ldr	r2, [pc, #300]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b49      	ldr	r3, [pc, #292]	@ (8000930 <MX_GPIO_Init+0x14c>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	61bb      	str	r3, [r7, #24]
 8000814:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
 800081a:	4b45      	ldr	r3, [pc, #276]	@ (8000930 <MX_GPIO_Init+0x14c>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a44      	ldr	r2, [pc, #272]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b42      	ldr	r3, [pc, #264]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	4b3e      	ldr	r3, [pc, #248]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a3d      	ldr	r2, [pc, #244]	@ (8000930 <MX_GPIO_Init+0x14c>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b3b      	ldr	r3, [pc, #236]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a36      	ldr	r2, [pc, #216]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000858:	f043 0302 	orr.w	r3, r3, #2
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b34      	ldr	r3, [pc, #208]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	4b30      	ldr	r3, [pc, #192]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a2f      	ldr	r2, [pc, #188]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000874:	f043 0308 	orr.w	r3, r3, #8
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b2d      	ldr	r3, [pc, #180]	@ (8000930 <MX_GPIO_Init+0x14c>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0308 	and.w	r3, r3, #8
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	4b29      	ldr	r3, [pc, #164]	@ (8000930 <MX_GPIO_Init+0x14c>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a28      	ldr	r2, [pc, #160]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000890:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b26      	ldr	r3, [pc, #152]	@ (8000930 <MX_GPIO_Init+0x14c>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008a8:	4822      	ldr	r0, [pc, #136]	@ (8000934 <MX_GPIO_Init+0x150>)
 80008aa:	f001 fa09 	bl	8001cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	@ 0x40
 80008b2:	4821      	ldr	r0, [pc, #132]	@ (8000938 <MX_GPIO_Init+0x154>)
 80008b4:	f001 fa04 	bl	8001cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	481b      	ldr	r0, [pc, #108]	@ (800093c <MX_GPIO_Init+0x158>)
 80008d0:	f001 f84a 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008d4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008da:	2301      	movs	r3, #1
 80008dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	f107 031c 	add.w	r3, r7, #28
 80008ea:	4619      	mov	r1, r3
 80008ec:	4811      	ldr	r0, [pc, #68]	@ (8000934 <MX_GPIO_Init+0x150>)
 80008ee:	f001 f83b 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008f2:	2340      	movs	r3, #64	@ 0x40
 80008f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	480b      	ldr	r0, [pc, #44]	@ (8000938 <MX_GPIO_Init+0x154>)
 800090a:	f001 f82d 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800090e:	2380      	movs	r3, #128	@ 0x80
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000912:	2300      	movs	r3, #0
 8000914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4805      	ldr	r0, [pc, #20]	@ (8000938 <MX_GPIO_Init+0x154>)
 8000922:	f001 f821 	bl	8001968 <HAL_GPIO_Init>

}
 8000926:	bf00      	nop
 8000928:	3730      	adds	r7, #48	@ 0x30
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40023800 	.word	0x40023800
 8000934:	40020400 	.word	0x40020400
 8000938:	40021800 	.word	0x40021800
 800093c:	40020800 	.word	0x40020800

08000940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b0b2      	sub	sp, #200	@ 0xc8
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000946:	f000 fb43 	bl	8000fd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094a:	f000 f88f 	bl	8000a6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800094e:	f7ff ff49 	bl	80007e4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000952:	f7ff fe33 	bl	80005bc <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000956:	f000 fa17 	bl	8000d88 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800095a:	f000 fa87 	bl	8000e6c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  setvbuf(stdout, NULL, _IONBF, 0);//buffer na printovanie
 800095e:	4b36      	ldr	r3, [pc, #216]	@ (8000a38 <main+0xf8>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	6898      	ldr	r0, [r3, #8]
 8000964:	2300      	movs	r3, #0
 8000966:	2202      	movs	r2, #2
 8000968:	2100      	movs	r1, #0
 800096a:	f002 ffc5 	bl	80038f8 <setvbuf>

  //Ukol3
  #ifdef ODECET
  	  a=a-b;
 800096e:	4b33      	ldr	r3, [pc, #204]	@ (8000a3c <main+0xfc>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	4b33      	ldr	r3, [pc, #204]	@ (8000a40 <main+0x100>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	4a30      	ldr	r2, [pc, #192]	@ (8000a3c <main+0xfc>)
 800097a:	6013      	str	r3, [r2, #0]
  #endif
  printf("vysledok: %d\r\n", a);
 800097c:	4b2f      	ldr	r3, [pc, #188]	@ (8000a3c <main+0xfc>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4619      	mov	r1, r3
 8000982:	4830      	ldr	r0, [pc, #192]	@ (8000a44 <main+0x104>)
 8000984:	f002 ffa6 	bl	80038d4 <iprintf>

  //Ukol4
  z = x + y;
 8000988:	4b2f      	ldr	r3, [pc, #188]	@ (8000a48 <main+0x108>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	461a      	mov	r2, r3
 800098e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a4c <main+0x10c>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	4413      	add	r3, r2
 8000994:	4a2e      	ldr	r2, [pc, #184]	@ (8000a50 <main+0x110>)
 8000996:	6013      	str	r3, [r2, #0]
  printf("vysledok pretipovane: %d\r\n", z);
 8000998:	4b2d      	ldr	r3, [pc, #180]	@ (8000a50 <main+0x110>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4619      	mov	r1, r3
 800099e:	482d      	ldr	r0, [pc, #180]	@ (8000a54 <main+0x114>)
 80009a0:	f002 ff98 	bl	80038d4 <iprintf>

  //Ukol5
  int d;
  d = 24 >> 3;
 80009a4:	2303      	movs	r3, #3
 80009a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  d=d-1;
 80009aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80009ae:	3b01      	subs	r3, #1
 80009b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  d=d & 0x2;
 80009b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80009b8:	f003 0302 	and.w	r3, r3, #2
 80009bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  printf("vysledok operacie: %d\r\n", d);
 80009c0:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 80009c4:	4824      	ldr	r0, [pc, #144]	@ (8000a58 <main+0x118>)
 80009c6:	f002 ff85 	bl	80038d4 <iprintf>

  //Ukol6
  int e = 200;
 80009ca:	23c8      	movs	r3, #200	@ 0xc8
 80009cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  char str1[]="Hodnota=";
 80009d0:	4a22      	ldr	r2, [pc, #136]	@ (8000a5c <main+0x11c>)
 80009d2:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80009d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80009d8:	c303      	stmia	r3!, {r0, r1}
 80009da:	701a      	strb	r2, [r3, #0]
  char str2[80];

  itoa(e,str2,10);
 80009dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009e0:	220a      	movs	r2, #10
 80009e2:	4619      	mov	r1, r3
 80009e4:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80009e8:	f002 fe6e 	bl	80036c8 <itoa>
  strcat(str1,str2);
 80009ec:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80009f0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80009f4:	4611      	mov	r1, r2
 80009f6:	4618      	mov	r0, r3
 80009f8:	f003 f89f 	bl	8003b3a <strcat>

  printf("%s\n\r", str1);
 80009fc:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000a00:	4619      	mov	r1, r3
 8000a02:	4817      	ldr	r0, [pc, #92]	@ (8000a60 <main+0x120>)
 8000a04:	f002 ff66 	bl	80038d4 <iprintf>

  char str3[100];
  sprintf(str3, "%s%s", str1, str2);
 8000a08:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a0c:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000a10:	4638      	mov	r0, r7
 8000a12:	4914      	ldr	r1, [pc, #80]	@ (8000a64 <main+0x124>)
 8000a14:	f003 f824 	bl	8003a60 <siprintf>
  printf("%s\n\r",str3);
 8000a18:	463b      	mov	r3, r7
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4810      	ldr	r0, [pc, #64]	@ (8000a60 <main+0x120>)
 8000a1e:	f002 ff59 	bl	80038d4 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 8000a22:	2101      	movs	r1, #1
 8000a24:	4810      	ldr	r0, [pc, #64]	@ (8000a68 <main+0x128>)
 8000a26:	f001 f964 	bl	8001cf2 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000a2a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a2e:	f000 fb41 	bl	80010b4 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 8000a32:	bf00      	nop
 8000a34:	e7f5      	b.n	8000a22 <main+0xe2>
 8000a36:	bf00      	nop
 8000a38:	20000024 	.word	0x20000024
 8000a3c:	20000004 	.word	0x20000004
 8000a40:	20000000 	.word	0x20000000
 8000a44:	08004b08 	.word	0x08004b08
 8000a48:	20000008 	.word	0x20000008
 8000a4c:	20000009 	.word	0x20000009
 8000a50:	200002c0 	.word	0x200002c0
 8000a54:	08004b18 	.word	0x08004b18
 8000a58:	08004b34 	.word	0x08004b34
 8000a5c:	08004b5c 	.word	0x08004b5c
 8000a60:	08004b4c 	.word	0x08004b4c
 8000a64:	08004b54 	.word	0x08004b54
 8000a68:	40020400 	.word	0x40020400

08000a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b094      	sub	sp, #80	@ 0x50
 8000a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a72:	f107 0320 	add.w	r3, r7, #32
 8000a76:	2230      	movs	r2, #48	@ 0x30
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f003 f855 	bl	8003b2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a80:	f107 030c 	add.w	r3, r7, #12
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a90:	2300      	movs	r3, #0
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	4b28      	ldr	r3, [pc, #160]	@ (8000b38 <SystemClock_Config+0xcc>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a98:	4a27      	ldr	r2, [pc, #156]	@ (8000b38 <SystemClock_Config+0xcc>)
 8000a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa0:	4b25      	ldr	r3, [pc, #148]	@ (8000b38 <SystemClock_Config+0xcc>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aac:	2300      	movs	r3, #0
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	4b22      	ldr	r3, [pc, #136]	@ (8000b3c <SystemClock_Config+0xd0>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a21      	ldr	r2, [pc, #132]	@ (8000b3c <SystemClock_Config+0xd0>)
 8000ab6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aba:	6013      	str	r3, [r2, #0]
 8000abc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b3c <SystemClock_Config+0xd0>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000acc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ad6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000adc:	2304      	movs	r3, #4
 8000ade:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ae0:	23a8      	movs	r3, #168	@ 0xa8
 8000ae2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ae8:	2307      	movs	r3, #7
 8000aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aec:	f107 0320 	add.w	r3, r7, #32
 8000af0:	4618      	mov	r0, r3
 8000af2:	f001 fa27 	bl	8001f44 <HAL_RCC_OscConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000afc:	f000 f820 	bl	8000b40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b00:	230f      	movs	r3, #15
 8000b02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b04:	2302      	movs	r3, #2
 8000b06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b18:	f107 030c 	add.w	r3, r7, #12
 8000b1c:	2105      	movs	r1, #5
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f001 fc88 	bl	8002434 <HAL_RCC_ClockConfig>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b2a:	f000 f809 	bl	8000b40 <Error_Handler>
  }
}
 8000b2e:	bf00      	nop
 8000b30:	3750      	adds	r7, #80	@ 0x50
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40007000 	.word	0x40007000

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <Error_Handler+0x8>

08000b4c <__io_putchar>:
#include <stdlib.h>

extern UART_HandleTypeDef huart3;

PUTCHAR_PROTOTYPE
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF) ;
 8000b54:	1d39      	adds	r1, r7, #4
 8000b56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4803      	ldr	r0, [pc, #12]	@ (8000b6c <__io_putchar+0x20>)
 8000b5e:	f001 fed9 	bl	8002914 <HAL_UART_Transmit>
	return ch;
 8000b62:	687b      	ldr	r3, [r7, #4]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200002c8 	.word	0x200002c8

08000b70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b86:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	603b      	str	r3, [r7, #0]
 8000b96:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	4a08      	ldr	r2, [pc, #32]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	40023800 	.word	0x40023800

08000bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <NMI_Handler+0x4>

08000bc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <HardFault_Handler+0x4>

08000bd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <MemManage_Handler+0x4>

08000bd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <BusFault_Handler+0x4>

08000be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <UsageFault_Handler+0x4>

08000be8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c16:	f000 fa2d 	bl	8001074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b086      	sub	sp, #24
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	60f8      	str	r0, [r7, #12]
 8000c26:	60b9      	str	r1, [r7, #8]
 8000c28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
 8000c2e:	e00a      	b.n	8000c46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c30:	f3af 8000 	nop.w
 8000c34:	4601      	mov	r1, r0
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1c5a      	adds	r2, r3, #1
 8000c3a:	60ba      	str	r2, [r7, #8]
 8000c3c:	b2ca      	uxtb	r2, r1
 8000c3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	3301      	adds	r3, #1
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	697a      	ldr	r2, [r7, #20]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	dbf0      	blt.n	8000c30 <_read+0x12>
  }

  return len;
 8000c4e:	687b      	ldr	r3, [r7, #4]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	e009      	b.n	8000c7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	1c5a      	adds	r2, r3, #1
 8000c6e:	60ba      	str	r2, [r7, #8]
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff ff6a 	bl	8000b4c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	dbf1      	blt.n	8000c6a <_write+0x12>
  }
  return len;
 8000c86:	687b      	ldr	r3, [r7, #4]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <_close>:

int _close(int file)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb8:	605a      	str	r2, [r3, #4]
  return 0;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <_isatty>:

int _isatty(int file)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cd0:	2301      	movs	r3, #1
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b085      	sub	sp, #20
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cea:	2300      	movs	r3, #0
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3714      	adds	r7, #20
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d00:	4a14      	ldr	r2, [pc, #80]	@ (8000d54 <_sbrk+0x5c>)
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <_sbrk+0x60>)
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d0c:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <_sbrk+0x64>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d102      	bne.n	8000d1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d14:	4b11      	ldr	r3, [pc, #68]	@ (8000d5c <_sbrk+0x64>)
 8000d16:	4a12      	ldr	r2, [pc, #72]	@ (8000d60 <_sbrk+0x68>)
 8000d18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d1a:	4b10      	ldr	r3, [pc, #64]	@ (8000d5c <_sbrk+0x64>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4413      	add	r3, r2
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d207      	bcs.n	8000d38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d28:	f002 ff5c 	bl	8003be4 <__errno>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	220c      	movs	r2, #12
 8000d30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d32:	f04f 33ff 	mov.w	r3, #4294967295
 8000d36:	e009      	b.n	8000d4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d38:	4b08      	ldr	r3, [pc, #32]	@ (8000d5c <_sbrk+0x64>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d3e:	4b07      	ldr	r3, [pc, #28]	@ (8000d5c <_sbrk+0x64>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4413      	add	r3, r2
 8000d46:	4a05      	ldr	r2, [pc, #20]	@ (8000d5c <_sbrk+0x64>)
 8000d48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3718      	adds	r7, #24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20030000 	.word	0x20030000
 8000d58:	00000400 	.word	0x00000400
 8000d5c:	200002c4 	.word	0x200002c4
 8000d60:	20000948 	.word	0x20000948

08000d64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <SystemInit+0x20>)
 8000d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d6e:	4a05      	ldr	r2, [pc, #20]	@ (8000d84 <SystemInit+0x20>)
 8000d70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	@ (8000dd8 <MX_USART3_UART_Init+0x50>)
 8000d90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000d94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000dac:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000dae:	220c      	movs	r2, #12
 8000db0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db2:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000dbe:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <MX_USART3_UART_Init+0x4c>)
 8000dc0:	f001 fd58 	bl	8002874 <HAL_UART_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000dca:	f7ff feb9 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200002c8 	.word	0x200002c8
 8000dd8:	40004800 	.word	0x40004800

08000ddc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	@ 0x28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a19      	ldr	r2, [pc, #100]	@ (8000e60 <HAL_UART_MspInit+0x84>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d12c      	bne.n	8000e58 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b18      	ldr	r3, [pc, #96]	@ (8000e64 <HAL_UART_MspInit+0x88>)
 8000e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e06:	4a17      	ldr	r2, [pc, #92]	@ (8000e64 <HAL_UART_MspInit+0x88>)
 8000e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <HAL_UART_MspInit+0x88>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <HAL_UART_MspInit+0x88>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a10      	ldr	r2, [pc, #64]	@ (8000e64 <HAL_UART_MspInit+0x88>)
 8000e24:	f043 0308 	orr.w	r3, r3, #8
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_UART_MspInit+0x88>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0308 	and.w	r3, r3, #8
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e44:	2303      	movs	r3, #3
 8000e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e48:	2307      	movs	r3, #7
 8000e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	4619      	mov	r1, r3
 8000e52:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <HAL_UART_MspInit+0x8c>)
 8000e54:	f000 fd88 	bl	8001968 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e58:	bf00      	nop
 8000e5a:	3728      	adds	r7, #40	@ 0x28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40004800 	.word	0x40004800
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020c00 	.word	0x40020c00

08000e6c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e70:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e72:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e76:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000e78:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e7a:	2204      	movs	r2, #4
 8000e7c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e80:	2202      	movs	r2, #2
 8000e82:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000e90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000e96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000e9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000ea2:	4b08      	ldr	r3, [pc, #32]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000eae:	4805      	ldr	r0, [pc, #20]	@ (8000ec4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb0:	f000 ff39 	bl	8001d26 <HAL_PCD_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000eba:	f7ff fe41 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000310 	.word	0x20000310

08000ec8 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	@ 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ee8:	d13f      	bne.n	8000f6a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b21      	ldr	r3, [pc, #132]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a20      	ldr	r2, [pc, #128]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000f06:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f14:	2303      	movs	r3, #3
 8000f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f18:	230a      	movs	r3, #10
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	4619      	mov	r1, r3
 8000f22:	4815      	ldr	r0, [pc, #84]	@ (8000f78 <HAL_PCD_MspInit+0xb0>)
 8000f24:	f000 fd20 	bl	8001968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480e      	ldr	r0, [pc, #56]	@ (8000f78 <HAL_PCD_MspInit+0xb0>)
 8000f3e:	f000 fd13 	bl	8001968 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f46:	4a0b      	ldr	r2, [pc, #44]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000f48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f4c:	6353      	str	r3, [r2, #52]	@ 0x34
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f56:	4a07      	ldr	r2, [pc, #28]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000f58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <HAL_PCD_MspInit+0xac>)
 8000f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	3728      	adds	r7, #40	@ 0x28
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020000 	.word	0x40020000

08000f7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fb4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f80:	f7ff fef0 	bl	8000d64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f84:	480c      	ldr	r0, [pc, #48]	@ (8000fb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f86:	490d      	ldr	r1, [pc, #52]	@ (8000fbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f88:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f8c:	e002      	b.n	8000f94 <LoopCopyDataInit>

08000f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f92:	3304      	adds	r3, #4

08000f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f98:	d3f9      	bcc.n	8000f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa0:	e001      	b.n	8000fa6 <LoopFillZerobss>

08000fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa4:	3204      	adds	r2, #4

08000fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa8:	d3fb      	bcc.n	8000fa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000faa:	f002 fe21 	bl	8003bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fae:	f7ff fcc7 	bl	8000940 <main>
  bx  lr    
 8000fb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fb4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fbc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000fc0:	08004be8 	.word	0x08004be8
  ldr r2, =_sbss
 8000fc4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000fc8:	20000944 	.word	0x20000944

08000fcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fcc:	e7fe      	b.n	8000fcc <ADC_IRQHandler>
	...

08000fd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <HAL_Init+0x40>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001010 <HAL_Init+0x40>)
 8000fda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8001010 <HAL_Init+0x40>)
 8000fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fec:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <HAL_Init+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a07      	ldr	r2, [pc, #28]	@ (8001010 <HAL_Init+0x40>)
 8000ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff8:	2003      	movs	r0, #3
 8000ffa:	f000 f931 	bl	8001260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffe:	2000      	movs	r0, #0
 8001000:	f000 f808 	bl	8001014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001004:	f7ff fdb4 	bl	8000b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40023c00 	.word	0x40023c00

08001014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <HAL_InitTick+0x54>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b12      	ldr	r3, [pc, #72]	@ (800106c <HAL_InitTick+0x58>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	4619      	mov	r1, r3
 8001026:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800102a:	fbb3 f3f1 	udiv	r3, r3, r1
 800102e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f93b 	bl	80012ae <HAL_SYSTICK_Config>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e00e      	b.n	8001060 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b0f      	cmp	r3, #15
 8001046:	d80a      	bhi.n	800105e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001048:	2200      	movs	r2, #0
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	f04f 30ff 	mov.w	r0, #4294967295
 8001050:	f000 f911 	bl	8001276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <HAL_InitTick+0x5c>)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800105a:	2300      	movs	r3, #0
 800105c:	e000      	b.n	8001060 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000000c 	.word	0x2000000c
 800106c:	20000014 	.word	0x20000014
 8001070:	20000010 	.word	0x20000010

08001074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x20>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_IncTick+0x24>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a04      	ldr	r2, [pc, #16]	@ (8001098 <HAL_IncTick+0x24>)
 8001086:	6013      	str	r3, [r2, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000014 	.word	0x20000014
 8001098:	200007f4 	.word	0x200007f4

0800109c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <HAL_GetTick+0x14>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	200007f4 	.word	0x200007f4

080010b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010bc:	f7ff ffee 	bl	800109c <HAL_GetTick>
 80010c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d005      	beq.n	80010da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <HAL_Delay+0x44>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4413      	add	r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010da:	bf00      	nop
 80010dc:	f7ff ffde 	bl	800109c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8f7      	bhi.n	80010dc <HAL_Delay+0x28>
  {
  }
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000014 	.word	0x20000014

080010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001118:	4013      	ands	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001124:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800112c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112e:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	60d3      	str	r3, [r2, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001148:	4b04      	ldr	r3, [pc, #16]	@ (800115c <__NVIC_GetPriorityGrouping+0x18>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	f003 0307 	and.w	r3, r3, #7
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	db0a      	blt.n	800118a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	b2da      	uxtb	r2, r3
 8001178:	490c      	ldr	r1, [pc, #48]	@ (80011ac <__NVIC_SetPriority+0x4c>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	b2d2      	uxtb	r2, r2
 8001182:	440b      	add	r3, r1
 8001184:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001188:	e00a      	b.n	80011a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4908      	ldr	r1, [pc, #32]	@ (80011b0 <__NVIC_SetPriority+0x50>)
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	3b04      	subs	r3, #4
 8001198:	0112      	lsls	r2, r2, #4
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	440b      	add	r3, r1
 800119e:	761a      	strb	r2, [r3, #24]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000e100 	.word	0xe000e100
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b089      	sub	sp, #36	@ 0x24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f1c3 0307 	rsb	r3, r3, #7
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	bf28      	it	cs
 80011d2:	2304      	movcs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3304      	adds	r3, #4
 80011da:	2b06      	cmp	r3, #6
 80011dc:	d902      	bls.n	80011e4 <NVIC_EncodePriority+0x30>
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3b03      	subs	r3, #3
 80011e2:	e000      	b.n	80011e6 <NVIC_EncodePriority+0x32>
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e8:	f04f 32ff 	mov.w	r2, #4294967295
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43da      	mvns	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	401a      	ands	r2, r3
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	43d9      	mvns	r1, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4313      	orrs	r3, r2
         );
}
 800120e:	4618      	mov	r0, r3
 8001210:	3724      	adds	r7, #36	@ 0x24
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800122c:	d301      	bcc.n	8001232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122e:	2301      	movs	r3, #1
 8001230:	e00f      	b.n	8001252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001232:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <SysTick_Config+0x40>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3b01      	subs	r3, #1
 8001238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800123a:	210f      	movs	r1, #15
 800123c:	f04f 30ff 	mov.w	r0, #4294967295
 8001240:	f7ff ff8e 	bl	8001160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <SysTick_Config+0x40>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124a:	4b04      	ldr	r3, [pc, #16]	@ (800125c <SysTick_Config+0x40>)
 800124c:	2207      	movs	r2, #7
 800124e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	e000e010 	.word	0xe000e010

08001260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff47 	bl	80010fc <__NVIC_SetPriorityGrouping>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001288:	f7ff ff5c 	bl	8001144 <__NVIC_GetPriorityGrouping>
 800128c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	6978      	ldr	r0, [r7, #20]
 8001294:	f7ff ff8e 	bl	80011b4 <NVIC_EncodePriority>
 8001298:	4602      	mov	r2, r0
 800129a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129e:	4611      	mov	r1, r2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff5d 	bl	8001160 <__NVIC_SetPriority>
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ffb0 	bl	800121c <SysTick_Config>
 80012bc:	4603      	mov	r3, r0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e08a      	b.n	80013f0 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d106      	bne.n	80012f2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2220      	movs	r2, #32
 80012e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7ff f9b3 	bl	8000658 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	4b40      	ldr	r3, [pc, #256]	@ (80013f8 <HAL_ETH_Init+0x130>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fa:	4a3f      	ldr	r2, [pc, #252]	@ (80013f8 <HAL_ETH_Init+0x130>)
 80012fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001300:	6453      	str	r3, [r2, #68]	@ 0x44
 8001302:	4b3d      	ldr	r3, [pc, #244]	@ (80013f8 <HAL_ETH_Init+0x130>)
 8001304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800130e:	4b3b      	ldr	r3, [pc, #236]	@ (80013fc <HAL_ETH_Init+0x134>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4a3a      	ldr	r2, [pc, #232]	@ (80013fc <HAL_ETH_Init+0x134>)
 8001314:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001318:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800131a:	4b38      	ldr	r3, [pc, #224]	@ (80013fc <HAL_ETH_Init+0x134>)
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	4936      	ldr	r1, [pc, #216]	@ (80013fc <HAL_ETH_Init+0x134>)
 8001324:	4313      	orrs	r3, r2
 8001326:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001328:	4b34      	ldr	r3, [pc, #208]	@ (80013fc <HAL_ETH_Init+0x134>)
 800132a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001342:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001344:	f7ff feaa 	bl	800109c <HAL_GetTick>
 8001348:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800134a:	e011      	b.n	8001370 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800134c:	f7ff fea6 	bl	800109c <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800135a:	d909      	bls.n	8001370 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2204      	movs	r2, #4
 8001360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	22e0      	movs	r2, #224	@ 0xe0
 8001368:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e03f      	b.n	80013f0 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1e4      	bne.n	800134c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f97a 	bl	800167c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 fa25 	bl	80017d8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 fa7b 	bl	800188a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	461a      	mov	r2, r3
 800139a:	2100      	movs	r1, #0
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 f9e3 	bl	8001768 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80013b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013c2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80013c6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80013da:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2210      	movs	r2, #16
 80013ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40013800 	.word	0x40013800

08001400 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	4b53      	ldr	r3, [pc, #332]	@ (8001564 <ETH_SetMACConfig+0x164>)
 8001416:	4013      	ands	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	7b9b      	ldrb	r3, [r3, #14]
 800141e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	7c12      	ldrb	r2, [r2, #16]
 8001424:	2a00      	cmp	r2, #0
 8001426:	d102      	bne.n	800142e <ETH_SetMACConfig+0x2e>
 8001428:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800142c:	e000      	b.n	8001430 <ETH_SetMACConfig+0x30>
 800142e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001430:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	7c52      	ldrb	r2, [r2, #17]
 8001436:	2a00      	cmp	r2, #0
 8001438:	d102      	bne.n	8001440 <ETH_SetMACConfig+0x40>
 800143a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800143e:	e000      	b.n	8001442 <ETH_SetMACConfig+0x42>
 8001440:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001442:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001448:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	7fdb      	ldrb	r3, [r3, #31]
 800144e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001450:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001456:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	7f92      	ldrb	r2, [r2, #30]
 800145c:	2a00      	cmp	r2, #0
 800145e:	d102      	bne.n	8001466 <ETH_SetMACConfig+0x66>
 8001460:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001464:	e000      	b.n	8001468 <ETH_SetMACConfig+0x68>
 8001466:	2200      	movs	r2, #0
                        macconf->Speed |
 8001468:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	7f1b      	ldrb	r3, [r3, #28]
 800146e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001470:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001476:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	791b      	ldrb	r3, [r3, #4]
 800147c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800147e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001486:	2a00      	cmp	r2, #0
 8001488:	d102      	bne.n	8001490 <ETH_SetMACConfig+0x90>
 800148a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800148e:	e000      	b.n	8001492 <ETH_SetMACConfig+0x92>
 8001490:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001492:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	7bdb      	ldrb	r3, [r3, #15]
 8001498:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800149a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80014a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80014a8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80014aa:	4313      	orrs	r3, r2
 80014ac:	68fa      	ldr	r2, [r7, #12]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80014c2:	2001      	movs	r0, #1
 80014c4:	f7ff fdf6 	bl	80010b4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80014de:	4013      	ands	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014e6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80014ee:	2a00      	cmp	r2, #0
 80014f0:	d101      	bne.n	80014f6 <ETH_SetMACConfig+0xf6>
 80014f2:	2280      	movs	r2, #128	@ 0x80
 80014f4:	e000      	b.n	80014f8 <ETH_SetMACConfig+0xf8>
 80014f6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80014f8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80014fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001506:	2a01      	cmp	r2, #1
 8001508:	d101      	bne.n	800150e <ETH_SetMACConfig+0x10e>
 800150a:	2208      	movs	r2, #8
 800150c:	e000      	b.n	8001510 <ETH_SetMACConfig+0x110>
 800150e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001510:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001518:	2a01      	cmp	r2, #1
 800151a:	d101      	bne.n	8001520 <ETH_SetMACConfig+0x120>
 800151c:	2204      	movs	r2, #4
 800151e:	e000      	b.n	8001522 <ETH_SetMACConfig+0x122>
 8001520:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001522:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800152a:	2a01      	cmp	r2, #1
 800152c:	d101      	bne.n	8001532 <ETH_SetMACConfig+0x132>
 800152e:	2202      	movs	r2, #2
 8001530:	e000      	b.n	8001534 <ETH_SetMACConfig+0x134>
 8001532:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001534:	4313      	orrs	r3, r2
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	4313      	orrs	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff fdb1 	bl	80010b4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	619a      	str	r2, [r3, #24]
}
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	fd20810f 	.word	0xfd20810f

08001568 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	4b3d      	ldr	r3, [pc, #244]	@ (8001678 <ETH_SetDMAConfig+0x110>)
 8001582:	4013      	ands	r3, r2
 8001584:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	7b1b      	ldrb	r3, [r3, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d102      	bne.n	8001594 <ETH_SetDMAConfig+0x2c>
 800158e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001592:	e000      	b.n	8001596 <ETH_SetDMAConfig+0x2e>
 8001594:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	7b5b      	ldrb	r3, [r3, #13]
 800159a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800159c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	7f52      	ldrb	r2, [r2, #29]
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	d102      	bne.n	80015ac <ETH_SetDMAConfig+0x44>
 80015a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80015aa:	e000      	b.n	80015ae <ETH_SetDMAConfig+0x46>
 80015ac:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80015ae:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	7b9b      	ldrb	r3, [r3, #14]
 80015b4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80015b6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80015bc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	7f1b      	ldrb	r3, [r3, #28]
 80015c2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80015c4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	7f9b      	ldrb	r3, [r3, #30]
 80015ca:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80015cc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80015d2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015da:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80015dc:	4313      	orrs	r3, r2
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015ec:	461a      	mov	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015fe:	2001      	movs	r0, #1
 8001600:	f7ff fd58 	bl	80010b4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800160c:	461a      	mov	r2, r3
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	791b      	ldrb	r3, [r3, #4]
 8001616:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800161c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001622:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001628:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001630:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001632:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001638:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800163a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001640:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800164a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800164e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800165c:	2001      	movs	r0, #1
 800165e:	f7ff fd29 	bl	80010b4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800166a:	461a      	mov	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6013      	str	r3, [r2, #0]
}
 8001670:	bf00      	nop
 8001672:	3710      	adds	r7, #16
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	f8de3f23 	.word	0xf8de3f23

0800167c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b0a6      	sub	sp, #152	@ 0x98
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001684:	2301      	movs	r3, #1
 8001686:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800168a:	2301      	movs	r3, #1
 800168c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001690:	2300      	movs	r3, #0
 8001692:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800169a:	2301      	movs	r3, #1
 800169c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80016a6:	2301      	movs	r3, #1
 80016a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80016ac:	2301      	movs	r3, #1
 80016ae:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80016be:	2300      	movs	r3, #0
 80016c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80016c8:	2300      	movs	r3, #0
 80016ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80016d8:	2300      	movs	r3, #0
 80016da:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80016de:	2300      	movs	r3, #0
 80016e0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80016e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80016ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80016f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80016fa:	4619      	mov	r1, r3
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff fe7f 	bl	8001400 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001702:	2301      	movs	r3, #1
 8001704:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001706:	2301      	movs	r3, #1
 8001708:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800170a:	2301      	movs	r3, #1
 800170c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001710:	2301      	movs	r3, #1
 8001712:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001718:	2300      	movs	r3, #0
 800171a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001724:	2300      	movs	r3, #0
 8001726:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001728:	2301      	movs	r3, #1
 800172a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800172e:	2301      	movs	r3, #1
 8001730:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001732:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001736:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001738:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800173c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800173e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001742:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001744:	2301      	movs	r3, #1
 8001746:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800174a:	2300      	movs	r3, #0
 800174c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001752:	f107 0308 	add.w	r3, r7, #8
 8001756:	4619      	mov	r1, r3
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ff05 	bl	8001568 <ETH_SetDMAConfig>
}
 800175e:	bf00      	nop
 8001760:	3798      	adds	r7, #152	@ 0x98
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001768:	b480      	push	{r7}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3305      	adds	r3, #5
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	3204      	adds	r2, #4
 8001780:	7812      	ldrb	r2, [r2, #0]
 8001782:	4313      	orrs	r3, r2
 8001784:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <ETH_MACAddressConfig+0x68>)
 800178a:	4413      	add	r3, r2
 800178c:	461a      	mov	r2, r3
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3303      	adds	r3, #3
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	061a      	lsls	r2, r3, #24
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	3302      	adds	r3, #2
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	041b      	lsls	r3, r3, #16
 80017a2:	431a      	orrs	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3301      	adds	r3, #1
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	021b      	lsls	r3, r3, #8
 80017ac:	4313      	orrs	r3, r2
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	7812      	ldrb	r2, [r2, #0]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <ETH_MACAddressConfig+0x6c>)
 80017ba:	4413      	add	r3, r2
 80017bc:	461a      	mov	r2, r3
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	6013      	str	r3, [r2, #0]
}
 80017c2:	bf00      	nop
 80017c4:	371c      	adds	r7, #28
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40028040 	.word	0x40028040
 80017d4:	40028044 	.word	0x40028044

080017d8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	e03e      	b.n	8001864 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68d9      	ldr	r1, [r3, #12]
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	4613      	mov	r3, r2
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4413      	add	r3, r2
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	440b      	add	r3, r1
 80017f6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	2200      	movs	r2, #0
 8001802:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	2200      	movs	r2, #0
 800180e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001810:	68b9      	ldr	r1, [r7, #8]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	3206      	adds	r2, #6
 8001818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b02      	cmp	r3, #2
 800182c:	d80c      	bhi.n	8001848 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68d9      	ldr	r1, [r3, #12]
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	1c5a      	adds	r2, r3, #1
 8001836:	4613      	mov	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	00db      	lsls	r3, r3, #3
 800183e:	440b      	add	r3, r1
 8001840:	461a      	mov	r2, r3
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	e004      	b.n	8001852 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	461a      	mov	r2, r3
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	3301      	adds	r3, #1
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b03      	cmp	r3, #3
 8001868:	d9bd      	bls.n	80017e6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68da      	ldr	r2, [r3, #12]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800187c:	611a      	str	r2, [r3, #16]
}
 800187e:	bf00      	nop
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800188a:	b480      	push	{r7}
 800188c:	b085      	sub	sp, #20
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	e048      	b.n	800192a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6919      	ldr	r1, [r3, #16]
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	4613      	mov	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	440b      	add	r3, r1
 80018a8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2200      	movs	r2, #0
 80018b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2200      	movs	r2, #0
 80018c6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	2200      	movs	r2, #0
 80018cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80018d4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80018ee:	68b9      	ldr	r1, [r7, #8]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	3212      	adds	r2, #18
 80018f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d80c      	bhi.n	800191a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6919      	ldr	r1, [r3, #16]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	4613      	mov	r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4413      	add	r3, r2
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	440b      	add	r3, r1
 8001912:	461a      	mov	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	e004      	b.n	8001924 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	461a      	mov	r2, r3
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	3301      	adds	r3, #1
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2b03      	cmp	r3, #3
 800192e:	d9b3      	bls.n	8001898 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	691a      	ldr	r2, [r3, #16]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800195a:	60da      	str	r2, [r3, #12]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	@ 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800197a:	2300      	movs	r3, #0
 800197c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	e177      	b.n	8001c74 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001984:	2201      	movs	r2, #1
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	697a      	ldr	r2, [r7, #20]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	429a      	cmp	r2, r3
 800199e:	f040 8166 	bne.w	8001c6e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d005      	beq.n	80019ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d130      	bne.n	8001a1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	2203      	movs	r2, #3
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4013      	ands	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	68da      	ldr	r2, [r3, #12]
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f0:	2201      	movs	r2, #1
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	f003 0201 	and.w	r2, r3, #1
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d017      	beq.n	8001a58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	2203      	movs	r2, #3
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 0303 	and.w	r3, r3, #3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d123      	bne.n	8001aac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	08da      	lsrs	r2, r3, #3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3208      	adds	r2, #8
 8001a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	691a      	ldr	r2, [r3, #16]
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	08da      	lsrs	r2, r3, #3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3208      	adds	r2, #8
 8001aa6:	69b9      	ldr	r1, [r7, #24]
 8001aa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f003 0203 	and.w	r2, r3, #3
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f000 80c0 	beq.w	8001c6e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b66      	ldr	r3, [pc, #408]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af6:	4a65      	ldr	r2, [pc, #404]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001af8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001afc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001afe:	4b63      	ldr	r3, [pc, #396]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b0a:	4a61      	ldr	r2, [pc, #388]	@ (8001c90 <HAL_GPIO_Init+0x328>)
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	089b      	lsrs	r3, r3, #2
 8001b10:	3302      	adds	r3, #2
 8001b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	220f      	movs	r2, #15
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a58      	ldr	r2, [pc, #352]	@ (8001c94 <HAL_GPIO_Init+0x32c>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d037      	beq.n	8001ba6 <HAL_GPIO_Init+0x23e>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a57      	ldr	r2, [pc, #348]	@ (8001c98 <HAL_GPIO_Init+0x330>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d031      	beq.n	8001ba2 <HAL_GPIO_Init+0x23a>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a56      	ldr	r2, [pc, #344]	@ (8001c9c <HAL_GPIO_Init+0x334>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d02b      	beq.n	8001b9e <HAL_GPIO_Init+0x236>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a55      	ldr	r2, [pc, #340]	@ (8001ca0 <HAL_GPIO_Init+0x338>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d025      	beq.n	8001b9a <HAL_GPIO_Init+0x232>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a54      	ldr	r2, [pc, #336]	@ (8001ca4 <HAL_GPIO_Init+0x33c>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d01f      	beq.n	8001b96 <HAL_GPIO_Init+0x22e>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a53      	ldr	r2, [pc, #332]	@ (8001ca8 <HAL_GPIO_Init+0x340>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d019      	beq.n	8001b92 <HAL_GPIO_Init+0x22a>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a52      	ldr	r2, [pc, #328]	@ (8001cac <HAL_GPIO_Init+0x344>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d013      	beq.n	8001b8e <HAL_GPIO_Init+0x226>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a51      	ldr	r2, [pc, #324]	@ (8001cb0 <HAL_GPIO_Init+0x348>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d00d      	beq.n	8001b8a <HAL_GPIO_Init+0x222>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a50      	ldr	r2, [pc, #320]	@ (8001cb4 <HAL_GPIO_Init+0x34c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d007      	beq.n	8001b86 <HAL_GPIO_Init+0x21e>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a4f      	ldr	r2, [pc, #316]	@ (8001cb8 <HAL_GPIO_Init+0x350>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d101      	bne.n	8001b82 <HAL_GPIO_Init+0x21a>
 8001b7e:	2309      	movs	r3, #9
 8001b80:	e012      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b82:	230a      	movs	r3, #10
 8001b84:	e010      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b86:	2308      	movs	r3, #8
 8001b88:	e00e      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b8a:	2307      	movs	r3, #7
 8001b8c:	e00c      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b8e:	2306      	movs	r3, #6
 8001b90:	e00a      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b92:	2305      	movs	r3, #5
 8001b94:	e008      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b96:	2304      	movs	r3, #4
 8001b98:	e006      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e004      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e002      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e000      	b.n	8001ba8 <HAL_GPIO_Init+0x240>
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	69fa      	ldr	r2, [r7, #28]
 8001baa:	f002 0203 	and.w	r2, r2, #3
 8001bae:	0092      	lsls	r2, r2, #2
 8001bb0:	4093      	lsls	r3, r2
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bb8:	4935      	ldr	r1, [pc, #212]	@ (8001c90 <HAL_GPIO_Init+0x328>)
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	089b      	lsrs	r3, r3, #2
 8001bbe:	3302      	adds	r3, #2
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bc6:	4b3d      	ldr	r3, [pc, #244]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bea:	4a34      	ldr	r2, [pc, #208]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bf0:	4b32      	ldr	r3, [pc, #200]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c14:	4a29      	ldr	r2, [pc, #164]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c1a:	4b28      	ldr	r3, [pc, #160]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	43db      	mvns	r3, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4013      	ands	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c3e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c44:	4b1d      	ldr	r3, [pc, #116]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4013      	ands	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c68:	4a14      	ldr	r2, [pc, #80]	@ (8001cbc <HAL_GPIO_Init+0x354>)
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	3301      	adds	r3, #1
 8001c72:	61fb      	str	r3, [r7, #28]
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	2b0f      	cmp	r3, #15
 8001c78:	f67f ae84 	bls.w	8001984 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3724      	adds	r7, #36	@ 0x24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40013800 	.word	0x40013800
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40020400 	.word	0x40020400
 8001c9c:	40020800 	.word	0x40020800
 8001ca0:	40020c00 	.word	0x40020c00
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40021400 	.word	0x40021400
 8001cac:	40021800 	.word	0x40021800
 8001cb0:	40021c00 	.word	0x40021c00
 8001cb4:	40022000 	.word	0x40022000
 8001cb8:	40022400 	.word	0x40022400
 8001cbc:	40013c00 	.word	0x40013c00

08001cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	807b      	strh	r3, [r7, #2]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cd0:	787b      	ldrb	r3, [r7, #1]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cd6:	887a      	ldrh	r2, [r7, #2]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cdc:	e003      	b.n	8001ce6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cde:	887b      	ldrh	r3, [r7, #2]
 8001ce0:	041a      	lsls	r2, r3, #16
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	619a      	str	r2, [r3, #24]
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b085      	sub	sp, #20
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d04:	887a      	ldrh	r2, [r7, #2]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	041a      	lsls	r2, r3, #16
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43d9      	mvns	r1, r3
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	400b      	ands	r3, r1
 8001d14:	431a      	orrs	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	619a      	str	r2, [r3, #24]
}
 8001d1a:	bf00      	nop
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b086      	sub	sp, #24
 8001d2a:	af02      	add	r7, sp, #8
 8001d2c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e101      	b.n	8001f3c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d106      	bne.n	8001d58 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff f8b8 	bl	8000ec8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d66:	d102      	bne.n	8001d6e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f001 f9ee 	bl	8003154 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	7c1a      	ldrb	r2, [r3, #16]
 8001d80:	f88d 2000 	strb.w	r2, [sp]
 8001d84:	3304      	adds	r3, #4
 8001d86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d88:	f001 f980 	bl	800308c <USB_CoreInit>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d005      	beq.n	8001d9e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2202      	movs	r2, #2
 8001d96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e0ce      	b.n	8001f3c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2100      	movs	r1, #0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f001 f9e6 	bl	8003176 <USB_SetCurrentMode>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2202      	movs	r2, #2
 8001db4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e0bf      	b.n	8001f3c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	73fb      	strb	r3, [r7, #15]
 8001dc0:	e04a      	b.n	8001e58 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001dc2:	7bfa      	ldrb	r2, [r7, #15]
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	3315      	adds	r3, #21
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001dd6:	7bfa      	ldrb	r2, [r7, #15]
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	4413      	add	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	440b      	add	r3, r1
 8001de4:	3314      	adds	r3, #20
 8001de6:	7bfa      	ldrb	r2, [r7, #15]
 8001de8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001dea:	7bfa      	ldrb	r2, [r7, #15]
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
 8001dee:	b298      	uxth	r0, r3
 8001df0:	6879      	ldr	r1, [r7, #4]
 8001df2:	4613      	mov	r3, r2
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	4413      	add	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	332e      	adds	r3, #46	@ 0x2e
 8001dfe:	4602      	mov	r2, r0
 8001e00:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e02:	7bfa      	ldrb	r2, [r7, #15]
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	4613      	mov	r3, r2
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	440b      	add	r3, r1
 8001e10:	3318      	adds	r3, #24
 8001e12:	2200      	movs	r2, #0
 8001e14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e16:	7bfa      	ldrb	r2, [r7, #15]
 8001e18:	6879      	ldr	r1, [r7, #4]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	4413      	add	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	440b      	add	r3, r1
 8001e24:	331c      	adds	r3, #28
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e2a:	7bfa      	ldrb	r2, [r7, #15]
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	4413      	add	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	440b      	add	r3, r1
 8001e38:	3320      	adds	r3, #32
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001e3e:	7bfa      	ldrb	r2, [r7, #15]
 8001e40:	6879      	ldr	r1, [r7, #4]
 8001e42:	4613      	mov	r3, r2
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4413      	add	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	3324      	adds	r3, #36	@ 0x24
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	3301      	adds	r3, #1
 8001e56:	73fb      	strb	r3, [r7, #15]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	791b      	ldrb	r3, [r3, #4]
 8001e5c:	7bfa      	ldrb	r2, [r7, #15]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d3af      	bcc.n	8001dc2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e62:	2300      	movs	r3, #0
 8001e64:	73fb      	strb	r3, [r7, #15]
 8001e66:	e044      	b.n	8001ef2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001e68:	7bfa      	ldrb	r2, [r7, #15]
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4413      	add	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001e7e:	7bfa      	ldrb	r2, [r7, #15]
 8001e80:	6879      	ldr	r1, [r7, #4]
 8001e82:	4613      	mov	r3, r2
 8001e84:	00db      	lsls	r3, r3, #3
 8001e86:	4413      	add	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	440b      	add	r3, r1
 8001e8c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001e90:	7bfa      	ldrb	r2, [r7, #15]
 8001e92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001e94:	7bfa      	ldrb	r2, [r7, #15]
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4413      	add	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001eaa:	7bfa      	ldrb	r2, [r7, #15]
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	4413      	add	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	440b      	add	r3, r1
 8001eb8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ec0:	7bfa      	ldrb	r2, [r7, #15]
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4413      	add	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ed6:	7bfa      	ldrb	r2, [r7, #15]
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	4613      	mov	r3, r2
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	4413      	add	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	791b      	ldrb	r3, [r3, #4]
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d3b5      	bcc.n	8001e68 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6818      	ldr	r0, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	7c1a      	ldrb	r2, [r3, #16]
 8001f04:	f88d 2000 	strb.w	r2, [sp]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f0c:	f001 f980 	bl	8003210 <USB_DevInit>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d005      	beq.n	8001f22 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e00c      	b.n	8001f3c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f001 fb48 	bl	80035ca <USB_DevDisconnect>

  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e267      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d075      	beq.n	800204e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f62:	4b88      	ldr	r3, [pc, #544]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f003 030c 	and.w	r3, r3, #12
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d00c      	beq.n	8001f88 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f6e:	4b85      	ldr	r3, [pc, #532]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	d112      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f7a:	4b82      	ldr	r3, [pc, #520]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f86:	d10b      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f88:	4b7e      	ldr	r3, [pc, #504]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d05b      	beq.n	800204c <HAL_RCC_OscConfig+0x108>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d157      	bne.n	800204c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e242      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fa8:	d106      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x74>
 8001faa:	4b76      	ldr	r3, [pc, #472]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a75      	ldr	r2, [pc, #468]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	e01d      	b.n	8001ff4 <HAL_RCC_OscConfig+0xb0>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fc0:	d10c      	bne.n	8001fdc <HAL_RCC_OscConfig+0x98>
 8001fc2:	4b70      	ldr	r3, [pc, #448]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a6f      	ldr	r2, [pc, #444]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	4b6d      	ldr	r3, [pc, #436]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a6c      	ldr	r2, [pc, #432]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	e00b      	b.n	8001ff4 <HAL_RCC_OscConfig+0xb0>
 8001fdc:	4b69      	ldr	r3, [pc, #420]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a68      	ldr	r2, [pc, #416]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fe2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	4b66      	ldr	r3, [pc, #408]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a65      	ldr	r2, [pc, #404]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8001fee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f84e 	bl	800109c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002004:	f7ff f84a 	bl	800109c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b64      	cmp	r3, #100	@ 0x64
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e207      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002016:	4b5b      	ldr	r3, [pc, #364]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0f0      	beq.n	8002004 <HAL_RCC_OscConfig+0xc0>
 8002022:	e014      	b.n	800204e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff f83a 	bl	800109c <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800202c:	f7ff f836 	bl	800109c <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b64      	cmp	r3, #100	@ 0x64
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e1f3      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800203e:	4b51      	ldr	r3, [pc, #324]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0xe8>
 800204a:	e000      	b.n	800204e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800204c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d063      	beq.n	8002122 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800205a:	4b4a      	ldr	r3, [pc, #296]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f003 030c 	and.w	r3, r3, #12
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00b      	beq.n	800207e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002066:	4b47      	ldr	r3, [pc, #284]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800206e:	2b08      	cmp	r3, #8
 8002070:	d11c      	bne.n	80020ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002072:	4b44      	ldr	r3, [pc, #272]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d116      	bne.n	80020ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800207e:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d005      	beq.n	8002096 <HAL_RCC_OscConfig+0x152>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d001      	beq.n	8002096 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e1c7      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002096:	4b3b      	ldr	r3, [pc, #236]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4937      	ldr	r1, [pc, #220]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020aa:	e03a      	b.n	8002122 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d020      	beq.n	80020f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020b4:	4b34      	ldr	r3, [pc, #208]	@ (8002188 <HAL_RCC_OscConfig+0x244>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ba:	f7fe ffef 	bl	800109c <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c2:	f7fe ffeb 	bl	800109c <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e1a8      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0f0      	beq.n	80020c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e0:	4b28      	ldr	r3, [pc, #160]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4925      	ldr	r1, [pc, #148]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	600b      	str	r3, [r1, #0]
 80020f4:	e015      	b.n	8002122 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020f6:	4b24      	ldr	r3, [pc, #144]	@ (8002188 <HAL_RCC_OscConfig+0x244>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fc:	f7fe ffce 	bl	800109c <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002104:	f7fe ffca 	bl	800109c <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e187      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002116:	4b1b      	ldr	r3, [pc, #108]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	2b00      	cmp	r3, #0
 800212c:	d036      	beq.n	800219c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d016      	beq.n	8002164 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002136:	4b15      	ldr	r3, [pc, #84]	@ (800218c <HAL_RCC_OscConfig+0x248>)
 8002138:	2201      	movs	r2, #1
 800213a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800213c:	f7fe ffae 	bl	800109c <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002144:	f7fe ffaa 	bl	800109c <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e167      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002156:	4b0b      	ldr	r3, [pc, #44]	@ (8002184 <HAL_RCC_OscConfig+0x240>)
 8002158:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d0f0      	beq.n	8002144 <HAL_RCC_OscConfig+0x200>
 8002162:	e01b      	b.n	800219c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002164:	4b09      	ldr	r3, [pc, #36]	@ (800218c <HAL_RCC_OscConfig+0x248>)
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216a:	f7fe ff97 	bl	800109c <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002170:	e00e      	b.n	8002190 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002172:	f7fe ff93 	bl	800109c <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d907      	bls.n	8002190 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e150      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
 8002184:	40023800 	.word	0x40023800
 8002188:	42470000 	.word	0x42470000
 800218c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002190:	4b88      	ldr	r3, [pc, #544]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002192:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1ea      	bne.n	8002172 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 8097 	beq.w	80022d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021aa:	2300      	movs	r3, #0
 80021ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ae:	4b81      	ldr	r3, [pc, #516]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10f      	bne.n	80021da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	4b7d      	ldr	r3, [pc, #500]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	4a7c      	ldr	r2, [pc, #496]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ca:	4b7a      	ldr	r3, [pc, #488]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021d6:	2301      	movs	r3, #1
 80021d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021da:	4b77      	ldr	r3, [pc, #476]	@ (80023b8 <HAL_RCC_OscConfig+0x474>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d118      	bne.n	8002218 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021e6:	4b74      	ldr	r3, [pc, #464]	@ (80023b8 <HAL_RCC_OscConfig+0x474>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a73      	ldr	r2, [pc, #460]	@ (80023b8 <HAL_RCC_OscConfig+0x474>)
 80021ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021f2:	f7fe ff53 	bl	800109c <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021fa:	f7fe ff4f 	bl	800109c <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e10c      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800220c:	4b6a      	ldr	r3, [pc, #424]	@ (80023b8 <HAL_RCC_OscConfig+0x474>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d106      	bne.n	800222e <HAL_RCC_OscConfig+0x2ea>
 8002220:	4b64      	ldr	r3, [pc, #400]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002224:	4a63      	ldr	r2, [pc, #396]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	6713      	str	r3, [r2, #112]	@ 0x70
 800222c:	e01c      	b.n	8002268 <HAL_RCC_OscConfig+0x324>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	2b05      	cmp	r3, #5
 8002234:	d10c      	bne.n	8002250 <HAL_RCC_OscConfig+0x30c>
 8002236:	4b5f      	ldr	r3, [pc, #380]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800223a:	4a5e      	ldr	r2, [pc, #376]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 800223c:	f043 0304 	orr.w	r3, r3, #4
 8002240:	6713      	str	r3, [r2, #112]	@ 0x70
 8002242:	4b5c      	ldr	r3, [pc, #368]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002246:	4a5b      	ldr	r2, [pc, #364]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6713      	str	r3, [r2, #112]	@ 0x70
 800224e:	e00b      	b.n	8002268 <HAL_RCC_OscConfig+0x324>
 8002250:	4b58      	ldr	r3, [pc, #352]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002254:	4a57      	ldr	r2, [pc, #348]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002256:	f023 0301 	bic.w	r3, r3, #1
 800225a:	6713      	str	r3, [r2, #112]	@ 0x70
 800225c:	4b55      	ldr	r3, [pc, #340]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 800225e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002260:	4a54      	ldr	r2, [pc, #336]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002262:	f023 0304 	bic.w	r3, r3, #4
 8002266:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d015      	beq.n	800229c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002270:	f7fe ff14 	bl	800109c <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002276:	e00a      	b.n	800228e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002278:	f7fe ff10 	bl	800109c <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002286:	4293      	cmp	r3, r2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e0cb      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800228e:	4b49      	ldr	r3, [pc, #292]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0ee      	beq.n	8002278 <HAL_RCC_OscConfig+0x334>
 800229a:	e014      	b.n	80022c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800229c:	f7fe fefe 	bl	800109c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022a4:	f7fe fefa 	bl	800109c <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e0b5      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ba:	4b3e      	ldr	r3, [pc, #248]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80022bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1ee      	bne.n	80022a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022c6:	7dfb      	ldrb	r3, [r7, #23]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d105      	bne.n	80022d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022cc:	4b39      	ldr	r3, [pc, #228]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80022ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d0:	4a38      	ldr	r2, [pc, #224]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80022d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 80a1 	beq.w	8002424 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022e2:	4b34      	ldr	r3, [pc, #208]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 030c 	and.w	r3, r3, #12
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d05c      	beq.n	80023a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d141      	bne.n	800237a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f6:	4b31      	ldr	r3, [pc, #196]	@ (80023bc <HAL_RCC_OscConfig+0x478>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fc:	f7fe fece 	bl	800109c <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002304:	f7fe feca 	bl	800109c <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e087      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002316:	4b27      	ldr	r3, [pc, #156]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f0      	bne.n	8002304 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69da      	ldr	r2, [r3, #28]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002330:	019b      	lsls	r3, r3, #6
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002338:	085b      	lsrs	r3, r3, #1
 800233a:	3b01      	subs	r3, #1
 800233c:	041b      	lsls	r3, r3, #16
 800233e:	431a      	orrs	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002344:	061b      	lsls	r3, r3, #24
 8002346:	491b      	ldr	r1, [pc, #108]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 8002348:	4313      	orrs	r3, r2
 800234a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800234c:	4b1b      	ldr	r3, [pc, #108]	@ (80023bc <HAL_RCC_OscConfig+0x478>)
 800234e:	2201      	movs	r2, #1
 8002350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002352:	f7fe fea3 	bl	800109c <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800235a:	f7fe fe9f 	bl	800109c <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e05c      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800236c:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0f0      	beq.n	800235a <HAL_RCC_OscConfig+0x416>
 8002378:	e054      	b.n	8002424 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237a:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <HAL_RCC_OscConfig+0x478>)
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002380:	f7fe fe8c 	bl	800109c <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002388:	f7fe fe88 	bl	800109c <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e045      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <HAL_RCC_OscConfig+0x470>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_OscConfig+0x444>
 80023a6:	e03d      	b.n	8002424 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d107      	bne.n	80023c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e038      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40007000 	.word	0x40007000
 80023bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80023c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <HAL_RCC_OscConfig+0x4ec>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d028      	beq.n	8002420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023d8:	429a      	cmp	r2, r3
 80023da:	d121      	bne.n	8002420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d11a      	bne.n	8002420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80023f0:	4013      	ands	r3, r2
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80023f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d111      	bne.n	8002420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002406:	085b      	lsrs	r3, r3, #1
 8002408:	3b01      	subs	r3, #1
 800240a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800240c:	429a      	cmp	r2, r3
 800240e:	d107      	bne.n	8002420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800241a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800241c:	429a      	cmp	r2, r3
 800241e:	d001      	beq.n	8002424 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e000      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40023800 	.word	0x40023800

08002434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0cc      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002448:	4b68      	ldr	r3, [pc, #416]	@ (80025ec <HAL_RCC_ClockConfig+0x1b8>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 030f 	and.w	r3, r3, #15
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d90c      	bls.n	8002470 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	4b65      	ldr	r3, [pc, #404]	@ (80025ec <HAL_RCC_ClockConfig+0x1b8>)
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	b2d2      	uxtb	r2, r2
 800245c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245e:	4b63      	ldr	r3, [pc, #396]	@ (80025ec <HAL_RCC_ClockConfig+0x1b8>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 030f 	and.w	r3, r3, #15
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d001      	beq.n	8002470 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e0b8      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d020      	beq.n	80024be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	d005      	beq.n	8002494 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002488:	4b59      	ldr	r3, [pc, #356]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	4a58      	ldr	r2, [pc, #352]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 800248e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002492:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0308 	and.w	r3, r3, #8
 800249c:	2b00      	cmp	r3, #0
 800249e:	d005      	beq.n	80024ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024a0:	4b53      	ldr	r3, [pc, #332]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	4a52      	ldr	r2, [pc, #328]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80024aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ac:	4b50      	ldr	r3, [pc, #320]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	494d      	ldr	r1, [pc, #308]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d044      	beq.n	8002554 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d107      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	4b47      	ldr	r3, [pc, #284]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d119      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e07f      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d003      	beq.n	80024f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d107      	bne.n	8002502 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024f2:	4b3f      	ldr	r3, [pc, #252]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d109      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e06f      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002502:	4b3b      	ldr	r3, [pc, #236]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e067      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002512:	4b37      	ldr	r3, [pc, #220]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f023 0203 	bic.w	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	4934      	ldr	r1, [pc, #208]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002520:	4313      	orrs	r3, r2
 8002522:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002524:	f7fe fdba 	bl	800109c <HAL_GetTick>
 8002528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800252a:	e00a      	b.n	8002542 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800252c:	f7fe fdb6 	bl	800109c <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800253a:	4293      	cmp	r3, r2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e04f      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002542:	4b2b      	ldr	r3, [pc, #172]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 020c 	and.w	r2, r3, #12
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	429a      	cmp	r2, r3
 8002552:	d1eb      	bne.n	800252c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002554:	4b25      	ldr	r3, [pc, #148]	@ (80025ec <HAL_RCC_ClockConfig+0x1b8>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 030f 	and.w	r3, r3, #15
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d20c      	bcs.n	800257c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002562:	4b22      	ldr	r3, [pc, #136]	@ (80025ec <HAL_RCC_ClockConfig+0x1b8>)
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256a:	4b20      	ldr	r3, [pc, #128]	@ (80025ec <HAL_RCC_ClockConfig+0x1b8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e032      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002588:	4b19      	ldr	r3, [pc, #100]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4916      	ldr	r1, [pc, #88]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	4313      	orrs	r3, r2
 8002598:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d009      	beq.n	80025ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025a6:	4b12      	ldr	r3, [pc, #72]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	490e      	ldr	r1, [pc, #56]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ba:	f000 f821 	bl	8002600 <HAL_RCC_GetSysClockFreq>
 80025be:	4602      	mov	r2, r0
 80025c0:	4b0b      	ldr	r3, [pc, #44]	@ (80025f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	091b      	lsrs	r3, r3, #4
 80025c6:	f003 030f 	and.w	r3, r3, #15
 80025ca:	490a      	ldr	r1, [pc, #40]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 80025cc:	5ccb      	ldrb	r3, [r1, r3]
 80025ce:	fa22 f303 	lsr.w	r3, r2, r3
 80025d2:	4a09      	ldr	r2, [pc, #36]	@ (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80025d6:	4b09      	ldr	r3, [pc, #36]	@ (80025fc <HAL_RCC_ClockConfig+0x1c8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe fd1a 	bl	8001014 <HAL_InitTick>

  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40023c00 	.word	0x40023c00
 80025f0:	40023800 	.word	0x40023800
 80025f4:	08004b68 	.word	0x08004b68
 80025f8:	2000000c 	.word	0x2000000c
 80025fc:	20000010 	.word	0x20000010

08002600 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002604:	b094      	sub	sp, #80	@ 0x50
 8002606:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002618:	4b79      	ldr	r3, [pc, #484]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x200>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 030c 	and.w	r3, r3, #12
 8002620:	2b08      	cmp	r3, #8
 8002622:	d00d      	beq.n	8002640 <HAL_RCC_GetSysClockFreq+0x40>
 8002624:	2b08      	cmp	r3, #8
 8002626:	f200 80e1 	bhi.w	80027ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800262a:	2b00      	cmp	r3, #0
 800262c:	d002      	beq.n	8002634 <HAL_RCC_GetSysClockFreq+0x34>
 800262e:	2b04      	cmp	r3, #4
 8002630:	d003      	beq.n	800263a <HAL_RCC_GetSysClockFreq+0x3a>
 8002632:	e0db      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002634:	4b73      	ldr	r3, [pc, #460]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x204>)
 8002636:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002638:	e0db      	b.n	80027f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800263a:	4b73      	ldr	r3, [pc, #460]	@ (8002808 <HAL_RCC_GetSysClockFreq+0x208>)
 800263c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800263e:	e0d8      	b.n	80027f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002640:	4b6f      	ldr	r3, [pc, #444]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x200>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002648:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800264a:	4b6d      	ldr	r3, [pc, #436]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x200>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d063      	beq.n	800271e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002656:	4b6a      	ldr	r3, [pc, #424]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x200>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	099b      	lsrs	r3, r3, #6
 800265c:	2200      	movs	r2, #0
 800265e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002660:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002668:	633b      	str	r3, [r7, #48]	@ 0x30
 800266a:	2300      	movs	r3, #0
 800266c:	637b      	str	r3, [r7, #52]	@ 0x34
 800266e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002672:	4622      	mov	r2, r4
 8002674:	462b      	mov	r3, r5
 8002676:	f04f 0000 	mov.w	r0, #0
 800267a:	f04f 0100 	mov.w	r1, #0
 800267e:	0159      	lsls	r1, r3, #5
 8002680:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002684:	0150      	lsls	r0, r2, #5
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4621      	mov	r1, r4
 800268c:	1a51      	subs	r1, r2, r1
 800268e:	6139      	str	r1, [r7, #16]
 8002690:	4629      	mov	r1, r5
 8002692:	eb63 0301 	sbc.w	r3, r3, r1
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	f04f 0200 	mov.w	r2, #0
 800269c:	f04f 0300 	mov.w	r3, #0
 80026a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026a4:	4659      	mov	r1, fp
 80026a6:	018b      	lsls	r3, r1, #6
 80026a8:	4651      	mov	r1, sl
 80026aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026ae:	4651      	mov	r1, sl
 80026b0:	018a      	lsls	r2, r1, #6
 80026b2:	4651      	mov	r1, sl
 80026b4:	ebb2 0801 	subs.w	r8, r2, r1
 80026b8:	4659      	mov	r1, fp
 80026ba:	eb63 0901 	sbc.w	r9, r3, r1
 80026be:	f04f 0200 	mov.w	r2, #0
 80026c2:	f04f 0300 	mov.w	r3, #0
 80026c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026d2:	4690      	mov	r8, r2
 80026d4:	4699      	mov	r9, r3
 80026d6:	4623      	mov	r3, r4
 80026d8:	eb18 0303 	adds.w	r3, r8, r3
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	462b      	mov	r3, r5
 80026e0:	eb49 0303 	adc.w	r3, r9, r3
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	f04f 0200 	mov.w	r2, #0
 80026ea:	f04f 0300 	mov.w	r3, #0
 80026ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026f2:	4629      	mov	r1, r5
 80026f4:	024b      	lsls	r3, r1, #9
 80026f6:	4621      	mov	r1, r4
 80026f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026fc:	4621      	mov	r1, r4
 80026fe:	024a      	lsls	r2, r1, #9
 8002700:	4610      	mov	r0, r2
 8002702:	4619      	mov	r1, r3
 8002704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002706:	2200      	movs	r2, #0
 8002708:	62bb      	str	r3, [r7, #40]	@ 0x28
 800270a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800270c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002710:	f7fd fdbe 	bl	8000290 <__aeabi_uldivmod>
 8002714:	4602      	mov	r2, r0
 8002716:	460b      	mov	r3, r1
 8002718:	4613      	mov	r3, r2
 800271a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800271c:	e058      	b.n	80027d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800271e:	4b38      	ldr	r3, [pc, #224]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x200>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	099b      	lsrs	r3, r3, #6
 8002724:	2200      	movs	r2, #0
 8002726:	4618      	mov	r0, r3
 8002728:	4611      	mov	r1, r2
 800272a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800272e:	623b      	str	r3, [r7, #32]
 8002730:	2300      	movs	r3, #0
 8002732:	627b      	str	r3, [r7, #36]	@ 0x24
 8002734:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002738:	4642      	mov	r2, r8
 800273a:	464b      	mov	r3, r9
 800273c:	f04f 0000 	mov.w	r0, #0
 8002740:	f04f 0100 	mov.w	r1, #0
 8002744:	0159      	lsls	r1, r3, #5
 8002746:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800274a:	0150      	lsls	r0, r2, #5
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4641      	mov	r1, r8
 8002752:	ebb2 0a01 	subs.w	sl, r2, r1
 8002756:	4649      	mov	r1, r9
 8002758:	eb63 0b01 	sbc.w	fp, r3, r1
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002768:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800276c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002770:	ebb2 040a 	subs.w	r4, r2, sl
 8002774:	eb63 050b 	sbc.w	r5, r3, fp
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	f04f 0300 	mov.w	r3, #0
 8002780:	00eb      	lsls	r3, r5, #3
 8002782:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002786:	00e2      	lsls	r2, r4, #3
 8002788:	4614      	mov	r4, r2
 800278a:	461d      	mov	r5, r3
 800278c:	4643      	mov	r3, r8
 800278e:	18e3      	adds	r3, r4, r3
 8002790:	603b      	str	r3, [r7, #0]
 8002792:	464b      	mov	r3, r9
 8002794:	eb45 0303 	adc.w	r3, r5, r3
 8002798:	607b      	str	r3, [r7, #4]
 800279a:	f04f 0200 	mov.w	r2, #0
 800279e:	f04f 0300 	mov.w	r3, #0
 80027a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027a6:	4629      	mov	r1, r5
 80027a8:	028b      	lsls	r3, r1, #10
 80027aa:	4621      	mov	r1, r4
 80027ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027b0:	4621      	mov	r1, r4
 80027b2:	028a      	lsls	r2, r1, #10
 80027b4:	4610      	mov	r0, r2
 80027b6:	4619      	mov	r1, r3
 80027b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027ba:	2200      	movs	r2, #0
 80027bc:	61bb      	str	r3, [r7, #24]
 80027be:	61fa      	str	r2, [r7, #28]
 80027c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027c4:	f7fd fd64 	bl	8000290 <__aeabi_uldivmod>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	4613      	mov	r3, r2
 80027ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80027d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x200>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	0c1b      	lsrs	r3, r3, #16
 80027d6:	f003 0303 	and.w	r3, r3, #3
 80027da:	3301      	adds	r3, #1
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80027e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027ea:	e002      	b.n	80027f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027ec:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x204>)
 80027ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3750      	adds	r7, #80	@ 0x50
 80027f8:	46bd      	mov	sp, r7
 80027fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027fe:	bf00      	nop
 8002800:	40023800 	.word	0x40023800
 8002804:	00f42400 	.word	0x00f42400
 8002808:	007a1200 	.word	0x007a1200

0800280c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002810:	4b03      	ldr	r3, [pc, #12]	@ (8002820 <HAL_RCC_GetHCLKFreq+0x14>)
 8002812:	681b      	ldr	r3, [r3, #0]
}
 8002814:	4618      	mov	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	2000000c 	.word	0x2000000c

08002824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002828:	f7ff fff0 	bl	800280c <HAL_RCC_GetHCLKFreq>
 800282c:	4602      	mov	r2, r0
 800282e:	4b05      	ldr	r3, [pc, #20]	@ (8002844 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	0a9b      	lsrs	r3, r3, #10
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	4903      	ldr	r1, [pc, #12]	@ (8002848 <HAL_RCC_GetPCLK1Freq+0x24>)
 800283a:	5ccb      	ldrb	r3, [r1, r3]
 800283c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002840:	4618      	mov	r0, r3
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40023800 	.word	0x40023800
 8002848:	08004b78 	.word	0x08004b78

0800284c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002850:	f7ff ffdc 	bl	800280c <HAL_RCC_GetHCLKFreq>
 8002854:	4602      	mov	r2, r0
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	0b5b      	lsrs	r3, r3, #13
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	4903      	ldr	r1, [pc, #12]	@ (8002870 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002862:	5ccb      	ldrb	r3, [r1, r3]
 8002864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002868:	4618      	mov	r0, r3
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40023800 	.word	0x40023800
 8002870:	08004b78 	.word	0x08004b78

08002874 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e042      	b.n	800290c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d106      	bne.n	80028a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7fe fa9e 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2224      	movs	r2, #36	@ 0x24
 80028a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f973 	bl	8002ba4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	691a      	ldr	r2, [r3, #16]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2220      	movs	r2, #32
 80028f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08a      	sub	sp, #40	@ 0x28
 8002918:	af02      	add	r7, sp, #8
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	4613      	mov	r3, r2
 8002922:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b20      	cmp	r3, #32
 8002932:	d175      	bne.n	8002a20 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d002      	beq.n	8002940 <HAL_UART_Transmit+0x2c>
 800293a:	88fb      	ldrh	r3, [r7, #6]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e06e      	b.n	8002a22 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2221      	movs	r2, #33	@ 0x21
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002952:	f7fe fba3 	bl	800109c <HAL_GetTick>
 8002956:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	88fa      	ldrh	r2, [r7, #6]
 800295c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	88fa      	ldrh	r2, [r7, #6]
 8002962:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800296c:	d108      	bne.n	8002980 <HAL_UART_Transmit+0x6c>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d104      	bne.n	8002980 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	61bb      	str	r3, [r7, #24]
 800297e:	e003      	b.n	8002988 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002984:	2300      	movs	r3, #0
 8002986:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002988:	e02e      	b.n	80029e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2200      	movs	r2, #0
 8002992:	2180      	movs	r1, #128	@ 0x80
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 f848 	bl	8002a2a <UART_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d005      	beq.n	80029ac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e03a      	b.n	8002a22 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10b      	bne.n	80029ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	881b      	ldrh	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	3302      	adds	r3, #2
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	e007      	b.n	80029da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	781a      	ldrb	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	3301      	adds	r3, #1
 80029d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029de:	b29b      	uxth	r3, r3
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1cb      	bne.n	800298a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2200      	movs	r2, #0
 80029fa:	2140      	movs	r1, #64	@ 0x40
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f814 	bl	8002a2a <UART_WaitOnFlagUntilTimeout>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d005      	beq.n	8002a14 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e006      	b.n	8002a22 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	e000      	b.n	8002a22 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a20:	2302      	movs	r3, #2
  }
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3720      	adds	r7, #32
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	603b      	str	r3, [r7, #0]
 8002a36:	4613      	mov	r3, r2
 8002a38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a3a:	e03b      	b.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a42:	d037      	beq.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a44:	f7fe fb2a 	bl	800109c <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	6a3a      	ldr	r2, [r7, #32]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d302      	bcc.n	8002a5a <UART_WaitOnFlagUntilTimeout+0x30>
 8002a54:	6a3b      	ldr	r3, [r7, #32]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e03a      	b.n	8002ad4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d023      	beq.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b80      	cmp	r3, #128	@ 0x80
 8002a70:	d020      	beq.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	2b40      	cmp	r3, #64	@ 0x40
 8002a76:	d01d      	beq.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b08      	cmp	r3, #8
 8002a84:	d116      	bne.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f81d 	bl	8002adc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2208      	movs	r2, #8
 8002aa6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e00f      	b.n	8002ad4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	4013      	ands	r3, r2
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	bf0c      	ite	eq
 8002ac4:	2301      	moveq	r3, #1
 8002ac6:	2300      	movne	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	461a      	mov	r2, r3
 8002acc:	79fb      	ldrb	r3, [r7, #7]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d0b4      	beq.n	8002a3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3718      	adds	r7, #24
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b095      	sub	sp, #84	@ 0x54
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	330c      	adds	r3, #12
 8002aea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aee:	e853 3f00 	ldrex	r3, [r3]
 8002af2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	330c      	adds	r3, #12
 8002b02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b04:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b0c:	e841 2300 	strex	r3, r2, [r1]
 8002b10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1e5      	bne.n	8002ae4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3314      	adds	r3, #20
 8002b1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	e853 3f00 	ldrex	r3, [r3]
 8002b26:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	f023 0301 	bic.w	r3, r3, #1
 8002b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	3314      	adds	r3, #20
 8002b36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b40:	e841 2300 	strex	r3, r2, [r1]
 8002b44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1e5      	bne.n	8002b18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d119      	bne.n	8002b88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	330c      	adds	r3, #12
 8002b5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	e853 3f00 	ldrex	r3, [r3]
 8002b62:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f023 0310 	bic.w	r3, r3, #16
 8002b6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	330c      	adds	r3, #12
 8002b72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b74:	61ba      	str	r2, [r7, #24]
 8002b76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b78:	6979      	ldr	r1, [r7, #20]
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	e841 2300 	strex	r3, r2, [r1]
 8002b80:	613b      	str	r3, [r7, #16]
   return(result);
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e5      	bne.n	8002b54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b96:	bf00      	nop
 8002b98:	3754      	adds	r7, #84	@ 0x54
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
	...

08002ba4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ba4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ba8:	b0c0      	sub	sp, #256	@ 0x100
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	691b      	ldr	r3, [r3, #16]
 8002bb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc0:	68d9      	ldr	r1, [r3, #12]
 8002bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	ea40 0301 	orr.w	r3, r0, r1
 8002bcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	431a      	orrs	r2, r3
 8002be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002bfc:	f021 010c 	bic.w	r1, r1, #12
 8002c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c0a:	430b      	orrs	r3, r1
 8002c0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c1e:	6999      	ldr	r1, [r3, #24]
 8002c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	ea40 0301 	orr.w	r3, r0, r1
 8002c2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4b8f      	ldr	r3, [pc, #572]	@ (8002e70 <UART_SetConfig+0x2cc>)
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d005      	beq.n	8002c44 <UART_SetConfig+0xa0>
 8002c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	4b8d      	ldr	r3, [pc, #564]	@ (8002e74 <UART_SetConfig+0x2d0>)
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d104      	bne.n	8002c4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c44:	f7ff fe02 	bl	800284c <HAL_RCC_GetPCLK2Freq>
 8002c48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c4c:	e003      	b.n	8002c56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c4e:	f7ff fde9 	bl	8002824 <HAL_RCC_GetPCLK1Freq>
 8002c52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c5a:	69db      	ldr	r3, [r3, #28]
 8002c5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c60:	f040 810c 	bne.w	8002e7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002c72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002c76:	4622      	mov	r2, r4
 8002c78:	462b      	mov	r3, r5
 8002c7a:	1891      	adds	r1, r2, r2
 8002c7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c7e:	415b      	adcs	r3, r3
 8002c80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c86:	4621      	mov	r1, r4
 8002c88:	eb12 0801 	adds.w	r8, r2, r1
 8002c8c:	4629      	mov	r1, r5
 8002c8e:	eb43 0901 	adc.w	r9, r3, r1
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	f04f 0300 	mov.w	r3, #0
 8002c9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ca2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ca6:	4690      	mov	r8, r2
 8002ca8:	4699      	mov	r9, r3
 8002caa:	4623      	mov	r3, r4
 8002cac:	eb18 0303 	adds.w	r3, r8, r3
 8002cb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002cb4:	462b      	mov	r3, r5
 8002cb6:	eb49 0303 	adc.w	r3, r9, r3
 8002cba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002cca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002cce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	18db      	adds	r3, r3, r3
 8002cd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cd8:	4613      	mov	r3, r2
 8002cda:	eb42 0303 	adc.w	r3, r2, r3
 8002cde:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ce0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002ce4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002ce8:	f7fd fad2 	bl	8000290 <__aeabi_uldivmod>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4b61      	ldr	r3, [pc, #388]	@ (8002e78 <UART_SetConfig+0x2d4>)
 8002cf2:	fba3 2302 	umull	r2, r3, r3, r2
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	011c      	lsls	r4, r3, #4
 8002cfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d0c:	4642      	mov	r2, r8
 8002d0e:	464b      	mov	r3, r9
 8002d10:	1891      	adds	r1, r2, r2
 8002d12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d14:	415b      	adcs	r3, r3
 8002d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d1c:	4641      	mov	r1, r8
 8002d1e:	eb12 0a01 	adds.w	sl, r2, r1
 8002d22:	4649      	mov	r1, r9
 8002d24:	eb43 0b01 	adc.w	fp, r3, r1
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d3c:	4692      	mov	sl, r2
 8002d3e:	469b      	mov	fp, r3
 8002d40:	4643      	mov	r3, r8
 8002d42:	eb1a 0303 	adds.w	r3, sl, r3
 8002d46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d4a:	464b      	mov	r3, r9
 8002d4c:	eb4b 0303 	adc.w	r3, fp, r3
 8002d50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002d64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	18db      	adds	r3, r3, r3
 8002d6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d6e:	4613      	mov	r3, r2
 8002d70:	eb42 0303 	adc.w	r3, r2, r3
 8002d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002d7e:	f7fd fa87 	bl	8000290 <__aeabi_uldivmod>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4611      	mov	r1, r2
 8002d88:	4b3b      	ldr	r3, [pc, #236]	@ (8002e78 <UART_SetConfig+0x2d4>)
 8002d8a:	fba3 2301 	umull	r2, r3, r3, r1
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	2264      	movs	r2, #100	@ 0x64
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	1acb      	subs	r3, r1, r3
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002d9e:	4b36      	ldr	r3, [pc, #216]	@ (8002e78 <UART_SetConfig+0x2d4>)
 8002da0:	fba3 2302 	umull	r2, r3, r3, r2
 8002da4:	095b      	lsrs	r3, r3, #5
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002dac:	441c      	add	r4, r3
 8002dae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002db2:	2200      	movs	r2, #0
 8002db4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002db8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002dbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002dc0:	4642      	mov	r2, r8
 8002dc2:	464b      	mov	r3, r9
 8002dc4:	1891      	adds	r1, r2, r2
 8002dc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002dc8:	415b      	adcs	r3, r3
 8002dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002dd0:	4641      	mov	r1, r8
 8002dd2:	1851      	adds	r1, r2, r1
 8002dd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8002dd6:	4649      	mov	r1, r9
 8002dd8:	414b      	adcs	r3, r1
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ddc:	f04f 0200 	mov.w	r2, #0
 8002de0:	f04f 0300 	mov.w	r3, #0
 8002de4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002de8:	4659      	mov	r1, fp
 8002dea:	00cb      	lsls	r3, r1, #3
 8002dec:	4651      	mov	r1, sl
 8002dee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002df2:	4651      	mov	r1, sl
 8002df4:	00ca      	lsls	r2, r1, #3
 8002df6:	4610      	mov	r0, r2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4642      	mov	r2, r8
 8002dfe:	189b      	adds	r3, r3, r2
 8002e00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e04:	464b      	mov	r3, r9
 8002e06:	460a      	mov	r2, r1
 8002e08:	eb42 0303 	adc.w	r3, r2, r3
 8002e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e24:	460b      	mov	r3, r1
 8002e26:	18db      	adds	r3, r3, r3
 8002e28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	eb42 0303 	adc.w	r3, r2, r3
 8002e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e3a:	f7fd fa29 	bl	8000290 <__aeabi_uldivmod>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	460b      	mov	r3, r1
 8002e42:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <UART_SetConfig+0x2d4>)
 8002e44:	fba3 1302 	umull	r1, r3, r3, r2
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	2164      	movs	r1, #100	@ 0x64
 8002e4c:	fb01 f303 	mul.w	r3, r1, r3
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	3332      	adds	r3, #50	@ 0x32
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <UART_SetConfig+0x2d4>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	f003 0207 	and.w	r2, r3, #7
 8002e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4422      	add	r2, r4
 8002e6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e6c:	e106      	b.n	800307c <UART_SetConfig+0x4d8>
 8002e6e:	bf00      	nop
 8002e70:	40011000 	.word	0x40011000
 8002e74:	40011400 	.word	0x40011400
 8002e78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e80:	2200      	movs	r2, #0
 8002e82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002e8e:	4642      	mov	r2, r8
 8002e90:	464b      	mov	r3, r9
 8002e92:	1891      	adds	r1, r2, r2
 8002e94:	6239      	str	r1, [r7, #32]
 8002e96:	415b      	adcs	r3, r3
 8002e98:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e9e:	4641      	mov	r1, r8
 8002ea0:	1854      	adds	r4, r2, r1
 8002ea2:	4649      	mov	r1, r9
 8002ea4:	eb43 0501 	adc.w	r5, r3, r1
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	00eb      	lsls	r3, r5, #3
 8002eb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eb6:	00e2      	lsls	r2, r4, #3
 8002eb8:	4614      	mov	r4, r2
 8002eba:	461d      	mov	r5, r3
 8002ebc:	4643      	mov	r3, r8
 8002ebe:	18e3      	adds	r3, r4, r3
 8002ec0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ec4:	464b      	mov	r3, r9
 8002ec6:	eb45 0303 	adc.w	r3, r5, r3
 8002eca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002eda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	f04f 0300 	mov.w	r3, #0
 8002ee6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002eea:	4629      	mov	r1, r5
 8002eec:	008b      	lsls	r3, r1, #2
 8002eee:	4621      	mov	r1, r4
 8002ef0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ef4:	4621      	mov	r1, r4
 8002ef6:	008a      	lsls	r2, r1, #2
 8002ef8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002efc:	f7fd f9c8 	bl	8000290 <__aeabi_uldivmod>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4b60      	ldr	r3, [pc, #384]	@ (8003088 <UART_SetConfig+0x4e4>)
 8002f06:	fba3 2302 	umull	r2, r3, r3, r2
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	011c      	lsls	r4, r3, #4
 8002f0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f12:	2200      	movs	r2, #0
 8002f14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f20:	4642      	mov	r2, r8
 8002f22:	464b      	mov	r3, r9
 8002f24:	1891      	adds	r1, r2, r2
 8002f26:	61b9      	str	r1, [r7, #24]
 8002f28:	415b      	adcs	r3, r3
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f30:	4641      	mov	r1, r8
 8002f32:	1851      	adds	r1, r2, r1
 8002f34:	6139      	str	r1, [r7, #16]
 8002f36:	4649      	mov	r1, r9
 8002f38:	414b      	adcs	r3, r1
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f48:	4659      	mov	r1, fp
 8002f4a:	00cb      	lsls	r3, r1, #3
 8002f4c:	4651      	mov	r1, sl
 8002f4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f52:	4651      	mov	r1, sl
 8002f54:	00ca      	lsls	r2, r1, #3
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	4642      	mov	r2, r8
 8002f5e:	189b      	adds	r3, r3, r2
 8002f60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f64:	464b      	mov	r3, r9
 8002f66:	460a      	mov	r2, r1
 8002f68:	eb42 0303 	adc.w	r3, r2, r3
 8002f6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f88:	4649      	mov	r1, r9
 8002f8a:	008b      	lsls	r3, r1, #2
 8002f8c:	4641      	mov	r1, r8
 8002f8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f92:	4641      	mov	r1, r8
 8002f94:	008a      	lsls	r2, r1, #2
 8002f96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002f9a:	f7fd f979 	bl	8000290 <__aeabi_uldivmod>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	4b38      	ldr	r3, [pc, #224]	@ (8003088 <UART_SetConfig+0x4e4>)
 8002fa6:	fba3 2301 	umull	r2, r3, r3, r1
 8002faa:	095b      	lsrs	r3, r3, #5
 8002fac:	2264      	movs	r2, #100	@ 0x64
 8002fae:	fb02 f303 	mul.w	r3, r2, r3
 8002fb2:	1acb      	subs	r3, r1, r3
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	3332      	adds	r3, #50	@ 0x32
 8002fb8:	4a33      	ldr	r2, [pc, #204]	@ (8003088 <UART_SetConfig+0x4e4>)
 8002fba:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fc4:	441c      	add	r4, r3
 8002fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fca:	2200      	movs	r2, #0
 8002fcc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fce:	677a      	str	r2, [r7, #116]	@ 0x74
 8002fd0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002fd4:	4642      	mov	r2, r8
 8002fd6:	464b      	mov	r3, r9
 8002fd8:	1891      	adds	r1, r2, r2
 8002fda:	60b9      	str	r1, [r7, #8]
 8002fdc:	415b      	adcs	r3, r3
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fe4:	4641      	mov	r1, r8
 8002fe6:	1851      	adds	r1, r2, r1
 8002fe8:	6039      	str	r1, [r7, #0]
 8002fea:	4649      	mov	r1, r9
 8002fec:	414b      	adcs	r3, r1
 8002fee:	607b      	str	r3, [r7, #4]
 8002ff0:	f04f 0200 	mov.w	r2, #0
 8002ff4:	f04f 0300 	mov.w	r3, #0
 8002ff8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	00cb      	lsls	r3, r1, #3
 8003000:	4651      	mov	r1, sl
 8003002:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003006:	4651      	mov	r1, sl
 8003008:	00ca      	lsls	r2, r1, #3
 800300a:	4610      	mov	r0, r2
 800300c:	4619      	mov	r1, r3
 800300e:	4603      	mov	r3, r0
 8003010:	4642      	mov	r2, r8
 8003012:	189b      	adds	r3, r3, r2
 8003014:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003016:	464b      	mov	r3, r9
 8003018:	460a      	mov	r2, r1
 800301a:	eb42 0303 	adc.w	r3, r2, r3
 800301e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	663b      	str	r3, [r7, #96]	@ 0x60
 800302a:	667a      	str	r2, [r7, #100]	@ 0x64
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003038:	4649      	mov	r1, r9
 800303a:	008b      	lsls	r3, r1, #2
 800303c:	4641      	mov	r1, r8
 800303e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003042:	4641      	mov	r1, r8
 8003044:	008a      	lsls	r2, r1, #2
 8003046:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800304a:	f7fd f921 	bl	8000290 <__aeabi_uldivmod>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4b0d      	ldr	r3, [pc, #52]	@ (8003088 <UART_SetConfig+0x4e4>)
 8003054:	fba3 1302 	umull	r1, r3, r3, r2
 8003058:	095b      	lsrs	r3, r3, #5
 800305a:	2164      	movs	r1, #100	@ 0x64
 800305c:	fb01 f303 	mul.w	r3, r1, r3
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	3332      	adds	r3, #50	@ 0x32
 8003066:	4a08      	ldr	r2, [pc, #32]	@ (8003088 <UART_SetConfig+0x4e4>)
 8003068:	fba2 2303 	umull	r2, r3, r2, r3
 800306c:	095b      	lsrs	r3, r3, #5
 800306e:	f003 020f 	and.w	r2, r3, #15
 8003072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4422      	add	r2, r4
 800307a:	609a      	str	r2, [r3, #8]
}
 800307c:	bf00      	nop
 800307e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003082:	46bd      	mov	sp, r7
 8003084:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003088:	51eb851f 	.word	0x51eb851f

0800308c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800308c:	b084      	sub	sp, #16
 800308e:	b580      	push	{r7, lr}
 8003090:	b084      	sub	sp, #16
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
 8003096:	f107 001c 	add.w	r0, r7, #28
 800309a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800309e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d123      	bne.n	80030ee <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80030ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80030ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d105      	bne.n	80030e2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 faa0 	bl	8003628 <USB_CoreReset>
 80030e8:	4603      	mov	r3, r0
 80030ea:	73fb      	strb	r3, [r7, #15]
 80030ec:	e01b      	b.n	8003126 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 fa94 	bl	8003628 <USB_CoreReset>
 8003100:	4603      	mov	r3, r0
 8003102:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003104:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003108:	2b00      	cmp	r3, #0
 800310a:	d106      	bne.n	800311a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003110:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	639a      	str	r2, [r3, #56]	@ 0x38
 8003118:	e005      	b.n	8003126 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003126:	7fbb      	ldrb	r3, [r7, #30]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d10b      	bne.n	8003144 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f043 0206 	orr.w	r2, r3, #6
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f043 0220 	orr.w	r2, r3, #32
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003144:	7bfb      	ldrb	r3, [r7, #15]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003150:	b004      	add	sp, #16
 8003152:	4770      	bx	lr

08003154 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f023 0201 	bic.w	r2, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003192:	78fb      	ldrb	r3, [r7, #3]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d115      	bne.n	80031c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80031a4:	200a      	movs	r0, #10
 80031a6:	f7fd ff85 	bl	80010b4 <HAL_Delay>
      ms += 10U;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	330a      	adds	r3, #10
 80031ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 fa2b 	bl	800360c <USB_GetMode>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d01e      	beq.n	80031fa <USB_SetCurrentMode+0x84>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2bc7      	cmp	r3, #199	@ 0xc7
 80031c0:	d9f0      	bls.n	80031a4 <USB_SetCurrentMode+0x2e>
 80031c2:	e01a      	b.n	80031fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80031c4:	78fb      	ldrb	r3, [r7, #3]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d115      	bne.n	80031f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80031d6:	200a      	movs	r0, #10
 80031d8:	f7fd ff6c 	bl	80010b4 <HAL_Delay>
      ms += 10U;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	330a      	adds	r3, #10
 80031e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 fa12 	bl	800360c <USB_GetMode>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <USB_SetCurrentMode+0x84>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80031f2:	d9f0      	bls.n	80031d6 <USB_SetCurrentMode+0x60>
 80031f4:	e001      	b.n	80031fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e005      	b.n	8003206 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80031fe:	d101      	bne.n	8003204 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e000      	b.n	8003206 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
	...

08003210 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003210:	b084      	sub	sp, #16
 8003212:	b580      	push	{r7, lr}
 8003214:	b086      	sub	sp, #24
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
 800321a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800321e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800322a:	2300      	movs	r3, #0
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	e009      	b.n	8003244 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	3340      	adds	r3, #64	@ 0x40
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	2200      	movs	r2, #0
 800323c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	3301      	adds	r3, #1
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	2b0e      	cmp	r3, #14
 8003248:	d9f2      	bls.n	8003230 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800324a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800324e:	2b00      	cmp	r3, #0
 8003250:	d11c      	bne.n	800328c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003260:	f043 0302 	orr.w	r3, r3, #2
 8003264:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003276:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003282:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	639a      	str	r2, [r3, #56]	@ 0x38
 800328a:	e00b      	b.n	80032a4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003290:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800329c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80032aa:	461a      	mov	r2, r3
 80032ac:	2300      	movs	r3, #0
 80032ae:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80032b0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d10d      	bne.n	80032d4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80032b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d104      	bne.n	80032ca <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80032c0:	2100      	movs	r1, #0
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f968 	bl	8003598 <USB_SetDevSpeed>
 80032c8:	e008      	b.n	80032dc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80032ca:	2101      	movs	r1, #1
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f000 f963 	bl	8003598 <USB_SetDevSpeed>
 80032d2:	e003      	b.n	80032dc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80032d4:	2103      	movs	r1, #3
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f95e 	bl	8003598 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80032dc:	2110      	movs	r1, #16
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f8fa 	bl	80034d8 <USB_FlushTxFifo>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f924 	bl	800353c <USB_FlushRxFifo>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003304:	461a      	mov	r2, r3
 8003306:	2300      	movs	r3, #0
 8003308:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003310:	461a      	mov	r2, r3
 8003312:	2300      	movs	r3, #0
 8003314:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800331c:	461a      	mov	r2, r3
 800331e:	2300      	movs	r3, #0
 8003320:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003322:	2300      	movs	r3, #0
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	e043      	b.n	80033b0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800333a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800333e:	d118      	bne.n	8003372 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10a      	bne.n	800335c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	015a      	lsls	r2, r3, #5
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	4413      	add	r3, r2
 800334e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003352:	461a      	mov	r2, r3
 8003354:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003358:	6013      	str	r3, [r2, #0]
 800335a:	e013      	b.n	8003384 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	015a      	lsls	r2, r3, #5
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4413      	add	r3, r2
 8003364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003368:	461a      	mov	r2, r3
 800336a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800336e:	6013      	str	r3, [r2, #0]
 8003370:	e008      	b.n	8003384 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	015a      	lsls	r2, r3, #5
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4413      	add	r3, r2
 800337a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800337e:	461a      	mov	r2, r3
 8003380:	2300      	movs	r3, #0
 8003382:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	015a      	lsls	r2, r3, #5
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4413      	add	r3, r2
 800338c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003390:	461a      	mov	r2, r3
 8003392:	2300      	movs	r3, #0
 8003394:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	015a      	lsls	r2, r3, #5
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4413      	add	r3, r2
 800339e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033a2:	461a      	mov	r2, r3
 80033a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80033a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	3301      	adds	r3, #1
 80033ae:	613b      	str	r3, [r7, #16]
 80033b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80033b4:	461a      	mov	r2, r3
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d3b5      	bcc.n	8003328 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80033bc:	2300      	movs	r3, #0
 80033be:	613b      	str	r3, [r7, #16]
 80033c0:	e043      	b.n	800344a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	015a      	lsls	r2, r3, #5
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4413      	add	r3, r2
 80033ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033d8:	d118      	bne.n	800340c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10a      	bne.n	80033f6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	015a      	lsls	r2, r3, #5
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4413      	add	r3, r2
 80033e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033ec:	461a      	mov	r2, r3
 80033ee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	e013      	b.n	800341e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	015a      	lsls	r2, r3, #5
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4413      	add	r3, r2
 80033fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003402:	461a      	mov	r2, r3
 8003404:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e008      	b.n	800341e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	015a      	lsls	r2, r3, #5
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	4413      	add	r3, r2
 8003414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003418:	461a      	mov	r2, r3
 800341a:	2300      	movs	r3, #0
 800341c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4413      	add	r3, r2
 8003426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800342a:	461a      	mov	r2, r3
 800342c:	2300      	movs	r3, #0
 800342e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	015a      	lsls	r2, r3, #5
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4413      	add	r3, r2
 8003438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800343c:	461a      	mov	r2, r3
 800343e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003442:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	3301      	adds	r3, #1
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800344e:	461a      	mov	r2, r3
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	4293      	cmp	r3, r2
 8003454:	d3b5      	bcc.n	80033c2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003468:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003476:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003478:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800347c:	2b00      	cmp	r3, #0
 800347e:	d105      	bne.n	800348c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	f043 0210 	orr.w	r2, r3, #16
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699a      	ldr	r2, [r3, #24]
 8003490:	4b10      	ldr	r3, [pc, #64]	@ (80034d4 <USB_DevInit+0x2c4>)
 8003492:	4313      	orrs	r3, r2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003498:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	f043 0208 	orr.w	r2, r3, #8
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80034ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d107      	bne.n	80034c4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80034bc:	f043 0304 	orr.w	r3, r3, #4
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80034c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80034d0:	b004      	add	sp, #16
 80034d2:	4770      	bx	lr
 80034d4:	803c3800 	.word	0x803c3800

080034d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	3301      	adds	r3, #1
 80034ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80034f2:	d901      	bls.n	80034f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e01b      	b.n	8003530 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	daf2      	bge.n	80034e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	019b      	lsls	r3, r3, #6
 8003508:	f043 0220 	orr.w	r2, r3, #32
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	3301      	adds	r3, #1
 8003514:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800351c:	d901      	bls.n	8003522 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e006      	b.n	8003530 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	f003 0320 	and.w	r3, r3, #32
 800352a:	2b20      	cmp	r3, #32
 800352c:	d0f0      	beq.n	8003510 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	3301      	adds	r3, #1
 800354c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003554:	d901      	bls.n	800355a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e018      	b.n	800358c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b00      	cmp	r3, #0
 8003560:	daf2      	bge.n	8003548 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2210      	movs	r2, #16
 800356a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	3301      	adds	r3, #1
 8003570:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003578:	d901      	bls.n	800357e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e006      	b.n	800358c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	f003 0310 	and.w	r3, r3, #16
 8003586:	2b10      	cmp	r3, #16
 8003588:	d0f0      	beq.n	800356c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	78fb      	ldrb	r3, [r7, #3]
 80035b2:	68f9      	ldr	r1, [r7, #12]
 80035b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80035b8:	4313      	orrs	r3, r2
 80035ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b085      	sub	sp, #20
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80035e4:	f023 0303 	bic.w	r3, r3, #3
 80035e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035f8:	f043 0302 	orr.w	r3, r3, #2
 80035fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	f003 0301 	and.w	r3, r3, #1
}
 800361c:	4618      	mov	r0, r3
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	3301      	adds	r3, #1
 8003638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003640:	d901      	bls.n	8003646 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e022      	b.n	800368c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	2b00      	cmp	r3, #0
 800364c:	daf2      	bge.n	8003634 <USB_CoreReset+0xc>

  count = 10U;
 800364e:	230a      	movs	r3, #10
 8003650:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8003652:	e002      	b.n	800365a <USB_CoreReset+0x32>
  {
    count--;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	3b01      	subs	r3, #1
 8003658:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f9      	bne.n	8003654 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	3301      	adds	r3, #1
 8003670:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003678:	d901      	bls.n	800367e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e006      	b.n	800368c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b01      	cmp	r3, #1
 8003688:	d0f0      	beq.n	800366c <USB_CoreReset+0x44>

  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <__itoa>:
 8003698:	1e93      	subs	r3, r2, #2
 800369a:	2b22      	cmp	r3, #34	@ 0x22
 800369c:	b510      	push	{r4, lr}
 800369e:	460c      	mov	r4, r1
 80036a0:	d904      	bls.n	80036ac <__itoa+0x14>
 80036a2:	2300      	movs	r3, #0
 80036a4:	700b      	strb	r3, [r1, #0]
 80036a6:	461c      	mov	r4, r3
 80036a8:	4620      	mov	r0, r4
 80036aa:	bd10      	pop	{r4, pc}
 80036ac:	2a0a      	cmp	r2, #10
 80036ae:	d109      	bne.n	80036c4 <__itoa+0x2c>
 80036b0:	2800      	cmp	r0, #0
 80036b2:	da07      	bge.n	80036c4 <__itoa+0x2c>
 80036b4:	232d      	movs	r3, #45	@ 0x2d
 80036b6:	700b      	strb	r3, [r1, #0]
 80036b8:	4240      	negs	r0, r0
 80036ba:	2101      	movs	r1, #1
 80036bc:	4421      	add	r1, r4
 80036be:	f000 f805 	bl	80036cc <__utoa>
 80036c2:	e7f1      	b.n	80036a8 <__itoa+0x10>
 80036c4:	2100      	movs	r1, #0
 80036c6:	e7f9      	b.n	80036bc <__itoa+0x24>

080036c8 <itoa>:
 80036c8:	f7ff bfe6 	b.w	8003698 <__itoa>

080036cc <__utoa>:
 80036cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ce:	4c1f      	ldr	r4, [pc, #124]	@ (800374c <__utoa+0x80>)
 80036d0:	b08b      	sub	sp, #44	@ 0x2c
 80036d2:	4605      	mov	r5, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	466e      	mov	r6, sp
 80036d8:	f104 0c20 	add.w	ip, r4, #32
 80036dc:	6820      	ldr	r0, [r4, #0]
 80036de:	6861      	ldr	r1, [r4, #4]
 80036e0:	4637      	mov	r7, r6
 80036e2:	c703      	stmia	r7!, {r0, r1}
 80036e4:	3408      	adds	r4, #8
 80036e6:	4564      	cmp	r4, ip
 80036e8:	463e      	mov	r6, r7
 80036ea:	d1f7      	bne.n	80036dc <__utoa+0x10>
 80036ec:	7921      	ldrb	r1, [r4, #4]
 80036ee:	7139      	strb	r1, [r7, #4]
 80036f0:	1e91      	subs	r1, r2, #2
 80036f2:	6820      	ldr	r0, [r4, #0]
 80036f4:	6038      	str	r0, [r7, #0]
 80036f6:	2922      	cmp	r1, #34	@ 0x22
 80036f8:	f04f 0100 	mov.w	r1, #0
 80036fc:	d904      	bls.n	8003708 <__utoa+0x3c>
 80036fe:	7019      	strb	r1, [r3, #0]
 8003700:	460b      	mov	r3, r1
 8003702:	4618      	mov	r0, r3
 8003704:	b00b      	add	sp, #44	@ 0x2c
 8003706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003708:	1e58      	subs	r0, r3, #1
 800370a:	4684      	mov	ip, r0
 800370c:	fbb5 f7f2 	udiv	r7, r5, r2
 8003710:	fb02 5617 	mls	r6, r2, r7, r5
 8003714:	3628      	adds	r6, #40	@ 0x28
 8003716:	446e      	add	r6, sp
 8003718:	460c      	mov	r4, r1
 800371a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800371e:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8003722:	462e      	mov	r6, r5
 8003724:	42b2      	cmp	r2, r6
 8003726:	f101 0101 	add.w	r1, r1, #1
 800372a:	463d      	mov	r5, r7
 800372c:	d9ee      	bls.n	800370c <__utoa+0x40>
 800372e:	2200      	movs	r2, #0
 8003730:	545a      	strb	r2, [r3, r1]
 8003732:	1919      	adds	r1, r3, r4
 8003734:	1aa5      	subs	r5, r4, r2
 8003736:	42aa      	cmp	r2, r5
 8003738:	dae3      	bge.n	8003702 <__utoa+0x36>
 800373a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800373e:	780e      	ldrb	r6, [r1, #0]
 8003740:	7006      	strb	r6, [r0, #0]
 8003742:	3201      	adds	r2, #1
 8003744:	f801 5901 	strb.w	r5, [r1], #-1
 8003748:	e7f4      	b.n	8003734 <__utoa+0x68>
 800374a:	bf00      	nop
 800374c:	08004b80 	.word	0x08004b80

08003750 <std>:
 8003750:	2300      	movs	r3, #0
 8003752:	b510      	push	{r4, lr}
 8003754:	4604      	mov	r4, r0
 8003756:	e9c0 3300 	strd	r3, r3, [r0]
 800375a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800375e:	6083      	str	r3, [r0, #8]
 8003760:	8181      	strh	r1, [r0, #12]
 8003762:	6643      	str	r3, [r0, #100]	@ 0x64
 8003764:	81c2      	strh	r2, [r0, #14]
 8003766:	6183      	str	r3, [r0, #24]
 8003768:	4619      	mov	r1, r3
 800376a:	2208      	movs	r2, #8
 800376c:	305c      	adds	r0, #92	@ 0x5c
 800376e:	f000 f9dc 	bl	8003b2a <memset>
 8003772:	4b0d      	ldr	r3, [pc, #52]	@ (80037a8 <std+0x58>)
 8003774:	6263      	str	r3, [r4, #36]	@ 0x24
 8003776:	4b0d      	ldr	r3, [pc, #52]	@ (80037ac <std+0x5c>)
 8003778:	62a3      	str	r3, [r4, #40]	@ 0x28
 800377a:	4b0d      	ldr	r3, [pc, #52]	@ (80037b0 <std+0x60>)
 800377c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800377e:	4b0d      	ldr	r3, [pc, #52]	@ (80037b4 <std+0x64>)
 8003780:	6323      	str	r3, [r4, #48]	@ 0x30
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <std+0x68>)
 8003784:	6224      	str	r4, [r4, #32]
 8003786:	429c      	cmp	r4, r3
 8003788:	d006      	beq.n	8003798 <std+0x48>
 800378a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800378e:	4294      	cmp	r4, r2
 8003790:	d002      	beq.n	8003798 <std+0x48>
 8003792:	33d0      	adds	r3, #208	@ 0xd0
 8003794:	429c      	cmp	r4, r3
 8003796:	d105      	bne.n	80037a4 <std+0x54>
 8003798:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800379c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037a0:	f000 ba4a 	b.w	8003c38 <__retarget_lock_init_recursive>
 80037a4:	bd10      	pop	{r4, pc}
 80037a6:	bf00      	nop
 80037a8:	08003aa5 	.word	0x08003aa5
 80037ac:	08003ac7 	.word	0x08003ac7
 80037b0:	08003aff 	.word	0x08003aff
 80037b4:	08003b23 	.word	0x08003b23
 80037b8:	200007f8 	.word	0x200007f8

080037bc <stdio_exit_handler>:
 80037bc:	4a02      	ldr	r2, [pc, #8]	@ (80037c8 <stdio_exit_handler+0xc>)
 80037be:	4903      	ldr	r1, [pc, #12]	@ (80037cc <stdio_exit_handler+0x10>)
 80037c0:	4803      	ldr	r0, [pc, #12]	@ (80037d0 <stdio_exit_handler+0x14>)
 80037c2:	f000 b869 	b.w	8003898 <_fwalk_sglue>
 80037c6:	bf00      	nop
 80037c8:	20000018 	.word	0x20000018
 80037cc:	08004795 	.word	0x08004795
 80037d0:	20000028 	.word	0x20000028

080037d4 <cleanup_stdio>:
 80037d4:	6841      	ldr	r1, [r0, #4]
 80037d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003808 <cleanup_stdio+0x34>)
 80037d8:	4299      	cmp	r1, r3
 80037da:	b510      	push	{r4, lr}
 80037dc:	4604      	mov	r4, r0
 80037de:	d001      	beq.n	80037e4 <cleanup_stdio+0x10>
 80037e0:	f000 ffd8 	bl	8004794 <_fflush_r>
 80037e4:	68a1      	ldr	r1, [r4, #8]
 80037e6:	4b09      	ldr	r3, [pc, #36]	@ (800380c <cleanup_stdio+0x38>)
 80037e8:	4299      	cmp	r1, r3
 80037ea:	d002      	beq.n	80037f2 <cleanup_stdio+0x1e>
 80037ec:	4620      	mov	r0, r4
 80037ee:	f000 ffd1 	bl	8004794 <_fflush_r>
 80037f2:	68e1      	ldr	r1, [r4, #12]
 80037f4:	4b06      	ldr	r3, [pc, #24]	@ (8003810 <cleanup_stdio+0x3c>)
 80037f6:	4299      	cmp	r1, r3
 80037f8:	d004      	beq.n	8003804 <cleanup_stdio+0x30>
 80037fa:	4620      	mov	r0, r4
 80037fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003800:	f000 bfc8 	b.w	8004794 <_fflush_r>
 8003804:	bd10      	pop	{r4, pc}
 8003806:	bf00      	nop
 8003808:	200007f8 	.word	0x200007f8
 800380c:	20000860 	.word	0x20000860
 8003810:	200008c8 	.word	0x200008c8

08003814 <global_stdio_init.part.0>:
 8003814:	b510      	push	{r4, lr}
 8003816:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <global_stdio_init.part.0+0x30>)
 8003818:	4c0b      	ldr	r4, [pc, #44]	@ (8003848 <global_stdio_init.part.0+0x34>)
 800381a:	4a0c      	ldr	r2, [pc, #48]	@ (800384c <global_stdio_init.part.0+0x38>)
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	4620      	mov	r0, r4
 8003820:	2200      	movs	r2, #0
 8003822:	2104      	movs	r1, #4
 8003824:	f7ff ff94 	bl	8003750 <std>
 8003828:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800382c:	2201      	movs	r2, #1
 800382e:	2109      	movs	r1, #9
 8003830:	f7ff ff8e 	bl	8003750 <std>
 8003834:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003838:	2202      	movs	r2, #2
 800383a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800383e:	2112      	movs	r1, #18
 8003840:	f7ff bf86 	b.w	8003750 <std>
 8003844:	20000930 	.word	0x20000930
 8003848:	200007f8 	.word	0x200007f8
 800384c:	080037bd 	.word	0x080037bd

08003850 <__sfp_lock_acquire>:
 8003850:	4801      	ldr	r0, [pc, #4]	@ (8003858 <__sfp_lock_acquire+0x8>)
 8003852:	f000 b9f2 	b.w	8003c3a <__retarget_lock_acquire_recursive>
 8003856:	bf00      	nop
 8003858:	20000939 	.word	0x20000939

0800385c <__sfp_lock_release>:
 800385c:	4801      	ldr	r0, [pc, #4]	@ (8003864 <__sfp_lock_release+0x8>)
 800385e:	f000 b9ed 	b.w	8003c3c <__retarget_lock_release_recursive>
 8003862:	bf00      	nop
 8003864:	20000939 	.word	0x20000939

08003868 <__sinit>:
 8003868:	b510      	push	{r4, lr}
 800386a:	4604      	mov	r4, r0
 800386c:	f7ff fff0 	bl	8003850 <__sfp_lock_acquire>
 8003870:	6a23      	ldr	r3, [r4, #32]
 8003872:	b11b      	cbz	r3, 800387c <__sinit+0x14>
 8003874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003878:	f7ff bff0 	b.w	800385c <__sfp_lock_release>
 800387c:	4b04      	ldr	r3, [pc, #16]	@ (8003890 <__sinit+0x28>)
 800387e:	6223      	str	r3, [r4, #32]
 8003880:	4b04      	ldr	r3, [pc, #16]	@ (8003894 <__sinit+0x2c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1f5      	bne.n	8003874 <__sinit+0xc>
 8003888:	f7ff ffc4 	bl	8003814 <global_stdio_init.part.0>
 800388c:	e7f2      	b.n	8003874 <__sinit+0xc>
 800388e:	bf00      	nop
 8003890:	080037d5 	.word	0x080037d5
 8003894:	20000930 	.word	0x20000930

08003898 <_fwalk_sglue>:
 8003898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800389c:	4607      	mov	r7, r0
 800389e:	4688      	mov	r8, r1
 80038a0:	4614      	mov	r4, r2
 80038a2:	2600      	movs	r6, #0
 80038a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80038a8:	f1b9 0901 	subs.w	r9, r9, #1
 80038ac:	d505      	bpl.n	80038ba <_fwalk_sglue+0x22>
 80038ae:	6824      	ldr	r4, [r4, #0]
 80038b0:	2c00      	cmp	r4, #0
 80038b2:	d1f7      	bne.n	80038a4 <_fwalk_sglue+0xc>
 80038b4:	4630      	mov	r0, r6
 80038b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038ba:	89ab      	ldrh	r3, [r5, #12]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d907      	bls.n	80038d0 <_fwalk_sglue+0x38>
 80038c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038c4:	3301      	adds	r3, #1
 80038c6:	d003      	beq.n	80038d0 <_fwalk_sglue+0x38>
 80038c8:	4629      	mov	r1, r5
 80038ca:	4638      	mov	r0, r7
 80038cc:	47c0      	blx	r8
 80038ce:	4306      	orrs	r6, r0
 80038d0:	3568      	adds	r5, #104	@ 0x68
 80038d2:	e7e9      	b.n	80038a8 <_fwalk_sglue+0x10>

080038d4 <iprintf>:
 80038d4:	b40f      	push	{r0, r1, r2, r3}
 80038d6:	b507      	push	{r0, r1, r2, lr}
 80038d8:	4906      	ldr	r1, [pc, #24]	@ (80038f4 <iprintf+0x20>)
 80038da:	ab04      	add	r3, sp, #16
 80038dc:	6808      	ldr	r0, [r1, #0]
 80038de:	f853 2b04 	ldr.w	r2, [r3], #4
 80038e2:	6881      	ldr	r1, [r0, #8]
 80038e4:	9301      	str	r3, [sp, #4]
 80038e6:	f000 fc2d 	bl	8004144 <_vfiprintf_r>
 80038ea:	b003      	add	sp, #12
 80038ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80038f0:	b004      	add	sp, #16
 80038f2:	4770      	bx	lr
 80038f4:	20000024 	.word	0x20000024

080038f8 <setvbuf>:
 80038f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80038fc:	461d      	mov	r5, r3
 80038fe:	4b57      	ldr	r3, [pc, #348]	@ (8003a5c <setvbuf+0x164>)
 8003900:	681f      	ldr	r7, [r3, #0]
 8003902:	4604      	mov	r4, r0
 8003904:	460e      	mov	r6, r1
 8003906:	4690      	mov	r8, r2
 8003908:	b127      	cbz	r7, 8003914 <setvbuf+0x1c>
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	b913      	cbnz	r3, 8003914 <setvbuf+0x1c>
 800390e:	4638      	mov	r0, r7
 8003910:	f7ff ffaa 	bl	8003868 <__sinit>
 8003914:	f1b8 0f02 	cmp.w	r8, #2
 8003918:	d006      	beq.n	8003928 <setvbuf+0x30>
 800391a:	f1b8 0f01 	cmp.w	r8, #1
 800391e:	f200 809a 	bhi.w	8003a56 <setvbuf+0x15e>
 8003922:	2d00      	cmp	r5, #0
 8003924:	f2c0 8097 	blt.w	8003a56 <setvbuf+0x15e>
 8003928:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800392a:	07d9      	lsls	r1, r3, #31
 800392c:	d405      	bmi.n	800393a <setvbuf+0x42>
 800392e:	89a3      	ldrh	r3, [r4, #12]
 8003930:	059a      	lsls	r2, r3, #22
 8003932:	d402      	bmi.n	800393a <setvbuf+0x42>
 8003934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003936:	f000 f980 	bl	8003c3a <__retarget_lock_acquire_recursive>
 800393a:	4621      	mov	r1, r4
 800393c:	4638      	mov	r0, r7
 800393e:	f000 ff29 	bl	8004794 <_fflush_r>
 8003942:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003944:	b141      	cbz	r1, 8003958 <setvbuf+0x60>
 8003946:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800394a:	4299      	cmp	r1, r3
 800394c:	d002      	beq.n	8003954 <setvbuf+0x5c>
 800394e:	4638      	mov	r0, r7
 8003950:	f000 f976 	bl	8003c40 <_free_r>
 8003954:	2300      	movs	r3, #0
 8003956:	6363      	str	r3, [r4, #52]	@ 0x34
 8003958:	2300      	movs	r3, #0
 800395a:	61a3      	str	r3, [r4, #24]
 800395c:	6063      	str	r3, [r4, #4]
 800395e:	89a3      	ldrh	r3, [r4, #12]
 8003960:	061b      	lsls	r3, r3, #24
 8003962:	d503      	bpl.n	800396c <setvbuf+0x74>
 8003964:	6921      	ldr	r1, [r4, #16]
 8003966:	4638      	mov	r0, r7
 8003968:	f000 f96a 	bl	8003c40 <_free_r>
 800396c:	89a3      	ldrh	r3, [r4, #12]
 800396e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003972:	f023 0303 	bic.w	r3, r3, #3
 8003976:	f1b8 0f02 	cmp.w	r8, #2
 800397a:	81a3      	strh	r3, [r4, #12]
 800397c:	d061      	beq.n	8003a42 <setvbuf+0x14a>
 800397e:	ab01      	add	r3, sp, #4
 8003980:	466a      	mov	r2, sp
 8003982:	4621      	mov	r1, r4
 8003984:	4638      	mov	r0, r7
 8003986:	f000 ff2d 	bl	80047e4 <__swhatbuf_r>
 800398a:	89a3      	ldrh	r3, [r4, #12]
 800398c:	4318      	orrs	r0, r3
 800398e:	81a0      	strh	r0, [r4, #12]
 8003990:	bb2d      	cbnz	r5, 80039de <setvbuf+0xe6>
 8003992:	9d00      	ldr	r5, [sp, #0]
 8003994:	4628      	mov	r0, r5
 8003996:	f000 f99d 	bl	8003cd4 <malloc>
 800399a:	4606      	mov	r6, r0
 800399c:	2800      	cmp	r0, #0
 800399e:	d152      	bne.n	8003a46 <setvbuf+0x14e>
 80039a0:	f8dd 9000 	ldr.w	r9, [sp]
 80039a4:	45a9      	cmp	r9, r5
 80039a6:	d140      	bne.n	8003a2a <setvbuf+0x132>
 80039a8:	f04f 35ff 	mov.w	r5, #4294967295
 80039ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039b0:	f043 0202 	orr.w	r2, r3, #2
 80039b4:	81a2      	strh	r2, [r4, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	60a2      	str	r2, [r4, #8]
 80039ba:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80039be:	6022      	str	r2, [r4, #0]
 80039c0:	6122      	str	r2, [r4, #16]
 80039c2:	2201      	movs	r2, #1
 80039c4:	6162      	str	r2, [r4, #20]
 80039c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80039c8:	07d6      	lsls	r6, r2, #31
 80039ca:	d404      	bmi.n	80039d6 <setvbuf+0xde>
 80039cc:	0598      	lsls	r0, r3, #22
 80039ce:	d402      	bmi.n	80039d6 <setvbuf+0xde>
 80039d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039d2:	f000 f933 	bl	8003c3c <__retarget_lock_release_recursive>
 80039d6:	4628      	mov	r0, r5
 80039d8:	b003      	add	sp, #12
 80039da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80039de:	2e00      	cmp	r6, #0
 80039e0:	d0d8      	beq.n	8003994 <setvbuf+0x9c>
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	b913      	cbnz	r3, 80039ec <setvbuf+0xf4>
 80039e6:	4638      	mov	r0, r7
 80039e8:	f7ff ff3e 	bl	8003868 <__sinit>
 80039ec:	f1b8 0f01 	cmp.w	r8, #1
 80039f0:	bf08      	it	eq
 80039f2:	89a3      	ldrheq	r3, [r4, #12]
 80039f4:	6026      	str	r6, [r4, #0]
 80039f6:	bf04      	itt	eq
 80039f8:	f043 0301 	orreq.w	r3, r3, #1
 80039fc:	81a3      	strheq	r3, [r4, #12]
 80039fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a02:	f013 0208 	ands.w	r2, r3, #8
 8003a06:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003a0a:	d01e      	beq.n	8003a4a <setvbuf+0x152>
 8003a0c:	07d9      	lsls	r1, r3, #31
 8003a0e:	bf41      	itttt	mi
 8003a10:	2200      	movmi	r2, #0
 8003a12:	426d      	negmi	r5, r5
 8003a14:	60a2      	strmi	r2, [r4, #8]
 8003a16:	61a5      	strmi	r5, [r4, #24]
 8003a18:	bf58      	it	pl
 8003a1a:	60a5      	strpl	r5, [r4, #8]
 8003a1c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003a1e:	07d2      	lsls	r2, r2, #31
 8003a20:	d401      	bmi.n	8003a26 <setvbuf+0x12e>
 8003a22:	059b      	lsls	r3, r3, #22
 8003a24:	d513      	bpl.n	8003a4e <setvbuf+0x156>
 8003a26:	2500      	movs	r5, #0
 8003a28:	e7d5      	b.n	80039d6 <setvbuf+0xde>
 8003a2a:	4648      	mov	r0, r9
 8003a2c:	f000 f952 	bl	8003cd4 <malloc>
 8003a30:	4606      	mov	r6, r0
 8003a32:	2800      	cmp	r0, #0
 8003a34:	d0b8      	beq.n	80039a8 <setvbuf+0xb0>
 8003a36:	89a3      	ldrh	r3, [r4, #12]
 8003a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a3c:	81a3      	strh	r3, [r4, #12]
 8003a3e:	464d      	mov	r5, r9
 8003a40:	e7cf      	b.n	80039e2 <setvbuf+0xea>
 8003a42:	2500      	movs	r5, #0
 8003a44:	e7b2      	b.n	80039ac <setvbuf+0xb4>
 8003a46:	46a9      	mov	r9, r5
 8003a48:	e7f5      	b.n	8003a36 <setvbuf+0x13e>
 8003a4a:	60a2      	str	r2, [r4, #8]
 8003a4c:	e7e6      	b.n	8003a1c <setvbuf+0x124>
 8003a4e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a50:	f000 f8f4 	bl	8003c3c <__retarget_lock_release_recursive>
 8003a54:	e7e7      	b.n	8003a26 <setvbuf+0x12e>
 8003a56:	f04f 35ff 	mov.w	r5, #4294967295
 8003a5a:	e7bc      	b.n	80039d6 <setvbuf+0xde>
 8003a5c:	20000024 	.word	0x20000024

08003a60 <siprintf>:
 8003a60:	b40e      	push	{r1, r2, r3}
 8003a62:	b510      	push	{r4, lr}
 8003a64:	b09d      	sub	sp, #116	@ 0x74
 8003a66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003a68:	9002      	str	r0, [sp, #8]
 8003a6a:	9006      	str	r0, [sp, #24]
 8003a6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a70:	480a      	ldr	r0, [pc, #40]	@ (8003a9c <siprintf+0x3c>)
 8003a72:	9107      	str	r1, [sp, #28]
 8003a74:	9104      	str	r1, [sp, #16]
 8003a76:	490a      	ldr	r1, [pc, #40]	@ (8003aa0 <siprintf+0x40>)
 8003a78:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a7c:	9105      	str	r1, [sp, #20]
 8003a7e:	2400      	movs	r4, #0
 8003a80:	a902      	add	r1, sp, #8
 8003a82:	6800      	ldr	r0, [r0, #0]
 8003a84:	9301      	str	r3, [sp, #4]
 8003a86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003a88:	f000 fa36 	bl	8003ef8 <_svfiprintf_r>
 8003a8c:	9b02      	ldr	r3, [sp, #8]
 8003a8e:	701c      	strb	r4, [r3, #0]
 8003a90:	b01d      	add	sp, #116	@ 0x74
 8003a92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a96:	b003      	add	sp, #12
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	20000024 	.word	0x20000024
 8003aa0:	ffff0208 	.word	0xffff0208

08003aa4 <__sread>:
 8003aa4:	b510      	push	{r4, lr}
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aac:	f000 f876 	bl	8003b9c <_read_r>
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	bfab      	itete	ge
 8003ab4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003ab6:	89a3      	ldrhlt	r3, [r4, #12]
 8003ab8:	181b      	addge	r3, r3, r0
 8003aba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003abe:	bfac      	ite	ge
 8003ac0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ac2:	81a3      	strhlt	r3, [r4, #12]
 8003ac4:	bd10      	pop	{r4, pc}

08003ac6 <__swrite>:
 8003ac6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aca:	461f      	mov	r7, r3
 8003acc:	898b      	ldrh	r3, [r1, #12]
 8003ace:	05db      	lsls	r3, r3, #23
 8003ad0:	4605      	mov	r5, r0
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	4616      	mov	r6, r2
 8003ad6:	d505      	bpl.n	8003ae4 <__swrite+0x1e>
 8003ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003adc:	2302      	movs	r3, #2
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f000 f84a 	bl	8003b78 <_lseek_r>
 8003ae4:	89a3      	ldrh	r3, [r4, #12]
 8003ae6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003aea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003aee:	81a3      	strh	r3, [r4, #12]
 8003af0:	4632      	mov	r2, r6
 8003af2:	463b      	mov	r3, r7
 8003af4:	4628      	mov	r0, r5
 8003af6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003afa:	f000 b861 	b.w	8003bc0 <_write_r>

08003afe <__sseek>:
 8003afe:	b510      	push	{r4, lr}
 8003b00:	460c      	mov	r4, r1
 8003b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b06:	f000 f837 	bl	8003b78 <_lseek_r>
 8003b0a:	1c43      	adds	r3, r0, #1
 8003b0c:	89a3      	ldrh	r3, [r4, #12]
 8003b0e:	bf15      	itete	ne
 8003b10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b1a:	81a3      	strheq	r3, [r4, #12]
 8003b1c:	bf18      	it	ne
 8003b1e:	81a3      	strhne	r3, [r4, #12]
 8003b20:	bd10      	pop	{r4, pc}

08003b22 <__sclose>:
 8003b22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b26:	f000 b817 	b.w	8003b58 <_close_r>

08003b2a <memset>:
 8003b2a:	4402      	add	r2, r0
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d100      	bne.n	8003b34 <memset+0xa>
 8003b32:	4770      	bx	lr
 8003b34:	f803 1b01 	strb.w	r1, [r3], #1
 8003b38:	e7f9      	b.n	8003b2e <memset+0x4>

08003b3a <strcat>:
 8003b3a:	b510      	push	{r4, lr}
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	7814      	ldrb	r4, [r2, #0]
 8003b40:	4613      	mov	r3, r2
 8003b42:	3201      	adds	r2, #1
 8003b44:	2c00      	cmp	r4, #0
 8003b46:	d1fa      	bne.n	8003b3e <strcat+0x4>
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b52:	2a00      	cmp	r2, #0
 8003b54:	d1f9      	bne.n	8003b4a <strcat+0x10>
 8003b56:	bd10      	pop	{r4, pc}

08003b58 <_close_r>:
 8003b58:	b538      	push	{r3, r4, r5, lr}
 8003b5a:	4d06      	ldr	r5, [pc, #24]	@ (8003b74 <_close_r+0x1c>)
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	4604      	mov	r4, r0
 8003b60:	4608      	mov	r0, r1
 8003b62:	602b      	str	r3, [r5, #0]
 8003b64:	f7fd f894 	bl	8000c90 <_close>
 8003b68:	1c43      	adds	r3, r0, #1
 8003b6a:	d102      	bne.n	8003b72 <_close_r+0x1a>
 8003b6c:	682b      	ldr	r3, [r5, #0]
 8003b6e:	b103      	cbz	r3, 8003b72 <_close_r+0x1a>
 8003b70:	6023      	str	r3, [r4, #0]
 8003b72:	bd38      	pop	{r3, r4, r5, pc}
 8003b74:	20000934 	.word	0x20000934

08003b78 <_lseek_r>:
 8003b78:	b538      	push	{r3, r4, r5, lr}
 8003b7a:	4d07      	ldr	r5, [pc, #28]	@ (8003b98 <_lseek_r+0x20>)
 8003b7c:	4604      	mov	r4, r0
 8003b7e:	4608      	mov	r0, r1
 8003b80:	4611      	mov	r1, r2
 8003b82:	2200      	movs	r2, #0
 8003b84:	602a      	str	r2, [r5, #0]
 8003b86:	461a      	mov	r2, r3
 8003b88:	f7fd f8a9 	bl	8000cde <_lseek>
 8003b8c:	1c43      	adds	r3, r0, #1
 8003b8e:	d102      	bne.n	8003b96 <_lseek_r+0x1e>
 8003b90:	682b      	ldr	r3, [r5, #0]
 8003b92:	b103      	cbz	r3, 8003b96 <_lseek_r+0x1e>
 8003b94:	6023      	str	r3, [r4, #0]
 8003b96:	bd38      	pop	{r3, r4, r5, pc}
 8003b98:	20000934 	.word	0x20000934

08003b9c <_read_r>:
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4d07      	ldr	r5, [pc, #28]	@ (8003bbc <_read_r+0x20>)
 8003ba0:	4604      	mov	r4, r0
 8003ba2:	4608      	mov	r0, r1
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	602a      	str	r2, [r5, #0]
 8003baa:	461a      	mov	r2, r3
 8003bac:	f7fd f837 	bl	8000c1e <_read>
 8003bb0:	1c43      	adds	r3, r0, #1
 8003bb2:	d102      	bne.n	8003bba <_read_r+0x1e>
 8003bb4:	682b      	ldr	r3, [r5, #0]
 8003bb6:	b103      	cbz	r3, 8003bba <_read_r+0x1e>
 8003bb8:	6023      	str	r3, [r4, #0]
 8003bba:	bd38      	pop	{r3, r4, r5, pc}
 8003bbc:	20000934 	.word	0x20000934

08003bc0 <_write_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4d07      	ldr	r5, [pc, #28]	@ (8003be0 <_write_r+0x20>)
 8003bc4:	4604      	mov	r4, r0
 8003bc6:	4608      	mov	r0, r1
 8003bc8:	4611      	mov	r1, r2
 8003bca:	2200      	movs	r2, #0
 8003bcc:	602a      	str	r2, [r5, #0]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f7fd f842 	bl	8000c58 <_write>
 8003bd4:	1c43      	adds	r3, r0, #1
 8003bd6:	d102      	bne.n	8003bde <_write_r+0x1e>
 8003bd8:	682b      	ldr	r3, [r5, #0]
 8003bda:	b103      	cbz	r3, 8003bde <_write_r+0x1e>
 8003bdc:	6023      	str	r3, [r4, #0]
 8003bde:	bd38      	pop	{r3, r4, r5, pc}
 8003be0:	20000934 	.word	0x20000934

08003be4 <__errno>:
 8003be4:	4b01      	ldr	r3, [pc, #4]	@ (8003bec <__errno+0x8>)
 8003be6:	6818      	ldr	r0, [r3, #0]
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	20000024 	.word	0x20000024

08003bf0 <__libc_init_array>:
 8003bf0:	b570      	push	{r4, r5, r6, lr}
 8003bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8003c28 <__libc_init_array+0x38>)
 8003bf4:	4c0d      	ldr	r4, [pc, #52]	@ (8003c2c <__libc_init_array+0x3c>)
 8003bf6:	1b64      	subs	r4, r4, r5
 8003bf8:	10a4      	asrs	r4, r4, #2
 8003bfa:	2600      	movs	r6, #0
 8003bfc:	42a6      	cmp	r6, r4
 8003bfe:	d109      	bne.n	8003c14 <__libc_init_array+0x24>
 8003c00:	4d0b      	ldr	r5, [pc, #44]	@ (8003c30 <__libc_init_array+0x40>)
 8003c02:	4c0c      	ldr	r4, [pc, #48]	@ (8003c34 <__libc_init_array+0x44>)
 8003c04:	f000 ff74 	bl	8004af0 <_init>
 8003c08:	1b64      	subs	r4, r4, r5
 8003c0a:	10a4      	asrs	r4, r4, #2
 8003c0c:	2600      	movs	r6, #0
 8003c0e:	42a6      	cmp	r6, r4
 8003c10:	d105      	bne.n	8003c1e <__libc_init_array+0x2e>
 8003c12:	bd70      	pop	{r4, r5, r6, pc}
 8003c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c18:	4798      	blx	r3
 8003c1a:	3601      	adds	r6, #1
 8003c1c:	e7ee      	b.n	8003bfc <__libc_init_array+0xc>
 8003c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c22:	4798      	blx	r3
 8003c24:	3601      	adds	r6, #1
 8003c26:	e7f2      	b.n	8003c0e <__libc_init_array+0x1e>
 8003c28:	08004be0 	.word	0x08004be0
 8003c2c:	08004be0 	.word	0x08004be0
 8003c30:	08004be0 	.word	0x08004be0
 8003c34:	08004be4 	.word	0x08004be4

08003c38 <__retarget_lock_init_recursive>:
 8003c38:	4770      	bx	lr

08003c3a <__retarget_lock_acquire_recursive>:
 8003c3a:	4770      	bx	lr

08003c3c <__retarget_lock_release_recursive>:
 8003c3c:	4770      	bx	lr
	...

08003c40 <_free_r>:
 8003c40:	b538      	push	{r3, r4, r5, lr}
 8003c42:	4605      	mov	r5, r0
 8003c44:	2900      	cmp	r1, #0
 8003c46:	d041      	beq.n	8003ccc <_free_r+0x8c>
 8003c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c4c:	1f0c      	subs	r4, r1, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	bfb8      	it	lt
 8003c52:	18e4      	addlt	r4, r4, r3
 8003c54:	f000 f8e8 	bl	8003e28 <__malloc_lock>
 8003c58:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd0 <_free_r+0x90>)
 8003c5a:	6813      	ldr	r3, [r2, #0]
 8003c5c:	b933      	cbnz	r3, 8003c6c <_free_r+0x2c>
 8003c5e:	6063      	str	r3, [r4, #4]
 8003c60:	6014      	str	r4, [r2, #0]
 8003c62:	4628      	mov	r0, r5
 8003c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c68:	f000 b8e4 	b.w	8003e34 <__malloc_unlock>
 8003c6c:	42a3      	cmp	r3, r4
 8003c6e:	d908      	bls.n	8003c82 <_free_r+0x42>
 8003c70:	6820      	ldr	r0, [r4, #0]
 8003c72:	1821      	adds	r1, r4, r0
 8003c74:	428b      	cmp	r3, r1
 8003c76:	bf01      	itttt	eq
 8003c78:	6819      	ldreq	r1, [r3, #0]
 8003c7a:	685b      	ldreq	r3, [r3, #4]
 8003c7c:	1809      	addeq	r1, r1, r0
 8003c7e:	6021      	streq	r1, [r4, #0]
 8003c80:	e7ed      	b.n	8003c5e <_free_r+0x1e>
 8003c82:	461a      	mov	r2, r3
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	b10b      	cbz	r3, 8003c8c <_free_r+0x4c>
 8003c88:	42a3      	cmp	r3, r4
 8003c8a:	d9fa      	bls.n	8003c82 <_free_r+0x42>
 8003c8c:	6811      	ldr	r1, [r2, #0]
 8003c8e:	1850      	adds	r0, r2, r1
 8003c90:	42a0      	cmp	r0, r4
 8003c92:	d10b      	bne.n	8003cac <_free_r+0x6c>
 8003c94:	6820      	ldr	r0, [r4, #0]
 8003c96:	4401      	add	r1, r0
 8003c98:	1850      	adds	r0, r2, r1
 8003c9a:	4283      	cmp	r3, r0
 8003c9c:	6011      	str	r1, [r2, #0]
 8003c9e:	d1e0      	bne.n	8003c62 <_free_r+0x22>
 8003ca0:	6818      	ldr	r0, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	6053      	str	r3, [r2, #4]
 8003ca6:	4408      	add	r0, r1
 8003ca8:	6010      	str	r0, [r2, #0]
 8003caa:	e7da      	b.n	8003c62 <_free_r+0x22>
 8003cac:	d902      	bls.n	8003cb4 <_free_r+0x74>
 8003cae:	230c      	movs	r3, #12
 8003cb0:	602b      	str	r3, [r5, #0]
 8003cb2:	e7d6      	b.n	8003c62 <_free_r+0x22>
 8003cb4:	6820      	ldr	r0, [r4, #0]
 8003cb6:	1821      	adds	r1, r4, r0
 8003cb8:	428b      	cmp	r3, r1
 8003cba:	bf04      	itt	eq
 8003cbc:	6819      	ldreq	r1, [r3, #0]
 8003cbe:	685b      	ldreq	r3, [r3, #4]
 8003cc0:	6063      	str	r3, [r4, #4]
 8003cc2:	bf04      	itt	eq
 8003cc4:	1809      	addeq	r1, r1, r0
 8003cc6:	6021      	streq	r1, [r4, #0]
 8003cc8:	6054      	str	r4, [r2, #4]
 8003cca:	e7ca      	b.n	8003c62 <_free_r+0x22>
 8003ccc:	bd38      	pop	{r3, r4, r5, pc}
 8003cce:	bf00      	nop
 8003cd0:	20000940 	.word	0x20000940

08003cd4 <malloc>:
 8003cd4:	4b02      	ldr	r3, [pc, #8]	@ (8003ce0 <malloc+0xc>)
 8003cd6:	4601      	mov	r1, r0
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	f000 b825 	b.w	8003d28 <_malloc_r>
 8003cde:	bf00      	nop
 8003ce0:	20000024 	.word	0x20000024

08003ce4 <sbrk_aligned>:
 8003ce4:	b570      	push	{r4, r5, r6, lr}
 8003ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8003d24 <sbrk_aligned+0x40>)
 8003ce8:	460c      	mov	r4, r1
 8003cea:	6831      	ldr	r1, [r6, #0]
 8003cec:	4605      	mov	r5, r0
 8003cee:	b911      	cbnz	r1, 8003cf6 <sbrk_aligned+0x12>
 8003cf0:	f000 feaa 	bl	8004a48 <_sbrk_r>
 8003cf4:	6030      	str	r0, [r6, #0]
 8003cf6:	4621      	mov	r1, r4
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	f000 fea5 	bl	8004a48 <_sbrk_r>
 8003cfe:	1c43      	adds	r3, r0, #1
 8003d00:	d103      	bne.n	8003d0a <sbrk_aligned+0x26>
 8003d02:	f04f 34ff 	mov.w	r4, #4294967295
 8003d06:	4620      	mov	r0, r4
 8003d08:	bd70      	pop	{r4, r5, r6, pc}
 8003d0a:	1cc4      	adds	r4, r0, #3
 8003d0c:	f024 0403 	bic.w	r4, r4, #3
 8003d10:	42a0      	cmp	r0, r4
 8003d12:	d0f8      	beq.n	8003d06 <sbrk_aligned+0x22>
 8003d14:	1a21      	subs	r1, r4, r0
 8003d16:	4628      	mov	r0, r5
 8003d18:	f000 fe96 	bl	8004a48 <_sbrk_r>
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	d1f2      	bne.n	8003d06 <sbrk_aligned+0x22>
 8003d20:	e7ef      	b.n	8003d02 <sbrk_aligned+0x1e>
 8003d22:	bf00      	nop
 8003d24:	2000093c 	.word	0x2000093c

08003d28 <_malloc_r>:
 8003d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d2c:	1ccd      	adds	r5, r1, #3
 8003d2e:	f025 0503 	bic.w	r5, r5, #3
 8003d32:	3508      	adds	r5, #8
 8003d34:	2d0c      	cmp	r5, #12
 8003d36:	bf38      	it	cc
 8003d38:	250c      	movcc	r5, #12
 8003d3a:	2d00      	cmp	r5, #0
 8003d3c:	4606      	mov	r6, r0
 8003d3e:	db01      	blt.n	8003d44 <_malloc_r+0x1c>
 8003d40:	42a9      	cmp	r1, r5
 8003d42:	d904      	bls.n	8003d4e <_malloc_r+0x26>
 8003d44:	230c      	movs	r3, #12
 8003d46:	6033      	str	r3, [r6, #0]
 8003d48:	2000      	movs	r0, #0
 8003d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e24 <_malloc_r+0xfc>
 8003d52:	f000 f869 	bl	8003e28 <__malloc_lock>
 8003d56:	f8d8 3000 	ldr.w	r3, [r8]
 8003d5a:	461c      	mov	r4, r3
 8003d5c:	bb44      	cbnz	r4, 8003db0 <_malloc_r+0x88>
 8003d5e:	4629      	mov	r1, r5
 8003d60:	4630      	mov	r0, r6
 8003d62:	f7ff ffbf 	bl	8003ce4 <sbrk_aligned>
 8003d66:	1c43      	adds	r3, r0, #1
 8003d68:	4604      	mov	r4, r0
 8003d6a:	d158      	bne.n	8003e1e <_malloc_r+0xf6>
 8003d6c:	f8d8 4000 	ldr.w	r4, [r8]
 8003d70:	4627      	mov	r7, r4
 8003d72:	2f00      	cmp	r7, #0
 8003d74:	d143      	bne.n	8003dfe <_malloc_r+0xd6>
 8003d76:	2c00      	cmp	r4, #0
 8003d78:	d04b      	beq.n	8003e12 <_malloc_r+0xea>
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	4639      	mov	r1, r7
 8003d7e:	4630      	mov	r0, r6
 8003d80:	eb04 0903 	add.w	r9, r4, r3
 8003d84:	f000 fe60 	bl	8004a48 <_sbrk_r>
 8003d88:	4581      	cmp	r9, r0
 8003d8a:	d142      	bne.n	8003e12 <_malloc_r+0xea>
 8003d8c:	6821      	ldr	r1, [r4, #0]
 8003d8e:	1a6d      	subs	r5, r5, r1
 8003d90:	4629      	mov	r1, r5
 8003d92:	4630      	mov	r0, r6
 8003d94:	f7ff ffa6 	bl	8003ce4 <sbrk_aligned>
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d03a      	beq.n	8003e12 <_malloc_r+0xea>
 8003d9c:	6823      	ldr	r3, [r4, #0]
 8003d9e:	442b      	add	r3, r5
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	f8d8 3000 	ldr.w	r3, [r8]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	bb62      	cbnz	r2, 8003e04 <_malloc_r+0xdc>
 8003daa:	f8c8 7000 	str.w	r7, [r8]
 8003dae:	e00f      	b.n	8003dd0 <_malloc_r+0xa8>
 8003db0:	6822      	ldr	r2, [r4, #0]
 8003db2:	1b52      	subs	r2, r2, r5
 8003db4:	d420      	bmi.n	8003df8 <_malloc_r+0xd0>
 8003db6:	2a0b      	cmp	r2, #11
 8003db8:	d917      	bls.n	8003dea <_malloc_r+0xc2>
 8003dba:	1961      	adds	r1, r4, r5
 8003dbc:	42a3      	cmp	r3, r4
 8003dbe:	6025      	str	r5, [r4, #0]
 8003dc0:	bf18      	it	ne
 8003dc2:	6059      	strne	r1, [r3, #4]
 8003dc4:	6863      	ldr	r3, [r4, #4]
 8003dc6:	bf08      	it	eq
 8003dc8:	f8c8 1000 	streq.w	r1, [r8]
 8003dcc:	5162      	str	r2, [r4, r5]
 8003dce:	604b      	str	r3, [r1, #4]
 8003dd0:	4630      	mov	r0, r6
 8003dd2:	f000 f82f 	bl	8003e34 <__malloc_unlock>
 8003dd6:	f104 000b 	add.w	r0, r4, #11
 8003dda:	1d23      	adds	r3, r4, #4
 8003ddc:	f020 0007 	bic.w	r0, r0, #7
 8003de0:	1ac2      	subs	r2, r0, r3
 8003de2:	bf1c      	itt	ne
 8003de4:	1a1b      	subne	r3, r3, r0
 8003de6:	50a3      	strne	r3, [r4, r2]
 8003de8:	e7af      	b.n	8003d4a <_malloc_r+0x22>
 8003dea:	6862      	ldr	r2, [r4, #4]
 8003dec:	42a3      	cmp	r3, r4
 8003dee:	bf0c      	ite	eq
 8003df0:	f8c8 2000 	streq.w	r2, [r8]
 8003df4:	605a      	strne	r2, [r3, #4]
 8003df6:	e7eb      	b.n	8003dd0 <_malloc_r+0xa8>
 8003df8:	4623      	mov	r3, r4
 8003dfa:	6864      	ldr	r4, [r4, #4]
 8003dfc:	e7ae      	b.n	8003d5c <_malloc_r+0x34>
 8003dfe:	463c      	mov	r4, r7
 8003e00:	687f      	ldr	r7, [r7, #4]
 8003e02:	e7b6      	b.n	8003d72 <_malloc_r+0x4a>
 8003e04:	461a      	mov	r2, r3
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	42a3      	cmp	r3, r4
 8003e0a:	d1fb      	bne.n	8003e04 <_malloc_r+0xdc>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	6053      	str	r3, [r2, #4]
 8003e10:	e7de      	b.n	8003dd0 <_malloc_r+0xa8>
 8003e12:	230c      	movs	r3, #12
 8003e14:	6033      	str	r3, [r6, #0]
 8003e16:	4630      	mov	r0, r6
 8003e18:	f000 f80c 	bl	8003e34 <__malloc_unlock>
 8003e1c:	e794      	b.n	8003d48 <_malloc_r+0x20>
 8003e1e:	6005      	str	r5, [r0, #0]
 8003e20:	e7d6      	b.n	8003dd0 <_malloc_r+0xa8>
 8003e22:	bf00      	nop
 8003e24:	20000940 	.word	0x20000940

08003e28 <__malloc_lock>:
 8003e28:	4801      	ldr	r0, [pc, #4]	@ (8003e30 <__malloc_lock+0x8>)
 8003e2a:	f7ff bf06 	b.w	8003c3a <__retarget_lock_acquire_recursive>
 8003e2e:	bf00      	nop
 8003e30:	20000938 	.word	0x20000938

08003e34 <__malloc_unlock>:
 8003e34:	4801      	ldr	r0, [pc, #4]	@ (8003e3c <__malloc_unlock+0x8>)
 8003e36:	f7ff bf01 	b.w	8003c3c <__retarget_lock_release_recursive>
 8003e3a:	bf00      	nop
 8003e3c:	20000938 	.word	0x20000938

08003e40 <__ssputs_r>:
 8003e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e44:	688e      	ldr	r6, [r1, #8]
 8003e46:	461f      	mov	r7, r3
 8003e48:	42be      	cmp	r6, r7
 8003e4a:	680b      	ldr	r3, [r1, #0]
 8003e4c:	4682      	mov	sl, r0
 8003e4e:	460c      	mov	r4, r1
 8003e50:	4690      	mov	r8, r2
 8003e52:	d82d      	bhi.n	8003eb0 <__ssputs_r+0x70>
 8003e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e5c:	d026      	beq.n	8003eac <__ssputs_r+0x6c>
 8003e5e:	6965      	ldr	r5, [r4, #20]
 8003e60:	6909      	ldr	r1, [r1, #16]
 8003e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e66:	eba3 0901 	sub.w	r9, r3, r1
 8003e6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e6e:	1c7b      	adds	r3, r7, #1
 8003e70:	444b      	add	r3, r9
 8003e72:	106d      	asrs	r5, r5, #1
 8003e74:	429d      	cmp	r5, r3
 8003e76:	bf38      	it	cc
 8003e78:	461d      	movcc	r5, r3
 8003e7a:	0553      	lsls	r3, r2, #21
 8003e7c:	d527      	bpl.n	8003ece <__ssputs_r+0x8e>
 8003e7e:	4629      	mov	r1, r5
 8003e80:	f7ff ff52 	bl	8003d28 <_malloc_r>
 8003e84:	4606      	mov	r6, r0
 8003e86:	b360      	cbz	r0, 8003ee2 <__ssputs_r+0xa2>
 8003e88:	6921      	ldr	r1, [r4, #16]
 8003e8a:	464a      	mov	r2, r9
 8003e8c:	f000 fdec 	bl	8004a68 <memcpy>
 8003e90:	89a3      	ldrh	r3, [r4, #12]
 8003e92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e9a:	81a3      	strh	r3, [r4, #12]
 8003e9c:	6126      	str	r6, [r4, #16]
 8003e9e:	6165      	str	r5, [r4, #20]
 8003ea0:	444e      	add	r6, r9
 8003ea2:	eba5 0509 	sub.w	r5, r5, r9
 8003ea6:	6026      	str	r6, [r4, #0]
 8003ea8:	60a5      	str	r5, [r4, #8]
 8003eaa:	463e      	mov	r6, r7
 8003eac:	42be      	cmp	r6, r7
 8003eae:	d900      	bls.n	8003eb2 <__ssputs_r+0x72>
 8003eb0:	463e      	mov	r6, r7
 8003eb2:	6820      	ldr	r0, [r4, #0]
 8003eb4:	4632      	mov	r2, r6
 8003eb6:	4641      	mov	r1, r8
 8003eb8:	f000 fd8a 	bl	80049d0 <memmove>
 8003ebc:	68a3      	ldr	r3, [r4, #8]
 8003ebe:	1b9b      	subs	r3, r3, r6
 8003ec0:	60a3      	str	r3, [r4, #8]
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	4433      	add	r3, r6
 8003ec6:	6023      	str	r3, [r4, #0]
 8003ec8:	2000      	movs	r0, #0
 8003eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ece:	462a      	mov	r2, r5
 8003ed0:	f000 fdd8 	bl	8004a84 <_realloc_r>
 8003ed4:	4606      	mov	r6, r0
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	d1e0      	bne.n	8003e9c <__ssputs_r+0x5c>
 8003eda:	6921      	ldr	r1, [r4, #16]
 8003edc:	4650      	mov	r0, sl
 8003ede:	f7ff feaf 	bl	8003c40 <_free_r>
 8003ee2:	230c      	movs	r3, #12
 8003ee4:	f8ca 3000 	str.w	r3, [sl]
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eee:	81a3      	strh	r3, [r4, #12]
 8003ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef4:	e7e9      	b.n	8003eca <__ssputs_r+0x8a>
	...

08003ef8 <_svfiprintf_r>:
 8003ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003efc:	4698      	mov	r8, r3
 8003efe:	898b      	ldrh	r3, [r1, #12]
 8003f00:	061b      	lsls	r3, r3, #24
 8003f02:	b09d      	sub	sp, #116	@ 0x74
 8003f04:	4607      	mov	r7, r0
 8003f06:	460d      	mov	r5, r1
 8003f08:	4614      	mov	r4, r2
 8003f0a:	d510      	bpl.n	8003f2e <_svfiprintf_r+0x36>
 8003f0c:	690b      	ldr	r3, [r1, #16]
 8003f0e:	b973      	cbnz	r3, 8003f2e <_svfiprintf_r+0x36>
 8003f10:	2140      	movs	r1, #64	@ 0x40
 8003f12:	f7ff ff09 	bl	8003d28 <_malloc_r>
 8003f16:	6028      	str	r0, [r5, #0]
 8003f18:	6128      	str	r0, [r5, #16]
 8003f1a:	b930      	cbnz	r0, 8003f2a <_svfiprintf_r+0x32>
 8003f1c:	230c      	movs	r3, #12
 8003f1e:	603b      	str	r3, [r7, #0]
 8003f20:	f04f 30ff 	mov.w	r0, #4294967295
 8003f24:	b01d      	add	sp, #116	@ 0x74
 8003f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f2a:	2340      	movs	r3, #64	@ 0x40
 8003f2c:	616b      	str	r3, [r5, #20]
 8003f2e:	2300      	movs	r3, #0
 8003f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f32:	2320      	movs	r3, #32
 8003f34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f38:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f3c:	2330      	movs	r3, #48	@ 0x30
 8003f3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80040dc <_svfiprintf_r+0x1e4>
 8003f42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f46:	f04f 0901 	mov.w	r9, #1
 8003f4a:	4623      	mov	r3, r4
 8003f4c:	469a      	mov	sl, r3
 8003f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f52:	b10a      	cbz	r2, 8003f58 <_svfiprintf_r+0x60>
 8003f54:	2a25      	cmp	r2, #37	@ 0x25
 8003f56:	d1f9      	bne.n	8003f4c <_svfiprintf_r+0x54>
 8003f58:	ebba 0b04 	subs.w	fp, sl, r4
 8003f5c:	d00b      	beq.n	8003f76 <_svfiprintf_r+0x7e>
 8003f5e:	465b      	mov	r3, fp
 8003f60:	4622      	mov	r2, r4
 8003f62:	4629      	mov	r1, r5
 8003f64:	4638      	mov	r0, r7
 8003f66:	f7ff ff6b 	bl	8003e40 <__ssputs_r>
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	f000 80a7 	beq.w	80040be <_svfiprintf_r+0x1c6>
 8003f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f72:	445a      	add	r2, fp
 8003f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f76:	f89a 3000 	ldrb.w	r3, [sl]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 809f 	beq.w	80040be <_svfiprintf_r+0x1c6>
 8003f80:	2300      	movs	r3, #0
 8003f82:	f04f 32ff 	mov.w	r2, #4294967295
 8003f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f8a:	f10a 0a01 	add.w	sl, sl, #1
 8003f8e:	9304      	str	r3, [sp, #16]
 8003f90:	9307      	str	r3, [sp, #28]
 8003f92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f96:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f98:	4654      	mov	r4, sl
 8003f9a:	2205      	movs	r2, #5
 8003f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fa0:	484e      	ldr	r0, [pc, #312]	@ (80040dc <_svfiprintf_r+0x1e4>)
 8003fa2:	f7fc f925 	bl	80001f0 <memchr>
 8003fa6:	9a04      	ldr	r2, [sp, #16]
 8003fa8:	b9d8      	cbnz	r0, 8003fe2 <_svfiprintf_r+0xea>
 8003faa:	06d0      	lsls	r0, r2, #27
 8003fac:	bf44      	itt	mi
 8003fae:	2320      	movmi	r3, #32
 8003fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fb4:	0711      	lsls	r1, r2, #28
 8003fb6:	bf44      	itt	mi
 8003fb8:	232b      	movmi	r3, #43	@ 0x2b
 8003fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8003fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fc4:	d015      	beq.n	8003ff2 <_svfiprintf_r+0xfa>
 8003fc6:	9a07      	ldr	r2, [sp, #28]
 8003fc8:	4654      	mov	r4, sl
 8003fca:	2000      	movs	r0, #0
 8003fcc:	f04f 0c0a 	mov.w	ip, #10
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fd6:	3b30      	subs	r3, #48	@ 0x30
 8003fd8:	2b09      	cmp	r3, #9
 8003fda:	d94b      	bls.n	8004074 <_svfiprintf_r+0x17c>
 8003fdc:	b1b0      	cbz	r0, 800400c <_svfiprintf_r+0x114>
 8003fde:	9207      	str	r2, [sp, #28]
 8003fe0:	e014      	b.n	800400c <_svfiprintf_r+0x114>
 8003fe2:	eba0 0308 	sub.w	r3, r0, r8
 8003fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8003fea:	4313      	orrs	r3, r2
 8003fec:	9304      	str	r3, [sp, #16]
 8003fee:	46a2      	mov	sl, r4
 8003ff0:	e7d2      	b.n	8003f98 <_svfiprintf_r+0xa0>
 8003ff2:	9b03      	ldr	r3, [sp, #12]
 8003ff4:	1d19      	adds	r1, r3, #4
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	9103      	str	r1, [sp, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	bfbb      	ittet	lt
 8003ffe:	425b      	neglt	r3, r3
 8004000:	f042 0202 	orrlt.w	r2, r2, #2
 8004004:	9307      	strge	r3, [sp, #28]
 8004006:	9307      	strlt	r3, [sp, #28]
 8004008:	bfb8      	it	lt
 800400a:	9204      	strlt	r2, [sp, #16]
 800400c:	7823      	ldrb	r3, [r4, #0]
 800400e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004010:	d10a      	bne.n	8004028 <_svfiprintf_r+0x130>
 8004012:	7863      	ldrb	r3, [r4, #1]
 8004014:	2b2a      	cmp	r3, #42	@ 0x2a
 8004016:	d132      	bne.n	800407e <_svfiprintf_r+0x186>
 8004018:	9b03      	ldr	r3, [sp, #12]
 800401a:	1d1a      	adds	r2, r3, #4
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	9203      	str	r2, [sp, #12]
 8004020:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004024:	3402      	adds	r4, #2
 8004026:	9305      	str	r3, [sp, #20]
 8004028:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80040ec <_svfiprintf_r+0x1f4>
 800402c:	7821      	ldrb	r1, [r4, #0]
 800402e:	2203      	movs	r2, #3
 8004030:	4650      	mov	r0, sl
 8004032:	f7fc f8dd 	bl	80001f0 <memchr>
 8004036:	b138      	cbz	r0, 8004048 <_svfiprintf_r+0x150>
 8004038:	9b04      	ldr	r3, [sp, #16]
 800403a:	eba0 000a 	sub.w	r0, r0, sl
 800403e:	2240      	movs	r2, #64	@ 0x40
 8004040:	4082      	lsls	r2, r0
 8004042:	4313      	orrs	r3, r2
 8004044:	3401      	adds	r4, #1
 8004046:	9304      	str	r3, [sp, #16]
 8004048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800404c:	4824      	ldr	r0, [pc, #144]	@ (80040e0 <_svfiprintf_r+0x1e8>)
 800404e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004052:	2206      	movs	r2, #6
 8004054:	f7fc f8cc 	bl	80001f0 <memchr>
 8004058:	2800      	cmp	r0, #0
 800405a:	d036      	beq.n	80040ca <_svfiprintf_r+0x1d2>
 800405c:	4b21      	ldr	r3, [pc, #132]	@ (80040e4 <_svfiprintf_r+0x1ec>)
 800405e:	bb1b      	cbnz	r3, 80040a8 <_svfiprintf_r+0x1b0>
 8004060:	9b03      	ldr	r3, [sp, #12]
 8004062:	3307      	adds	r3, #7
 8004064:	f023 0307 	bic.w	r3, r3, #7
 8004068:	3308      	adds	r3, #8
 800406a:	9303      	str	r3, [sp, #12]
 800406c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800406e:	4433      	add	r3, r6
 8004070:	9309      	str	r3, [sp, #36]	@ 0x24
 8004072:	e76a      	b.n	8003f4a <_svfiprintf_r+0x52>
 8004074:	fb0c 3202 	mla	r2, ip, r2, r3
 8004078:	460c      	mov	r4, r1
 800407a:	2001      	movs	r0, #1
 800407c:	e7a8      	b.n	8003fd0 <_svfiprintf_r+0xd8>
 800407e:	2300      	movs	r3, #0
 8004080:	3401      	adds	r4, #1
 8004082:	9305      	str	r3, [sp, #20]
 8004084:	4619      	mov	r1, r3
 8004086:	f04f 0c0a 	mov.w	ip, #10
 800408a:	4620      	mov	r0, r4
 800408c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004090:	3a30      	subs	r2, #48	@ 0x30
 8004092:	2a09      	cmp	r2, #9
 8004094:	d903      	bls.n	800409e <_svfiprintf_r+0x1a6>
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0c6      	beq.n	8004028 <_svfiprintf_r+0x130>
 800409a:	9105      	str	r1, [sp, #20]
 800409c:	e7c4      	b.n	8004028 <_svfiprintf_r+0x130>
 800409e:	fb0c 2101 	mla	r1, ip, r1, r2
 80040a2:	4604      	mov	r4, r0
 80040a4:	2301      	movs	r3, #1
 80040a6:	e7f0      	b.n	800408a <_svfiprintf_r+0x192>
 80040a8:	ab03      	add	r3, sp, #12
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	462a      	mov	r2, r5
 80040ae:	4b0e      	ldr	r3, [pc, #56]	@ (80040e8 <_svfiprintf_r+0x1f0>)
 80040b0:	a904      	add	r1, sp, #16
 80040b2:	4638      	mov	r0, r7
 80040b4:	f3af 8000 	nop.w
 80040b8:	1c42      	adds	r2, r0, #1
 80040ba:	4606      	mov	r6, r0
 80040bc:	d1d6      	bne.n	800406c <_svfiprintf_r+0x174>
 80040be:	89ab      	ldrh	r3, [r5, #12]
 80040c0:	065b      	lsls	r3, r3, #25
 80040c2:	f53f af2d 	bmi.w	8003f20 <_svfiprintf_r+0x28>
 80040c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040c8:	e72c      	b.n	8003f24 <_svfiprintf_r+0x2c>
 80040ca:	ab03      	add	r3, sp, #12
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	462a      	mov	r2, r5
 80040d0:	4b05      	ldr	r3, [pc, #20]	@ (80040e8 <_svfiprintf_r+0x1f0>)
 80040d2:	a904      	add	r1, sp, #16
 80040d4:	4638      	mov	r0, r7
 80040d6:	f000 f9bb 	bl	8004450 <_printf_i>
 80040da:	e7ed      	b.n	80040b8 <_svfiprintf_r+0x1c0>
 80040dc:	08004ba5 	.word	0x08004ba5
 80040e0:	08004baf 	.word	0x08004baf
 80040e4:	00000000 	.word	0x00000000
 80040e8:	08003e41 	.word	0x08003e41
 80040ec:	08004bab 	.word	0x08004bab

080040f0 <__sfputc_r>:
 80040f0:	6893      	ldr	r3, [r2, #8]
 80040f2:	3b01      	subs	r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	b410      	push	{r4}
 80040f8:	6093      	str	r3, [r2, #8]
 80040fa:	da08      	bge.n	800410e <__sfputc_r+0x1e>
 80040fc:	6994      	ldr	r4, [r2, #24]
 80040fe:	42a3      	cmp	r3, r4
 8004100:	db01      	blt.n	8004106 <__sfputc_r+0x16>
 8004102:	290a      	cmp	r1, #10
 8004104:	d103      	bne.n	800410e <__sfputc_r+0x1e>
 8004106:	f85d 4b04 	ldr.w	r4, [sp], #4
 800410a:	f000 bbcd 	b.w	80048a8 <__swbuf_r>
 800410e:	6813      	ldr	r3, [r2, #0]
 8004110:	1c58      	adds	r0, r3, #1
 8004112:	6010      	str	r0, [r2, #0]
 8004114:	7019      	strb	r1, [r3, #0]
 8004116:	4608      	mov	r0, r1
 8004118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800411c:	4770      	bx	lr

0800411e <__sfputs_r>:
 800411e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004120:	4606      	mov	r6, r0
 8004122:	460f      	mov	r7, r1
 8004124:	4614      	mov	r4, r2
 8004126:	18d5      	adds	r5, r2, r3
 8004128:	42ac      	cmp	r4, r5
 800412a:	d101      	bne.n	8004130 <__sfputs_r+0x12>
 800412c:	2000      	movs	r0, #0
 800412e:	e007      	b.n	8004140 <__sfputs_r+0x22>
 8004130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004134:	463a      	mov	r2, r7
 8004136:	4630      	mov	r0, r6
 8004138:	f7ff ffda 	bl	80040f0 <__sfputc_r>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d1f3      	bne.n	8004128 <__sfputs_r+0xa>
 8004140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004144 <_vfiprintf_r>:
 8004144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004148:	460d      	mov	r5, r1
 800414a:	b09d      	sub	sp, #116	@ 0x74
 800414c:	4614      	mov	r4, r2
 800414e:	4698      	mov	r8, r3
 8004150:	4606      	mov	r6, r0
 8004152:	b118      	cbz	r0, 800415c <_vfiprintf_r+0x18>
 8004154:	6a03      	ldr	r3, [r0, #32]
 8004156:	b90b      	cbnz	r3, 800415c <_vfiprintf_r+0x18>
 8004158:	f7ff fb86 	bl	8003868 <__sinit>
 800415c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800415e:	07d9      	lsls	r1, r3, #31
 8004160:	d405      	bmi.n	800416e <_vfiprintf_r+0x2a>
 8004162:	89ab      	ldrh	r3, [r5, #12]
 8004164:	059a      	lsls	r2, r3, #22
 8004166:	d402      	bmi.n	800416e <_vfiprintf_r+0x2a>
 8004168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800416a:	f7ff fd66 	bl	8003c3a <__retarget_lock_acquire_recursive>
 800416e:	89ab      	ldrh	r3, [r5, #12]
 8004170:	071b      	lsls	r3, r3, #28
 8004172:	d501      	bpl.n	8004178 <_vfiprintf_r+0x34>
 8004174:	692b      	ldr	r3, [r5, #16]
 8004176:	b99b      	cbnz	r3, 80041a0 <_vfiprintf_r+0x5c>
 8004178:	4629      	mov	r1, r5
 800417a:	4630      	mov	r0, r6
 800417c:	f000 fbd2 	bl	8004924 <__swsetup_r>
 8004180:	b170      	cbz	r0, 80041a0 <_vfiprintf_r+0x5c>
 8004182:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004184:	07dc      	lsls	r4, r3, #31
 8004186:	d504      	bpl.n	8004192 <_vfiprintf_r+0x4e>
 8004188:	f04f 30ff 	mov.w	r0, #4294967295
 800418c:	b01d      	add	sp, #116	@ 0x74
 800418e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004192:	89ab      	ldrh	r3, [r5, #12]
 8004194:	0598      	lsls	r0, r3, #22
 8004196:	d4f7      	bmi.n	8004188 <_vfiprintf_r+0x44>
 8004198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800419a:	f7ff fd4f 	bl	8003c3c <__retarget_lock_release_recursive>
 800419e:	e7f3      	b.n	8004188 <_vfiprintf_r+0x44>
 80041a0:	2300      	movs	r3, #0
 80041a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80041a4:	2320      	movs	r3, #32
 80041a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80041aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80041ae:	2330      	movs	r3, #48	@ 0x30
 80041b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004360 <_vfiprintf_r+0x21c>
 80041b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80041b8:	f04f 0901 	mov.w	r9, #1
 80041bc:	4623      	mov	r3, r4
 80041be:	469a      	mov	sl, r3
 80041c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041c4:	b10a      	cbz	r2, 80041ca <_vfiprintf_r+0x86>
 80041c6:	2a25      	cmp	r2, #37	@ 0x25
 80041c8:	d1f9      	bne.n	80041be <_vfiprintf_r+0x7a>
 80041ca:	ebba 0b04 	subs.w	fp, sl, r4
 80041ce:	d00b      	beq.n	80041e8 <_vfiprintf_r+0xa4>
 80041d0:	465b      	mov	r3, fp
 80041d2:	4622      	mov	r2, r4
 80041d4:	4629      	mov	r1, r5
 80041d6:	4630      	mov	r0, r6
 80041d8:	f7ff ffa1 	bl	800411e <__sfputs_r>
 80041dc:	3001      	adds	r0, #1
 80041de:	f000 80a7 	beq.w	8004330 <_vfiprintf_r+0x1ec>
 80041e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041e4:	445a      	add	r2, fp
 80041e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80041e8:	f89a 3000 	ldrb.w	r3, [sl]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 809f 	beq.w	8004330 <_vfiprintf_r+0x1ec>
 80041f2:	2300      	movs	r3, #0
 80041f4:	f04f 32ff 	mov.w	r2, #4294967295
 80041f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041fc:	f10a 0a01 	add.w	sl, sl, #1
 8004200:	9304      	str	r3, [sp, #16]
 8004202:	9307      	str	r3, [sp, #28]
 8004204:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004208:	931a      	str	r3, [sp, #104]	@ 0x68
 800420a:	4654      	mov	r4, sl
 800420c:	2205      	movs	r2, #5
 800420e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004212:	4853      	ldr	r0, [pc, #332]	@ (8004360 <_vfiprintf_r+0x21c>)
 8004214:	f7fb ffec 	bl	80001f0 <memchr>
 8004218:	9a04      	ldr	r2, [sp, #16]
 800421a:	b9d8      	cbnz	r0, 8004254 <_vfiprintf_r+0x110>
 800421c:	06d1      	lsls	r1, r2, #27
 800421e:	bf44      	itt	mi
 8004220:	2320      	movmi	r3, #32
 8004222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004226:	0713      	lsls	r3, r2, #28
 8004228:	bf44      	itt	mi
 800422a:	232b      	movmi	r3, #43	@ 0x2b
 800422c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004230:	f89a 3000 	ldrb.w	r3, [sl]
 8004234:	2b2a      	cmp	r3, #42	@ 0x2a
 8004236:	d015      	beq.n	8004264 <_vfiprintf_r+0x120>
 8004238:	9a07      	ldr	r2, [sp, #28]
 800423a:	4654      	mov	r4, sl
 800423c:	2000      	movs	r0, #0
 800423e:	f04f 0c0a 	mov.w	ip, #10
 8004242:	4621      	mov	r1, r4
 8004244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004248:	3b30      	subs	r3, #48	@ 0x30
 800424a:	2b09      	cmp	r3, #9
 800424c:	d94b      	bls.n	80042e6 <_vfiprintf_r+0x1a2>
 800424e:	b1b0      	cbz	r0, 800427e <_vfiprintf_r+0x13a>
 8004250:	9207      	str	r2, [sp, #28]
 8004252:	e014      	b.n	800427e <_vfiprintf_r+0x13a>
 8004254:	eba0 0308 	sub.w	r3, r0, r8
 8004258:	fa09 f303 	lsl.w	r3, r9, r3
 800425c:	4313      	orrs	r3, r2
 800425e:	9304      	str	r3, [sp, #16]
 8004260:	46a2      	mov	sl, r4
 8004262:	e7d2      	b.n	800420a <_vfiprintf_r+0xc6>
 8004264:	9b03      	ldr	r3, [sp, #12]
 8004266:	1d19      	adds	r1, r3, #4
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	9103      	str	r1, [sp, #12]
 800426c:	2b00      	cmp	r3, #0
 800426e:	bfbb      	ittet	lt
 8004270:	425b      	neglt	r3, r3
 8004272:	f042 0202 	orrlt.w	r2, r2, #2
 8004276:	9307      	strge	r3, [sp, #28]
 8004278:	9307      	strlt	r3, [sp, #28]
 800427a:	bfb8      	it	lt
 800427c:	9204      	strlt	r2, [sp, #16]
 800427e:	7823      	ldrb	r3, [r4, #0]
 8004280:	2b2e      	cmp	r3, #46	@ 0x2e
 8004282:	d10a      	bne.n	800429a <_vfiprintf_r+0x156>
 8004284:	7863      	ldrb	r3, [r4, #1]
 8004286:	2b2a      	cmp	r3, #42	@ 0x2a
 8004288:	d132      	bne.n	80042f0 <_vfiprintf_r+0x1ac>
 800428a:	9b03      	ldr	r3, [sp, #12]
 800428c:	1d1a      	adds	r2, r3, #4
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	9203      	str	r2, [sp, #12]
 8004292:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004296:	3402      	adds	r4, #2
 8004298:	9305      	str	r3, [sp, #20]
 800429a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004370 <_vfiprintf_r+0x22c>
 800429e:	7821      	ldrb	r1, [r4, #0]
 80042a0:	2203      	movs	r2, #3
 80042a2:	4650      	mov	r0, sl
 80042a4:	f7fb ffa4 	bl	80001f0 <memchr>
 80042a8:	b138      	cbz	r0, 80042ba <_vfiprintf_r+0x176>
 80042aa:	9b04      	ldr	r3, [sp, #16]
 80042ac:	eba0 000a 	sub.w	r0, r0, sl
 80042b0:	2240      	movs	r2, #64	@ 0x40
 80042b2:	4082      	lsls	r2, r0
 80042b4:	4313      	orrs	r3, r2
 80042b6:	3401      	adds	r4, #1
 80042b8:	9304      	str	r3, [sp, #16]
 80042ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042be:	4829      	ldr	r0, [pc, #164]	@ (8004364 <_vfiprintf_r+0x220>)
 80042c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80042c4:	2206      	movs	r2, #6
 80042c6:	f7fb ff93 	bl	80001f0 <memchr>
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d03f      	beq.n	800434e <_vfiprintf_r+0x20a>
 80042ce:	4b26      	ldr	r3, [pc, #152]	@ (8004368 <_vfiprintf_r+0x224>)
 80042d0:	bb1b      	cbnz	r3, 800431a <_vfiprintf_r+0x1d6>
 80042d2:	9b03      	ldr	r3, [sp, #12]
 80042d4:	3307      	adds	r3, #7
 80042d6:	f023 0307 	bic.w	r3, r3, #7
 80042da:	3308      	adds	r3, #8
 80042dc:	9303      	str	r3, [sp, #12]
 80042de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042e0:	443b      	add	r3, r7
 80042e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80042e4:	e76a      	b.n	80041bc <_vfiprintf_r+0x78>
 80042e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80042ea:	460c      	mov	r4, r1
 80042ec:	2001      	movs	r0, #1
 80042ee:	e7a8      	b.n	8004242 <_vfiprintf_r+0xfe>
 80042f0:	2300      	movs	r3, #0
 80042f2:	3401      	adds	r4, #1
 80042f4:	9305      	str	r3, [sp, #20]
 80042f6:	4619      	mov	r1, r3
 80042f8:	f04f 0c0a 	mov.w	ip, #10
 80042fc:	4620      	mov	r0, r4
 80042fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004302:	3a30      	subs	r2, #48	@ 0x30
 8004304:	2a09      	cmp	r2, #9
 8004306:	d903      	bls.n	8004310 <_vfiprintf_r+0x1cc>
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0c6      	beq.n	800429a <_vfiprintf_r+0x156>
 800430c:	9105      	str	r1, [sp, #20]
 800430e:	e7c4      	b.n	800429a <_vfiprintf_r+0x156>
 8004310:	fb0c 2101 	mla	r1, ip, r1, r2
 8004314:	4604      	mov	r4, r0
 8004316:	2301      	movs	r3, #1
 8004318:	e7f0      	b.n	80042fc <_vfiprintf_r+0x1b8>
 800431a:	ab03      	add	r3, sp, #12
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	462a      	mov	r2, r5
 8004320:	4b12      	ldr	r3, [pc, #72]	@ (800436c <_vfiprintf_r+0x228>)
 8004322:	a904      	add	r1, sp, #16
 8004324:	4630      	mov	r0, r6
 8004326:	f3af 8000 	nop.w
 800432a:	4607      	mov	r7, r0
 800432c:	1c78      	adds	r0, r7, #1
 800432e:	d1d6      	bne.n	80042de <_vfiprintf_r+0x19a>
 8004330:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004332:	07d9      	lsls	r1, r3, #31
 8004334:	d405      	bmi.n	8004342 <_vfiprintf_r+0x1fe>
 8004336:	89ab      	ldrh	r3, [r5, #12]
 8004338:	059a      	lsls	r2, r3, #22
 800433a:	d402      	bmi.n	8004342 <_vfiprintf_r+0x1fe>
 800433c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800433e:	f7ff fc7d 	bl	8003c3c <__retarget_lock_release_recursive>
 8004342:	89ab      	ldrh	r3, [r5, #12]
 8004344:	065b      	lsls	r3, r3, #25
 8004346:	f53f af1f 	bmi.w	8004188 <_vfiprintf_r+0x44>
 800434a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800434c:	e71e      	b.n	800418c <_vfiprintf_r+0x48>
 800434e:	ab03      	add	r3, sp, #12
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	462a      	mov	r2, r5
 8004354:	4b05      	ldr	r3, [pc, #20]	@ (800436c <_vfiprintf_r+0x228>)
 8004356:	a904      	add	r1, sp, #16
 8004358:	4630      	mov	r0, r6
 800435a:	f000 f879 	bl	8004450 <_printf_i>
 800435e:	e7e4      	b.n	800432a <_vfiprintf_r+0x1e6>
 8004360:	08004ba5 	.word	0x08004ba5
 8004364:	08004baf 	.word	0x08004baf
 8004368:	00000000 	.word	0x00000000
 800436c:	0800411f 	.word	0x0800411f
 8004370:	08004bab 	.word	0x08004bab

08004374 <_printf_common>:
 8004374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004378:	4616      	mov	r6, r2
 800437a:	4698      	mov	r8, r3
 800437c:	688a      	ldr	r2, [r1, #8]
 800437e:	690b      	ldr	r3, [r1, #16]
 8004380:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004384:	4293      	cmp	r3, r2
 8004386:	bfb8      	it	lt
 8004388:	4613      	movlt	r3, r2
 800438a:	6033      	str	r3, [r6, #0]
 800438c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004390:	4607      	mov	r7, r0
 8004392:	460c      	mov	r4, r1
 8004394:	b10a      	cbz	r2, 800439a <_printf_common+0x26>
 8004396:	3301      	adds	r3, #1
 8004398:	6033      	str	r3, [r6, #0]
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	0699      	lsls	r1, r3, #26
 800439e:	bf42      	ittt	mi
 80043a0:	6833      	ldrmi	r3, [r6, #0]
 80043a2:	3302      	addmi	r3, #2
 80043a4:	6033      	strmi	r3, [r6, #0]
 80043a6:	6825      	ldr	r5, [r4, #0]
 80043a8:	f015 0506 	ands.w	r5, r5, #6
 80043ac:	d106      	bne.n	80043bc <_printf_common+0x48>
 80043ae:	f104 0a19 	add.w	sl, r4, #25
 80043b2:	68e3      	ldr	r3, [r4, #12]
 80043b4:	6832      	ldr	r2, [r6, #0]
 80043b6:	1a9b      	subs	r3, r3, r2
 80043b8:	42ab      	cmp	r3, r5
 80043ba:	dc26      	bgt.n	800440a <_printf_common+0x96>
 80043bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043c0:	6822      	ldr	r2, [r4, #0]
 80043c2:	3b00      	subs	r3, #0
 80043c4:	bf18      	it	ne
 80043c6:	2301      	movne	r3, #1
 80043c8:	0692      	lsls	r2, r2, #26
 80043ca:	d42b      	bmi.n	8004424 <_printf_common+0xb0>
 80043cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043d0:	4641      	mov	r1, r8
 80043d2:	4638      	mov	r0, r7
 80043d4:	47c8      	blx	r9
 80043d6:	3001      	adds	r0, #1
 80043d8:	d01e      	beq.n	8004418 <_printf_common+0xa4>
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	6922      	ldr	r2, [r4, #16]
 80043de:	f003 0306 	and.w	r3, r3, #6
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	bf02      	ittt	eq
 80043e6:	68e5      	ldreq	r5, [r4, #12]
 80043e8:	6833      	ldreq	r3, [r6, #0]
 80043ea:	1aed      	subeq	r5, r5, r3
 80043ec:	68a3      	ldr	r3, [r4, #8]
 80043ee:	bf0c      	ite	eq
 80043f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043f4:	2500      	movne	r5, #0
 80043f6:	4293      	cmp	r3, r2
 80043f8:	bfc4      	itt	gt
 80043fa:	1a9b      	subgt	r3, r3, r2
 80043fc:	18ed      	addgt	r5, r5, r3
 80043fe:	2600      	movs	r6, #0
 8004400:	341a      	adds	r4, #26
 8004402:	42b5      	cmp	r5, r6
 8004404:	d11a      	bne.n	800443c <_printf_common+0xc8>
 8004406:	2000      	movs	r0, #0
 8004408:	e008      	b.n	800441c <_printf_common+0xa8>
 800440a:	2301      	movs	r3, #1
 800440c:	4652      	mov	r2, sl
 800440e:	4641      	mov	r1, r8
 8004410:	4638      	mov	r0, r7
 8004412:	47c8      	blx	r9
 8004414:	3001      	adds	r0, #1
 8004416:	d103      	bne.n	8004420 <_printf_common+0xac>
 8004418:	f04f 30ff 	mov.w	r0, #4294967295
 800441c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004420:	3501      	adds	r5, #1
 8004422:	e7c6      	b.n	80043b2 <_printf_common+0x3e>
 8004424:	18e1      	adds	r1, r4, r3
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	2030      	movs	r0, #48	@ 0x30
 800442a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800442e:	4422      	add	r2, r4
 8004430:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004434:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004438:	3302      	adds	r3, #2
 800443a:	e7c7      	b.n	80043cc <_printf_common+0x58>
 800443c:	2301      	movs	r3, #1
 800443e:	4622      	mov	r2, r4
 8004440:	4641      	mov	r1, r8
 8004442:	4638      	mov	r0, r7
 8004444:	47c8      	blx	r9
 8004446:	3001      	adds	r0, #1
 8004448:	d0e6      	beq.n	8004418 <_printf_common+0xa4>
 800444a:	3601      	adds	r6, #1
 800444c:	e7d9      	b.n	8004402 <_printf_common+0x8e>
	...

08004450 <_printf_i>:
 8004450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004454:	7e0f      	ldrb	r7, [r1, #24]
 8004456:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004458:	2f78      	cmp	r7, #120	@ 0x78
 800445a:	4691      	mov	r9, r2
 800445c:	4680      	mov	r8, r0
 800445e:	460c      	mov	r4, r1
 8004460:	469a      	mov	sl, r3
 8004462:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004466:	d807      	bhi.n	8004478 <_printf_i+0x28>
 8004468:	2f62      	cmp	r7, #98	@ 0x62
 800446a:	d80a      	bhi.n	8004482 <_printf_i+0x32>
 800446c:	2f00      	cmp	r7, #0
 800446e:	f000 80d1 	beq.w	8004614 <_printf_i+0x1c4>
 8004472:	2f58      	cmp	r7, #88	@ 0x58
 8004474:	f000 80b8 	beq.w	80045e8 <_printf_i+0x198>
 8004478:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800447c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004480:	e03a      	b.n	80044f8 <_printf_i+0xa8>
 8004482:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004486:	2b15      	cmp	r3, #21
 8004488:	d8f6      	bhi.n	8004478 <_printf_i+0x28>
 800448a:	a101      	add	r1, pc, #4	@ (adr r1, 8004490 <_printf_i+0x40>)
 800448c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004490:	080044e9 	.word	0x080044e9
 8004494:	080044fd 	.word	0x080044fd
 8004498:	08004479 	.word	0x08004479
 800449c:	08004479 	.word	0x08004479
 80044a0:	08004479 	.word	0x08004479
 80044a4:	08004479 	.word	0x08004479
 80044a8:	080044fd 	.word	0x080044fd
 80044ac:	08004479 	.word	0x08004479
 80044b0:	08004479 	.word	0x08004479
 80044b4:	08004479 	.word	0x08004479
 80044b8:	08004479 	.word	0x08004479
 80044bc:	080045fb 	.word	0x080045fb
 80044c0:	08004527 	.word	0x08004527
 80044c4:	080045b5 	.word	0x080045b5
 80044c8:	08004479 	.word	0x08004479
 80044cc:	08004479 	.word	0x08004479
 80044d0:	0800461d 	.word	0x0800461d
 80044d4:	08004479 	.word	0x08004479
 80044d8:	08004527 	.word	0x08004527
 80044dc:	08004479 	.word	0x08004479
 80044e0:	08004479 	.word	0x08004479
 80044e4:	080045bd 	.word	0x080045bd
 80044e8:	6833      	ldr	r3, [r6, #0]
 80044ea:	1d1a      	adds	r2, r3, #4
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6032      	str	r2, [r6, #0]
 80044f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044f8:	2301      	movs	r3, #1
 80044fa:	e09c      	b.n	8004636 <_printf_i+0x1e6>
 80044fc:	6833      	ldr	r3, [r6, #0]
 80044fe:	6820      	ldr	r0, [r4, #0]
 8004500:	1d19      	adds	r1, r3, #4
 8004502:	6031      	str	r1, [r6, #0]
 8004504:	0606      	lsls	r6, r0, #24
 8004506:	d501      	bpl.n	800450c <_printf_i+0xbc>
 8004508:	681d      	ldr	r5, [r3, #0]
 800450a:	e003      	b.n	8004514 <_printf_i+0xc4>
 800450c:	0645      	lsls	r5, r0, #25
 800450e:	d5fb      	bpl.n	8004508 <_printf_i+0xb8>
 8004510:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004514:	2d00      	cmp	r5, #0
 8004516:	da03      	bge.n	8004520 <_printf_i+0xd0>
 8004518:	232d      	movs	r3, #45	@ 0x2d
 800451a:	426d      	negs	r5, r5
 800451c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004520:	4858      	ldr	r0, [pc, #352]	@ (8004684 <_printf_i+0x234>)
 8004522:	230a      	movs	r3, #10
 8004524:	e011      	b.n	800454a <_printf_i+0xfa>
 8004526:	6821      	ldr	r1, [r4, #0]
 8004528:	6833      	ldr	r3, [r6, #0]
 800452a:	0608      	lsls	r0, r1, #24
 800452c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004530:	d402      	bmi.n	8004538 <_printf_i+0xe8>
 8004532:	0649      	lsls	r1, r1, #25
 8004534:	bf48      	it	mi
 8004536:	b2ad      	uxthmi	r5, r5
 8004538:	2f6f      	cmp	r7, #111	@ 0x6f
 800453a:	4852      	ldr	r0, [pc, #328]	@ (8004684 <_printf_i+0x234>)
 800453c:	6033      	str	r3, [r6, #0]
 800453e:	bf14      	ite	ne
 8004540:	230a      	movne	r3, #10
 8004542:	2308      	moveq	r3, #8
 8004544:	2100      	movs	r1, #0
 8004546:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800454a:	6866      	ldr	r6, [r4, #4]
 800454c:	60a6      	str	r6, [r4, #8]
 800454e:	2e00      	cmp	r6, #0
 8004550:	db05      	blt.n	800455e <_printf_i+0x10e>
 8004552:	6821      	ldr	r1, [r4, #0]
 8004554:	432e      	orrs	r6, r5
 8004556:	f021 0104 	bic.w	r1, r1, #4
 800455a:	6021      	str	r1, [r4, #0]
 800455c:	d04b      	beq.n	80045f6 <_printf_i+0x1a6>
 800455e:	4616      	mov	r6, r2
 8004560:	fbb5 f1f3 	udiv	r1, r5, r3
 8004564:	fb03 5711 	mls	r7, r3, r1, r5
 8004568:	5dc7      	ldrb	r7, [r0, r7]
 800456a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800456e:	462f      	mov	r7, r5
 8004570:	42bb      	cmp	r3, r7
 8004572:	460d      	mov	r5, r1
 8004574:	d9f4      	bls.n	8004560 <_printf_i+0x110>
 8004576:	2b08      	cmp	r3, #8
 8004578:	d10b      	bne.n	8004592 <_printf_i+0x142>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	07df      	lsls	r7, r3, #31
 800457e:	d508      	bpl.n	8004592 <_printf_i+0x142>
 8004580:	6923      	ldr	r3, [r4, #16]
 8004582:	6861      	ldr	r1, [r4, #4]
 8004584:	4299      	cmp	r1, r3
 8004586:	bfde      	ittt	le
 8004588:	2330      	movle	r3, #48	@ 0x30
 800458a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800458e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004592:	1b92      	subs	r2, r2, r6
 8004594:	6122      	str	r2, [r4, #16]
 8004596:	f8cd a000 	str.w	sl, [sp]
 800459a:	464b      	mov	r3, r9
 800459c:	aa03      	add	r2, sp, #12
 800459e:	4621      	mov	r1, r4
 80045a0:	4640      	mov	r0, r8
 80045a2:	f7ff fee7 	bl	8004374 <_printf_common>
 80045a6:	3001      	adds	r0, #1
 80045a8:	d14a      	bne.n	8004640 <_printf_i+0x1f0>
 80045aa:	f04f 30ff 	mov.w	r0, #4294967295
 80045ae:	b004      	add	sp, #16
 80045b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	f043 0320 	orr.w	r3, r3, #32
 80045ba:	6023      	str	r3, [r4, #0]
 80045bc:	4832      	ldr	r0, [pc, #200]	@ (8004688 <_printf_i+0x238>)
 80045be:	2778      	movs	r7, #120	@ 0x78
 80045c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	6831      	ldr	r1, [r6, #0]
 80045c8:	061f      	lsls	r7, r3, #24
 80045ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80045ce:	d402      	bmi.n	80045d6 <_printf_i+0x186>
 80045d0:	065f      	lsls	r7, r3, #25
 80045d2:	bf48      	it	mi
 80045d4:	b2ad      	uxthmi	r5, r5
 80045d6:	6031      	str	r1, [r6, #0]
 80045d8:	07d9      	lsls	r1, r3, #31
 80045da:	bf44      	itt	mi
 80045dc:	f043 0320 	orrmi.w	r3, r3, #32
 80045e0:	6023      	strmi	r3, [r4, #0]
 80045e2:	b11d      	cbz	r5, 80045ec <_printf_i+0x19c>
 80045e4:	2310      	movs	r3, #16
 80045e6:	e7ad      	b.n	8004544 <_printf_i+0xf4>
 80045e8:	4826      	ldr	r0, [pc, #152]	@ (8004684 <_printf_i+0x234>)
 80045ea:	e7e9      	b.n	80045c0 <_printf_i+0x170>
 80045ec:	6823      	ldr	r3, [r4, #0]
 80045ee:	f023 0320 	bic.w	r3, r3, #32
 80045f2:	6023      	str	r3, [r4, #0]
 80045f4:	e7f6      	b.n	80045e4 <_printf_i+0x194>
 80045f6:	4616      	mov	r6, r2
 80045f8:	e7bd      	b.n	8004576 <_printf_i+0x126>
 80045fa:	6833      	ldr	r3, [r6, #0]
 80045fc:	6825      	ldr	r5, [r4, #0]
 80045fe:	6961      	ldr	r1, [r4, #20]
 8004600:	1d18      	adds	r0, r3, #4
 8004602:	6030      	str	r0, [r6, #0]
 8004604:	062e      	lsls	r6, r5, #24
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	d501      	bpl.n	800460e <_printf_i+0x1be>
 800460a:	6019      	str	r1, [r3, #0]
 800460c:	e002      	b.n	8004614 <_printf_i+0x1c4>
 800460e:	0668      	lsls	r0, r5, #25
 8004610:	d5fb      	bpl.n	800460a <_printf_i+0x1ba>
 8004612:	8019      	strh	r1, [r3, #0]
 8004614:	2300      	movs	r3, #0
 8004616:	6123      	str	r3, [r4, #16]
 8004618:	4616      	mov	r6, r2
 800461a:	e7bc      	b.n	8004596 <_printf_i+0x146>
 800461c:	6833      	ldr	r3, [r6, #0]
 800461e:	1d1a      	adds	r2, r3, #4
 8004620:	6032      	str	r2, [r6, #0]
 8004622:	681e      	ldr	r6, [r3, #0]
 8004624:	6862      	ldr	r2, [r4, #4]
 8004626:	2100      	movs	r1, #0
 8004628:	4630      	mov	r0, r6
 800462a:	f7fb fde1 	bl	80001f0 <memchr>
 800462e:	b108      	cbz	r0, 8004634 <_printf_i+0x1e4>
 8004630:	1b80      	subs	r0, r0, r6
 8004632:	6060      	str	r0, [r4, #4]
 8004634:	6863      	ldr	r3, [r4, #4]
 8004636:	6123      	str	r3, [r4, #16]
 8004638:	2300      	movs	r3, #0
 800463a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800463e:	e7aa      	b.n	8004596 <_printf_i+0x146>
 8004640:	6923      	ldr	r3, [r4, #16]
 8004642:	4632      	mov	r2, r6
 8004644:	4649      	mov	r1, r9
 8004646:	4640      	mov	r0, r8
 8004648:	47d0      	blx	sl
 800464a:	3001      	adds	r0, #1
 800464c:	d0ad      	beq.n	80045aa <_printf_i+0x15a>
 800464e:	6823      	ldr	r3, [r4, #0]
 8004650:	079b      	lsls	r3, r3, #30
 8004652:	d413      	bmi.n	800467c <_printf_i+0x22c>
 8004654:	68e0      	ldr	r0, [r4, #12]
 8004656:	9b03      	ldr	r3, [sp, #12]
 8004658:	4298      	cmp	r0, r3
 800465a:	bfb8      	it	lt
 800465c:	4618      	movlt	r0, r3
 800465e:	e7a6      	b.n	80045ae <_printf_i+0x15e>
 8004660:	2301      	movs	r3, #1
 8004662:	4632      	mov	r2, r6
 8004664:	4649      	mov	r1, r9
 8004666:	4640      	mov	r0, r8
 8004668:	47d0      	blx	sl
 800466a:	3001      	adds	r0, #1
 800466c:	d09d      	beq.n	80045aa <_printf_i+0x15a>
 800466e:	3501      	adds	r5, #1
 8004670:	68e3      	ldr	r3, [r4, #12]
 8004672:	9903      	ldr	r1, [sp, #12]
 8004674:	1a5b      	subs	r3, r3, r1
 8004676:	42ab      	cmp	r3, r5
 8004678:	dcf2      	bgt.n	8004660 <_printf_i+0x210>
 800467a:	e7eb      	b.n	8004654 <_printf_i+0x204>
 800467c:	2500      	movs	r5, #0
 800467e:	f104 0619 	add.w	r6, r4, #25
 8004682:	e7f5      	b.n	8004670 <_printf_i+0x220>
 8004684:	08004bb6 	.word	0x08004bb6
 8004688:	08004bc7 	.word	0x08004bc7

0800468c <__sflush_r>:
 800468c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004694:	0716      	lsls	r6, r2, #28
 8004696:	4605      	mov	r5, r0
 8004698:	460c      	mov	r4, r1
 800469a:	d454      	bmi.n	8004746 <__sflush_r+0xba>
 800469c:	684b      	ldr	r3, [r1, #4]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	dc02      	bgt.n	80046a8 <__sflush_r+0x1c>
 80046a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	dd48      	ble.n	800473a <__sflush_r+0xae>
 80046a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046aa:	2e00      	cmp	r6, #0
 80046ac:	d045      	beq.n	800473a <__sflush_r+0xae>
 80046ae:	2300      	movs	r3, #0
 80046b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80046b4:	682f      	ldr	r7, [r5, #0]
 80046b6:	6a21      	ldr	r1, [r4, #32]
 80046b8:	602b      	str	r3, [r5, #0]
 80046ba:	d030      	beq.n	800471e <__sflush_r+0x92>
 80046bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80046be:	89a3      	ldrh	r3, [r4, #12]
 80046c0:	0759      	lsls	r1, r3, #29
 80046c2:	d505      	bpl.n	80046d0 <__sflush_r+0x44>
 80046c4:	6863      	ldr	r3, [r4, #4]
 80046c6:	1ad2      	subs	r2, r2, r3
 80046c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80046ca:	b10b      	cbz	r3, 80046d0 <__sflush_r+0x44>
 80046cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80046ce:	1ad2      	subs	r2, r2, r3
 80046d0:	2300      	movs	r3, #0
 80046d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046d4:	6a21      	ldr	r1, [r4, #32]
 80046d6:	4628      	mov	r0, r5
 80046d8:	47b0      	blx	r6
 80046da:	1c43      	adds	r3, r0, #1
 80046dc:	89a3      	ldrh	r3, [r4, #12]
 80046de:	d106      	bne.n	80046ee <__sflush_r+0x62>
 80046e0:	6829      	ldr	r1, [r5, #0]
 80046e2:	291d      	cmp	r1, #29
 80046e4:	d82b      	bhi.n	800473e <__sflush_r+0xb2>
 80046e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004790 <__sflush_r+0x104>)
 80046e8:	40ca      	lsrs	r2, r1
 80046ea:	07d6      	lsls	r6, r2, #31
 80046ec:	d527      	bpl.n	800473e <__sflush_r+0xb2>
 80046ee:	2200      	movs	r2, #0
 80046f0:	6062      	str	r2, [r4, #4]
 80046f2:	04d9      	lsls	r1, r3, #19
 80046f4:	6922      	ldr	r2, [r4, #16]
 80046f6:	6022      	str	r2, [r4, #0]
 80046f8:	d504      	bpl.n	8004704 <__sflush_r+0x78>
 80046fa:	1c42      	adds	r2, r0, #1
 80046fc:	d101      	bne.n	8004702 <__sflush_r+0x76>
 80046fe:	682b      	ldr	r3, [r5, #0]
 8004700:	b903      	cbnz	r3, 8004704 <__sflush_r+0x78>
 8004702:	6560      	str	r0, [r4, #84]	@ 0x54
 8004704:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004706:	602f      	str	r7, [r5, #0]
 8004708:	b1b9      	cbz	r1, 800473a <__sflush_r+0xae>
 800470a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800470e:	4299      	cmp	r1, r3
 8004710:	d002      	beq.n	8004718 <__sflush_r+0x8c>
 8004712:	4628      	mov	r0, r5
 8004714:	f7ff fa94 	bl	8003c40 <_free_r>
 8004718:	2300      	movs	r3, #0
 800471a:	6363      	str	r3, [r4, #52]	@ 0x34
 800471c:	e00d      	b.n	800473a <__sflush_r+0xae>
 800471e:	2301      	movs	r3, #1
 8004720:	4628      	mov	r0, r5
 8004722:	47b0      	blx	r6
 8004724:	4602      	mov	r2, r0
 8004726:	1c50      	adds	r0, r2, #1
 8004728:	d1c9      	bne.n	80046be <__sflush_r+0x32>
 800472a:	682b      	ldr	r3, [r5, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0c6      	beq.n	80046be <__sflush_r+0x32>
 8004730:	2b1d      	cmp	r3, #29
 8004732:	d001      	beq.n	8004738 <__sflush_r+0xac>
 8004734:	2b16      	cmp	r3, #22
 8004736:	d11e      	bne.n	8004776 <__sflush_r+0xea>
 8004738:	602f      	str	r7, [r5, #0]
 800473a:	2000      	movs	r0, #0
 800473c:	e022      	b.n	8004784 <__sflush_r+0xf8>
 800473e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004742:	b21b      	sxth	r3, r3
 8004744:	e01b      	b.n	800477e <__sflush_r+0xf2>
 8004746:	690f      	ldr	r7, [r1, #16]
 8004748:	2f00      	cmp	r7, #0
 800474a:	d0f6      	beq.n	800473a <__sflush_r+0xae>
 800474c:	0793      	lsls	r3, r2, #30
 800474e:	680e      	ldr	r6, [r1, #0]
 8004750:	bf08      	it	eq
 8004752:	694b      	ldreq	r3, [r1, #20]
 8004754:	600f      	str	r7, [r1, #0]
 8004756:	bf18      	it	ne
 8004758:	2300      	movne	r3, #0
 800475a:	eba6 0807 	sub.w	r8, r6, r7
 800475e:	608b      	str	r3, [r1, #8]
 8004760:	f1b8 0f00 	cmp.w	r8, #0
 8004764:	dde9      	ble.n	800473a <__sflush_r+0xae>
 8004766:	6a21      	ldr	r1, [r4, #32]
 8004768:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800476a:	4643      	mov	r3, r8
 800476c:	463a      	mov	r2, r7
 800476e:	4628      	mov	r0, r5
 8004770:	47b0      	blx	r6
 8004772:	2800      	cmp	r0, #0
 8004774:	dc08      	bgt.n	8004788 <__sflush_r+0xfc>
 8004776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800477a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800477e:	81a3      	strh	r3, [r4, #12]
 8004780:	f04f 30ff 	mov.w	r0, #4294967295
 8004784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004788:	4407      	add	r7, r0
 800478a:	eba8 0800 	sub.w	r8, r8, r0
 800478e:	e7e7      	b.n	8004760 <__sflush_r+0xd4>
 8004790:	20400001 	.word	0x20400001

08004794 <_fflush_r>:
 8004794:	b538      	push	{r3, r4, r5, lr}
 8004796:	690b      	ldr	r3, [r1, #16]
 8004798:	4605      	mov	r5, r0
 800479a:	460c      	mov	r4, r1
 800479c:	b913      	cbnz	r3, 80047a4 <_fflush_r+0x10>
 800479e:	2500      	movs	r5, #0
 80047a0:	4628      	mov	r0, r5
 80047a2:	bd38      	pop	{r3, r4, r5, pc}
 80047a4:	b118      	cbz	r0, 80047ae <_fflush_r+0x1a>
 80047a6:	6a03      	ldr	r3, [r0, #32]
 80047a8:	b90b      	cbnz	r3, 80047ae <_fflush_r+0x1a>
 80047aa:	f7ff f85d 	bl	8003868 <__sinit>
 80047ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0f3      	beq.n	800479e <_fflush_r+0xa>
 80047b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80047b8:	07d0      	lsls	r0, r2, #31
 80047ba:	d404      	bmi.n	80047c6 <_fflush_r+0x32>
 80047bc:	0599      	lsls	r1, r3, #22
 80047be:	d402      	bmi.n	80047c6 <_fflush_r+0x32>
 80047c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047c2:	f7ff fa3a 	bl	8003c3a <__retarget_lock_acquire_recursive>
 80047c6:	4628      	mov	r0, r5
 80047c8:	4621      	mov	r1, r4
 80047ca:	f7ff ff5f 	bl	800468c <__sflush_r>
 80047ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047d0:	07da      	lsls	r2, r3, #31
 80047d2:	4605      	mov	r5, r0
 80047d4:	d4e4      	bmi.n	80047a0 <_fflush_r+0xc>
 80047d6:	89a3      	ldrh	r3, [r4, #12]
 80047d8:	059b      	lsls	r3, r3, #22
 80047da:	d4e1      	bmi.n	80047a0 <_fflush_r+0xc>
 80047dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047de:	f7ff fa2d 	bl	8003c3c <__retarget_lock_release_recursive>
 80047e2:	e7dd      	b.n	80047a0 <_fflush_r+0xc>

080047e4 <__swhatbuf_r>:
 80047e4:	b570      	push	{r4, r5, r6, lr}
 80047e6:	460c      	mov	r4, r1
 80047e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ec:	2900      	cmp	r1, #0
 80047ee:	b096      	sub	sp, #88	@ 0x58
 80047f0:	4615      	mov	r5, r2
 80047f2:	461e      	mov	r6, r3
 80047f4:	da0d      	bge.n	8004812 <__swhatbuf_r+0x2e>
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80047fc:	f04f 0100 	mov.w	r1, #0
 8004800:	bf14      	ite	ne
 8004802:	2340      	movne	r3, #64	@ 0x40
 8004804:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004808:	2000      	movs	r0, #0
 800480a:	6031      	str	r1, [r6, #0]
 800480c:	602b      	str	r3, [r5, #0]
 800480e:	b016      	add	sp, #88	@ 0x58
 8004810:	bd70      	pop	{r4, r5, r6, pc}
 8004812:	466a      	mov	r2, sp
 8004814:	f000 f8f6 	bl	8004a04 <_fstat_r>
 8004818:	2800      	cmp	r0, #0
 800481a:	dbec      	blt.n	80047f6 <__swhatbuf_r+0x12>
 800481c:	9901      	ldr	r1, [sp, #4]
 800481e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004822:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004826:	4259      	negs	r1, r3
 8004828:	4159      	adcs	r1, r3
 800482a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800482e:	e7eb      	b.n	8004808 <__swhatbuf_r+0x24>

08004830 <__smakebuf_r>:
 8004830:	898b      	ldrh	r3, [r1, #12]
 8004832:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004834:	079d      	lsls	r5, r3, #30
 8004836:	4606      	mov	r6, r0
 8004838:	460c      	mov	r4, r1
 800483a:	d507      	bpl.n	800484c <__smakebuf_r+0x1c>
 800483c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	6123      	str	r3, [r4, #16]
 8004844:	2301      	movs	r3, #1
 8004846:	6163      	str	r3, [r4, #20]
 8004848:	b003      	add	sp, #12
 800484a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800484c:	ab01      	add	r3, sp, #4
 800484e:	466a      	mov	r2, sp
 8004850:	f7ff ffc8 	bl	80047e4 <__swhatbuf_r>
 8004854:	9f00      	ldr	r7, [sp, #0]
 8004856:	4605      	mov	r5, r0
 8004858:	4639      	mov	r1, r7
 800485a:	4630      	mov	r0, r6
 800485c:	f7ff fa64 	bl	8003d28 <_malloc_r>
 8004860:	b948      	cbnz	r0, 8004876 <__smakebuf_r+0x46>
 8004862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004866:	059a      	lsls	r2, r3, #22
 8004868:	d4ee      	bmi.n	8004848 <__smakebuf_r+0x18>
 800486a:	f023 0303 	bic.w	r3, r3, #3
 800486e:	f043 0302 	orr.w	r3, r3, #2
 8004872:	81a3      	strh	r3, [r4, #12]
 8004874:	e7e2      	b.n	800483c <__smakebuf_r+0xc>
 8004876:	89a3      	ldrh	r3, [r4, #12]
 8004878:	6020      	str	r0, [r4, #0]
 800487a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800487e:	81a3      	strh	r3, [r4, #12]
 8004880:	9b01      	ldr	r3, [sp, #4]
 8004882:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004886:	b15b      	cbz	r3, 80048a0 <__smakebuf_r+0x70>
 8004888:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800488c:	4630      	mov	r0, r6
 800488e:	f000 f8cb 	bl	8004a28 <_isatty_r>
 8004892:	b128      	cbz	r0, 80048a0 <__smakebuf_r+0x70>
 8004894:	89a3      	ldrh	r3, [r4, #12]
 8004896:	f023 0303 	bic.w	r3, r3, #3
 800489a:	f043 0301 	orr.w	r3, r3, #1
 800489e:	81a3      	strh	r3, [r4, #12]
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	431d      	orrs	r5, r3
 80048a4:	81a5      	strh	r5, [r4, #12]
 80048a6:	e7cf      	b.n	8004848 <__smakebuf_r+0x18>

080048a8 <__swbuf_r>:
 80048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048aa:	460e      	mov	r6, r1
 80048ac:	4614      	mov	r4, r2
 80048ae:	4605      	mov	r5, r0
 80048b0:	b118      	cbz	r0, 80048ba <__swbuf_r+0x12>
 80048b2:	6a03      	ldr	r3, [r0, #32]
 80048b4:	b90b      	cbnz	r3, 80048ba <__swbuf_r+0x12>
 80048b6:	f7fe ffd7 	bl	8003868 <__sinit>
 80048ba:	69a3      	ldr	r3, [r4, #24]
 80048bc:	60a3      	str	r3, [r4, #8]
 80048be:	89a3      	ldrh	r3, [r4, #12]
 80048c0:	071a      	lsls	r2, r3, #28
 80048c2:	d501      	bpl.n	80048c8 <__swbuf_r+0x20>
 80048c4:	6923      	ldr	r3, [r4, #16]
 80048c6:	b943      	cbnz	r3, 80048da <__swbuf_r+0x32>
 80048c8:	4621      	mov	r1, r4
 80048ca:	4628      	mov	r0, r5
 80048cc:	f000 f82a 	bl	8004924 <__swsetup_r>
 80048d0:	b118      	cbz	r0, 80048da <__swbuf_r+0x32>
 80048d2:	f04f 37ff 	mov.w	r7, #4294967295
 80048d6:	4638      	mov	r0, r7
 80048d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	6922      	ldr	r2, [r4, #16]
 80048de:	1a98      	subs	r0, r3, r2
 80048e0:	6963      	ldr	r3, [r4, #20]
 80048e2:	b2f6      	uxtb	r6, r6
 80048e4:	4283      	cmp	r3, r0
 80048e6:	4637      	mov	r7, r6
 80048e8:	dc05      	bgt.n	80048f6 <__swbuf_r+0x4e>
 80048ea:	4621      	mov	r1, r4
 80048ec:	4628      	mov	r0, r5
 80048ee:	f7ff ff51 	bl	8004794 <_fflush_r>
 80048f2:	2800      	cmp	r0, #0
 80048f4:	d1ed      	bne.n	80048d2 <__swbuf_r+0x2a>
 80048f6:	68a3      	ldr	r3, [r4, #8]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	60a3      	str	r3, [r4, #8]
 80048fc:	6823      	ldr	r3, [r4, #0]
 80048fe:	1c5a      	adds	r2, r3, #1
 8004900:	6022      	str	r2, [r4, #0]
 8004902:	701e      	strb	r6, [r3, #0]
 8004904:	6962      	ldr	r2, [r4, #20]
 8004906:	1c43      	adds	r3, r0, #1
 8004908:	429a      	cmp	r2, r3
 800490a:	d004      	beq.n	8004916 <__swbuf_r+0x6e>
 800490c:	89a3      	ldrh	r3, [r4, #12]
 800490e:	07db      	lsls	r3, r3, #31
 8004910:	d5e1      	bpl.n	80048d6 <__swbuf_r+0x2e>
 8004912:	2e0a      	cmp	r6, #10
 8004914:	d1df      	bne.n	80048d6 <__swbuf_r+0x2e>
 8004916:	4621      	mov	r1, r4
 8004918:	4628      	mov	r0, r5
 800491a:	f7ff ff3b 	bl	8004794 <_fflush_r>
 800491e:	2800      	cmp	r0, #0
 8004920:	d0d9      	beq.n	80048d6 <__swbuf_r+0x2e>
 8004922:	e7d6      	b.n	80048d2 <__swbuf_r+0x2a>

08004924 <__swsetup_r>:
 8004924:	b538      	push	{r3, r4, r5, lr}
 8004926:	4b29      	ldr	r3, [pc, #164]	@ (80049cc <__swsetup_r+0xa8>)
 8004928:	4605      	mov	r5, r0
 800492a:	6818      	ldr	r0, [r3, #0]
 800492c:	460c      	mov	r4, r1
 800492e:	b118      	cbz	r0, 8004938 <__swsetup_r+0x14>
 8004930:	6a03      	ldr	r3, [r0, #32]
 8004932:	b90b      	cbnz	r3, 8004938 <__swsetup_r+0x14>
 8004934:	f7fe ff98 	bl	8003868 <__sinit>
 8004938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800493c:	0719      	lsls	r1, r3, #28
 800493e:	d422      	bmi.n	8004986 <__swsetup_r+0x62>
 8004940:	06da      	lsls	r2, r3, #27
 8004942:	d407      	bmi.n	8004954 <__swsetup_r+0x30>
 8004944:	2209      	movs	r2, #9
 8004946:	602a      	str	r2, [r5, #0]
 8004948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800494c:	81a3      	strh	r3, [r4, #12]
 800494e:	f04f 30ff 	mov.w	r0, #4294967295
 8004952:	e033      	b.n	80049bc <__swsetup_r+0x98>
 8004954:	0758      	lsls	r0, r3, #29
 8004956:	d512      	bpl.n	800497e <__swsetup_r+0x5a>
 8004958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800495a:	b141      	cbz	r1, 800496e <__swsetup_r+0x4a>
 800495c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004960:	4299      	cmp	r1, r3
 8004962:	d002      	beq.n	800496a <__swsetup_r+0x46>
 8004964:	4628      	mov	r0, r5
 8004966:	f7ff f96b 	bl	8003c40 <_free_r>
 800496a:	2300      	movs	r3, #0
 800496c:	6363      	str	r3, [r4, #52]	@ 0x34
 800496e:	89a3      	ldrh	r3, [r4, #12]
 8004970:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004974:	81a3      	strh	r3, [r4, #12]
 8004976:	2300      	movs	r3, #0
 8004978:	6063      	str	r3, [r4, #4]
 800497a:	6923      	ldr	r3, [r4, #16]
 800497c:	6023      	str	r3, [r4, #0]
 800497e:	89a3      	ldrh	r3, [r4, #12]
 8004980:	f043 0308 	orr.w	r3, r3, #8
 8004984:	81a3      	strh	r3, [r4, #12]
 8004986:	6923      	ldr	r3, [r4, #16]
 8004988:	b94b      	cbnz	r3, 800499e <__swsetup_r+0x7a>
 800498a:	89a3      	ldrh	r3, [r4, #12]
 800498c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004994:	d003      	beq.n	800499e <__swsetup_r+0x7a>
 8004996:	4621      	mov	r1, r4
 8004998:	4628      	mov	r0, r5
 800499a:	f7ff ff49 	bl	8004830 <__smakebuf_r>
 800499e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049a2:	f013 0201 	ands.w	r2, r3, #1
 80049a6:	d00a      	beq.n	80049be <__swsetup_r+0x9a>
 80049a8:	2200      	movs	r2, #0
 80049aa:	60a2      	str	r2, [r4, #8]
 80049ac:	6962      	ldr	r2, [r4, #20]
 80049ae:	4252      	negs	r2, r2
 80049b0:	61a2      	str	r2, [r4, #24]
 80049b2:	6922      	ldr	r2, [r4, #16]
 80049b4:	b942      	cbnz	r2, 80049c8 <__swsetup_r+0xa4>
 80049b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80049ba:	d1c5      	bne.n	8004948 <__swsetup_r+0x24>
 80049bc:	bd38      	pop	{r3, r4, r5, pc}
 80049be:	0799      	lsls	r1, r3, #30
 80049c0:	bf58      	it	pl
 80049c2:	6962      	ldrpl	r2, [r4, #20]
 80049c4:	60a2      	str	r2, [r4, #8]
 80049c6:	e7f4      	b.n	80049b2 <__swsetup_r+0x8e>
 80049c8:	2000      	movs	r0, #0
 80049ca:	e7f7      	b.n	80049bc <__swsetup_r+0x98>
 80049cc:	20000024 	.word	0x20000024

080049d0 <memmove>:
 80049d0:	4288      	cmp	r0, r1
 80049d2:	b510      	push	{r4, lr}
 80049d4:	eb01 0402 	add.w	r4, r1, r2
 80049d8:	d902      	bls.n	80049e0 <memmove+0x10>
 80049da:	4284      	cmp	r4, r0
 80049dc:	4623      	mov	r3, r4
 80049de:	d807      	bhi.n	80049f0 <memmove+0x20>
 80049e0:	1e43      	subs	r3, r0, #1
 80049e2:	42a1      	cmp	r1, r4
 80049e4:	d008      	beq.n	80049f8 <memmove+0x28>
 80049e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049ee:	e7f8      	b.n	80049e2 <memmove+0x12>
 80049f0:	4402      	add	r2, r0
 80049f2:	4601      	mov	r1, r0
 80049f4:	428a      	cmp	r2, r1
 80049f6:	d100      	bne.n	80049fa <memmove+0x2a>
 80049f8:	bd10      	pop	{r4, pc}
 80049fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a02:	e7f7      	b.n	80049f4 <memmove+0x24>

08004a04 <_fstat_r>:
 8004a04:	b538      	push	{r3, r4, r5, lr}
 8004a06:	4d07      	ldr	r5, [pc, #28]	@ (8004a24 <_fstat_r+0x20>)
 8004a08:	2300      	movs	r3, #0
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	4611      	mov	r1, r2
 8004a10:	602b      	str	r3, [r5, #0]
 8004a12:	f7fc f949 	bl	8000ca8 <_fstat>
 8004a16:	1c43      	adds	r3, r0, #1
 8004a18:	d102      	bne.n	8004a20 <_fstat_r+0x1c>
 8004a1a:	682b      	ldr	r3, [r5, #0]
 8004a1c:	b103      	cbz	r3, 8004a20 <_fstat_r+0x1c>
 8004a1e:	6023      	str	r3, [r4, #0]
 8004a20:	bd38      	pop	{r3, r4, r5, pc}
 8004a22:	bf00      	nop
 8004a24:	20000934 	.word	0x20000934

08004a28 <_isatty_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	4d06      	ldr	r5, [pc, #24]	@ (8004a44 <_isatty_r+0x1c>)
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	602b      	str	r3, [r5, #0]
 8004a34:	f7fc f948 	bl	8000cc8 <_isatty>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d102      	bne.n	8004a42 <_isatty_r+0x1a>
 8004a3c:	682b      	ldr	r3, [r5, #0]
 8004a3e:	b103      	cbz	r3, 8004a42 <_isatty_r+0x1a>
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
 8004a44:	20000934 	.word	0x20000934

08004a48 <_sbrk_r>:
 8004a48:	b538      	push	{r3, r4, r5, lr}
 8004a4a:	4d06      	ldr	r5, [pc, #24]	@ (8004a64 <_sbrk_r+0x1c>)
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	4604      	mov	r4, r0
 8004a50:	4608      	mov	r0, r1
 8004a52:	602b      	str	r3, [r5, #0]
 8004a54:	f7fc f950 	bl	8000cf8 <_sbrk>
 8004a58:	1c43      	adds	r3, r0, #1
 8004a5a:	d102      	bne.n	8004a62 <_sbrk_r+0x1a>
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	b103      	cbz	r3, 8004a62 <_sbrk_r+0x1a>
 8004a60:	6023      	str	r3, [r4, #0]
 8004a62:	bd38      	pop	{r3, r4, r5, pc}
 8004a64:	20000934 	.word	0x20000934

08004a68 <memcpy>:
 8004a68:	440a      	add	r2, r1
 8004a6a:	4291      	cmp	r1, r2
 8004a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a70:	d100      	bne.n	8004a74 <memcpy+0xc>
 8004a72:	4770      	bx	lr
 8004a74:	b510      	push	{r4, lr}
 8004a76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a7e:	4291      	cmp	r1, r2
 8004a80:	d1f9      	bne.n	8004a76 <memcpy+0xe>
 8004a82:	bd10      	pop	{r4, pc}

08004a84 <_realloc_r>:
 8004a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a88:	4607      	mov	r7, r0
 8004a8a:	4614      	mov	r4, r2
 8004a8c:	460d      	mov	r5, r1
 8004a8e:	b921      	cbnz	r1, 8004a9a <_realloc_r+0x16>
 8004a90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a94:	4611      	mov	r1, r2
 8004a96:	f7ff b947 	b.w	8003d28 <_malloc_r>
 8004a9a:	b92a      	cbnz	r2, 8004aa8 <_realloc_r+0x24>
 8004a9c:	f7ff f8d0 	bl	8003c40 <_free_r>
 8004aa0:	4625      	mov	r5, r4
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aa8:	f000 f81a 	bl	8004ae0 <_malloc_usable_size_r>
 8004aac:	4284      	cmp	r4, r0
 8004aae:	4606      	mov	r6, r0
 8004ab0:	d802      	bhi.n	8004ab8 <_realloc_r+0x34>
 8004ab2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ab6:	d8f4      	bhi.n	8004aa2 <_realloc_r+0x1e>
 8004ab8:	4621      	mov	r1, r4
 8004aba:	4638      	mov	r0, r7
 8004abc:	f7ff f934 	bl	8003d28 <_malloc_r>
 8004ac0:	4680      	mov	r8, r0
 8004ac2:	b908      	cbnz	r0, 8004ac8 <_realloc_r+0x44>
 8004ac4:	4645      	mov	r5, r8
 8004ac6:	e7ec      	b.n	8004aa2 <_realloc_r+0x1e>
 8004ac8:	42b4      	cmp	r4, r6
 8004aca:	4622      	mov	r2, r4
 8004acc:	4629      	mov	r1, r5
 8004ace:	bf28      	it	cs
 8004ad0:	4632      	movcs	r2, r6
 8004ad2:	f7ff ffc9 	bl	8004a68 <memcpy>
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	4638      	mov	r0, r7
 8004ada:	f7ff f8b1 	bl	8003c40 <_free_r>
 8004ade:	e7f1      	b.n	8004ac4 <_realloc_r+0x40>

08004ae0 <_malloc_usable_size_r>:
 8004ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ae4:	1f18      	subs	r0, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	bfbc      	itt	lt
 8004aea:	580b      	ldrlt	r3, [r1, r0]
 8004aec:	18c0      	addlt	r0, r0, r3
 8004aee:	4770      	bx	lr

08004af0 <_init>:
 8004af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004af2:	bf00      	nop
 8004af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004af6:	bc08      	pop	{r3}
 8004af8:	469e      	mov	lr, r3
 8004afa:	4770      	bx	lr

08004afc <_fini>:
 8004afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afe:	bf00      	nop
 8004b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b02:	bc08      	pop	{r3}
 8004b04:	469e      	mov	lr, r3
 8004b06:	4770      	bx	lr
