{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712868625777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712868625777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 21:50:25 2024 " "Processing started: Thu Apr 11 21:50:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712868625777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868625777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_projeto -c mini_projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_projeto -c mini_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868625778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712868626119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712868626119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_gen-Behavioral " "Found design unit 1: blink_gen-Behavioral" {  } { { "blink_gen.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/blink_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632392 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_gen " "Found entity 1: blink_gen" {  } { { "blink_gen.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/blink_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Programa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Programa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programa1-Behavioral " "Found design unit 1: Programa1-Behavioral" {  } { { "Programa1.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programa1 " "Found entity 1: Programa1" {  } { { "Programa1.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Programa2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Programa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programa2-Behavioral " "Found design unit 1: Programa2-Behavioral" {  } { { "Programa2.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programa2 " "Found entity 1: Programa2" {  } { { "Programa2.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "BinToBCD.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/BinToBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632393 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Bin7SegDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Programa3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Programa3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programa3-Behavioral " "Found design unit 1: Programa3-Behavioral" {  } { { "Programa3.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programa3 " "Found entity 1: Programa3" {  } { { "Programa3.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgSelector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgSelector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgSelector-Shell " "Found design unit 1: ProgSelector-Shell" {  } { { "ProgSelector.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgSelector " "Found entity 1: ProgSelector" {  } { { "ProgSelector.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClkDividerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClkDividerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ClkDividerN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712868632395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProgSelector " "Elaborating entity \"ProgSelector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712868632457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 ProgSelector.vhd(8) " "VHDL Signal Declaration warning at ProgSelector.vhd(8): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProgSelector.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712868632457 "|ProgSelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 ProgSelector.vhd(9) " "VHDL Signal Declaration warning at ProgSelector.vhd(9): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProgSelector.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712868632457 "|ProgSelector"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulseFreq ProgSelector.vhd(16) " "Verilog HDL or VHDL warning at ProgSelector.vhd(16): object \"pulseFreq\" assigned a value but never read" {  } { { "ProgSelector.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712868632457 "|ProgSelector"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blinkSignal_2hz ProgSelector.vhd(16) " "Verilog HDL or VHDL warning at ProgSelector.vhd(16): object \"blinkSignal_2hz\" assigned a value but never read" {  } { { "ProgSelector.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712868632457 "|ProgSelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:FreqDivider A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:FreqDivider\"" {  } { { "ProgSelector.vhd" "FreqDivider" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712868632458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink_gen blink_gen:Blink2hzGenerator " "Elaborating entity \"blink_gen\" for hierarchy \"blink_gen:Blink2hzGenerator\"" {  } { { "ProgSelector.vhd" "Blink2hzGenerator" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712868632459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Programa1 Programa1:prog1 A:behavioral " "Elaborating entity \"Programa1\" using architecture \"A:behavioral\" for hierarchy \"Programa1:prog1\"" {  } { { "ProgSelector.vhd" "prog1" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712868632460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Programa2 Programa2:prog2 A:behavioral " "Elaborating entity \"Programa2\" using architecture \"A:behavioral\" for hierarchy \"Programa2:prog2\"" {  } { { "ProgSelector.vhd" "prog2" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712868632460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Programa3 Programa3:prog3 A:behavioral " "Elaborating entity \"Programa3\" using architecture \"A:behavioral\" for hierarchy \"Programa3:prog3\"" {  } { { "ProgSelector.vhd" "prog3" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712868632461 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable Programa3.vhd(28) " "VHDL Process Statement warning at Programa3.vhd(28): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Programa3.vhd" "" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712868632463 "|ProgSelector|Programa3:prog3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink_gen Programa3:prog3\|blink_gen:blinkInstance " "Elaborating entity \"blink_gen\" for hierarchy \"Programa3:prog3\|blink_gen:blinkInstance\"" {  } { { "Programa3.vhd" "blinkInstance" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712868632466 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[3\] LEDR\[3\] " "Net \"LEDR\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_vermelho\[3\] " "Net is fed by \"Programa1:prog1\|sinal_vermelho\[3\]\"" {  } { { "Programa1.vhd" "sinal_vermelho\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632509 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDR\[3\] " "Net is fed by \"Programa2:prog2\|LEDR\[3\]\"" {  } { { "Programa2.vhd" "LEDR\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632509 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDR\[3\] " "Net is fed by \"Programa3:prog3\|LEDR\[3\]\"" {  } { { "Programa3.vhd" "LEDR\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632509 ""}  } { { "ProgSelector.vhd" "LEDR\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632509 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[2\] LEDR\[2\] " "Net \"LEDR\[2\]\", which fans out to \"LEDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_vermelho\[2\] " "Net is fed by \"Programa1:prog1\|sinal_vermelho\[2\]\"" {  } { { "Programa1.vhd" "sinal_vermelho\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDR\[2\] " "Net is fed by \"Programa2:prog2\|LEDR\[2\]\"" {  } { { "Programa2.vhd" "LEDR\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDR\[2\] " "Net is fed by \"Programa3:prog3\|LEDR\[2\]\"" {  } { { "Programa3.vhd" "LEDR\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDR\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[1\] LEDR\[1\] " "Net \"LEDR\[1\]\", which fans out to \"LEDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_vermelho\[1\] " "Net is fed by \"Programa1:prog1\|sinal_vermelho\[1\]\"" {  } { { "Programa1.vhd" "sinal_vermelho\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDR\[1\] " "Net is fed by \"Programa2:prog2\|LEDR\[1\]\"" {  } { { "Programa2.vhd" "LEDR\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDR\[1\] " "Net is fed by \"Programa3:prog3\|LEDR\[1\]\"" {  } { { "Programa3.vhd" "LEDR\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDR\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[0\] LEDR\[0\] " "Net \"LEDR\[0\]\", which fans out to \"LEDR\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_vermelho\[0\] " "Net is fed by \"Programa1:prog1\|sinal_vermelho\[0\]\"" {  } { { "Programa1.vhd" "sinal_vermelho\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDR\[0\] " "Net is fed by \"Programa2:prog2\|LEDR\[0\]\"" {  } { { "Programa2.vhd" "LEDR\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDR\[0\] " "Net is fed by \"Programa3:prog3\|LEDR\[0\]\"" {  } { { "Programa3.vhd" "LEDR\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDR\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDG\[3\] LEDG\[3\] " "Net \"LEDG\[3\]\", which fans out to \"LEDG\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_verde\[3\] " "Net is fed by \"Programa1:prog1\|sinal_verde\[3\]\"" {  } { { "Programa1.vhd" "sinal_verde\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDG\[3\] " "Net is fed by \"Programa2:prog2\|LEDG\[3\]\"" {  } { { "Programa2.vhd" "LEDG\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDG\[3\] " "Net is fed by \"Programa3:prog3\|LEDG\[3\]\"" {  } { { "Programa3.vhd" "LEDG\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDG\[3\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDG\[2\] LEDG\[2\] " "Net \"LEDG\[2\]\", which fans out to \"LEDG\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_verde\[2\] " "Net is fed by \"Programa1:prog1\|sinal_verde\[2\]\"" {  } { { "Programa1.vhd" "sinal_verde\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDG\[2\] " "Net is fed by \"Programa2:prog2\|LEDG\[2\]\"" {  } { { "Programa2.vhd" "LEDG\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDG\[2\] " "Net is fed by \"Programa3:prog3\|LEDG\[2\]\"" {  } { { "Programa3.vhd" "LEDG\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDG\[2\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDG\[1\] LEDG\[1\] " "Net \"LEDG\[1\]\", which fans out to \"LEDG\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_verde\[1\] " "Net is fed by \"Programa1:prog1\|sinal_verde\[1\]\"" {  } { { "Programa1.vhd" "sinal_verde\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDG\[1\] " "Net is fed by \"Programa2:prog2\|LEDG\[1\]\"" {  } { { "Programa2.vhd" "LEDG\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDG\[1\] " "Net is fed by \"Programa3:prog3\|LEDG\[1\]\"" {  } { { "Programa3.vhd" "LEDG\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDG\[1\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDG\[0\] LEDG\[0\] " "Net \"LEDG\[0\]\", which fans out to \"LEDG\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa1:prog1\|sinal_verde\[0\] " "Net is fed by \"Programa1:prog1\|sinal_verde\[0\]\"" {  } { { "Programa1.vhd" "sinal_verde\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa1.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa2:prog2\|LEDG\[0\] " "Net is fed by \"Programa2:prog2\|LEDG\[0\]\"" {  } { { "Programa2.vhd" "LEDG\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa2.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Programa3:prog3\|LEDG\[0\] " "Net is fed by \"Programa3:prog3\|LEDG\[0\]\"" {  } { { "Programa3.vhd" "LEDG\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/Programa3.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1712868632510 ""}  } { { "ProgSelector.vhd" "LEDG\[0\]" { Text "/home/tiago/Documents/LSD/mini-projeto/ProgSelector.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1712868632510 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712868632610 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 21:50:32 2024 " "Processing ended: Thu Apr 11 21:50:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712868632610 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712868632610 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712868632610 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868632610 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 34 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 34 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712868633266 ""}
