#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556fc6ab60 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x556fcb8010_0 .var "CLK", 0 0;
v0x556fcb80d0_0 .var "Reset_L", 0 0;
v0x556fcb8190_0 .net "currentPC", 63 0, v0x556fcb6e10_0;  1 drivers
v0x556fcb8230_0 .net "dMemOut", 63 0, v0x556fcb31d0_0;  1 drivers
v0x556fcb8320_0 .var "passed", 7 0;
v0x556fcb8430_0 .var "startPC", 63 0;
v0x556fcb84f0_0 .var "watchdog", 15 0;
E_0x556fc16e80 .event edge, v0x556fcb84f0_0;
S_0x556fc19590 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x556fc6ab60;
 .timescale -9 -12;
v0x556fc90e10_0 .var "numTests", 7 0;
v0x556fc8dc60_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x556fc8dc60_0;
    %load/vec4 v0x556fc90e10_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x556fc8dc60_0, v0x556fc90e10_0 {0 0 0};
T_0.1 ;
    %end;
S_0x556fcb1420 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x556fc6ab60;
 .timescale -9 -12;
v0x556fcb1610_0 .var "actualOut", 63 0;
v0x556fcb16f0_0 .var "expectedOut", 63 0;
v0x556fcb17d0_0 .var "passed", 7 0;
v0x556fcb1890_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x556fcb1610_0;
    %load/vec4 v0x556fcb16f0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x556fcb1890_0 {0 0 0};
    %load/vec4 v0x556fcb17d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556fcb17d0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x556fcb1890_0, v0x556fcb1610_0, v0x556fcb16f0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x556fcb1970 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_0x556fc6ab60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0x556fcb66e0_0 .net "CLK", 0 0, v0x556fcb8010_0;  1 drivers
v0x556fcb67a0_0 .net "MuxALU", 63 0, L_0x556fcb94c0;  1 drivers
v0x556fcb6860_0 .net *"_s5", 4 0, L_0x556fcb8800;  1 drivers
v0x556fcb6930_0 .net *"_s7", 4 0, L_0x556fcb88a0;  1 drivers
v0x556fcb6a10_0 .net "aluctrl", 3 0, v0x556fcb5d00_0;  1 drivers
v0x556fcb6b70_0 .net "aluout", 63 0, v0x556fcb21c0_0;  1 drivers
v0x556fcb6c80_0 .net "alusrc", 0 0, v0x556fcb5e10_0;  1 drivers
v0x556fcb6d20_0 .net "branch", 0 0, v0x556fcb5eb0_0;  1 drivers
v0x556fcb6e10_0 .var "currentpc", 63 0;
v0x556fcb6eb0_0 .net "dmemout", 63 0, v0x556fcb31d0_0;  alias, 1 drivers
v0x556fcb6f70_0 .net "extimm", 63 0, v0x556fcb57c0_0;  1 drivers
v0x556fcb7060_0 .net "instruction", 31 0, v0x556fcb3970_0;  1 drivers
v0x556fcb7120_0 .net "mem2reg", 0 0, v0x556fcb5fb0_0;  1 drivers
v0x556fcb71c0_0 .net "memread", 0 0, v0x556fcb6050_0;  1 drivers
v0x556fcb72b0_0 .net "memwrite", 0 0, v0x556fcb6140_0;  1 drivers
v0x556fcb73a0_0 .net "nextpc", 63 0, v0x556fcb4060_0;  1 drivers
v0x556fcb7440_0 .net "opcode", 10 0, L_0x556fcb8b00;  1 drivers
v0x556fcb74e0_0 .net "rd", 4 0, L_0x556fcb85b0;  1 drivers
v0x556fcb7580_0 .net "reg2loc", 0 0, v0x556fcb62b0_0;  1 drivers
v0x556fcb7620_0 .net "reginW", 63 0, L_0x556fcb8c30;  1 drivers
v0x556fcb76f0_0 .net "regoutA", 63 0, L_0x556fc25e50;  1 drivers
v0x556fcb77e0_0 .net "regoutB", 63 0, L_0x556fc25d30;  1 drivers
v0x556fcb78d0_0 .net "regwrite", 0 0, v0x556fcb6350_0;  1 drivers
v0x556fcb79c0_0 .net "resetl", 0 0, v0x556fcb80d0_0;  1 drivers
v0x556fcb7a60_0 .net "rm", 4 0, L_0x556fcb8710;  1 drivers
v0x556fcb7b20_0 .net "rn", 4 0, L_0x556fcb8970;  1 drivers
v0x556fcb7bc0_0 .net "signop", 2 0, v0x556fcb6420_0;  1 drivers
v0x556fcb7cb0_0 .net "startpc", 63 0, v0x556fcb8430_0;  1 drivers
v0x556fcb7d90_0 .net "uncond_branch", 0 0, v0x556fcb64f0_0;  1 drivers
v0x556fcb7e80_0 .net "zero", 0 0, L_0x556fcc9890;  1 drivers
L_0x556fcb85b0 .part v0x556fcb3970_0, 0, 5;
L_0x556fcb8710 .part v0x556fcb3970_0, 5, 5;
L_0x556fcb8800 .part v0x556fcb3970_0, 0, 5;
L_0x556fcb88a0 .part v0x556fcb3970_0, 16, 5;
L_0x556fcb8970 .functor MUXZ 5, L_0x556fcb88a0, L_0x556fcb8800, v0x556fcb62b0_0, C4<>;
L_0x556fcb8b00 .part v0x556fcb3970_0, 21, 11;
L_0x556fcb8c30 .functor MUXZ 64, v0x556fcb21c0_0, v0x556fcb31d0_0, v0x556fcb5fb0_0, C4<>;
L_0x556fcb93d0 .part v0x556fcb3970_0, 0, 26;
L_0x556fcb94c0 .functor MUXZ 64, L_0x556fc25d30, v0x556fcb57c0_0, v0x556fcb5e10_0, C4<>;
S_0x556fcb1bc0 .scope module, "ALU" "ALU" 3 100, 4 9 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x556fcb1d90 .param/l "n" 0 4 11, +C4<00000000000000000000000001000000>;
v0x556fcb1ef0_0 .net "ALUCtrl", 3 0, v0x556fcb5d00_0;  alias, 1 drivers
v0x556fcb1ff0_0 .net "BusA", 63 0, L_0x556fc25e50;  alias, 1 drivers
v0x556fcb20d0_0 .net "BusB", 63 0, L_0x556fcb94c0;  alias, 1 drivers
v0x556fcb21c0_0 .var "BusW", 63 0;
v0x556fcb22a0_0 .net "Zero", 0 0, L_0x556fcc9890;  alias, 1 drivers
L_0x7fb8bad0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556fcb23b0_0 .net/2u *"_s0", 63 0, L_0x7fb8bad0a8;  1 drivers
v0x556fcb2490_0 .net *"_s2", 0 0, L_0x556fcc9610;  1 drivers
L_0x7fb8bad0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x556fcb2550_0 .net/2s *"_s4", 1 0, L_0x7fb8bad0f0;  1 drivers
L_0x7fb8bad138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556fcb2630_0 .net/2s *"_s6", 1 0, L_0x7fb8bad138;  1 drivers
v0x556fcb2710_0 .net *"_s8", 1 0, L_0x556fcc9700;  1 drivers
E_0x556fc16b00 .event edge, v0x556fcb20d0_0, v0x556fcb1ff0_0, v0x556fcb1ef0_0;
L_0x556fcc9610 .cmp/eq 64, v0x556fcb21c0_0, L_0x7fb8bad0a8;
L_0x556fcc9700 .functor MUXZ 2, L_0x7fb8bad138, L_0x7fb8bad0f0, L_0x556fcc9610, C4<>;
L_0x556fcc9890 .delay 1 (1000,1000,1000) L_0x556fcc9890/d;
L_0x556fcc9890/d .part L_0x556fcc9700, 0, 1;
S_0x556fcb2890 .scope module, "DataMemory" "DataMemory" 3 103, 5 5 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x556fcb2ec0_0 .net "Address", 63 0, v0x556fcb21c0_0;  alias, 1 drivers
v0x556fcb2fa0_0 .net "Clock", 0 0, v0x556fcb8010_0;  alias, 1 drivers
v0x556fcb3040_0 .net "MemoryRead", 0 0, v0x556fcb6050_0;  alias, 1 drivers
v0x556fcb3110_0 .net "MemoryWrite", 0 0, v0x556fcb6140_0;  alias, 1 drivers
v0x556fcb31d0_0 .var "ReadData", 63 0;
v0x556fcb3300_0 .net "WriteData", 63 0, L_0x556fc25d30;  alias, 1 drivers
v0x556fcb33e0 .array "memBank", 0 1023, 7 0;
E_0x556fc167b0 .event posedge, v0x556fcb2fa0_0;
S_0x556fcb2af0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x556fcb2890;
 .timescale -9 -12;
v0x556fcb2ce0_0 .var "addr", 63 0;
v0x556fcb2de0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x556fcb2ce0_0;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %load/vec4 v0x556fcb2de0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x556fcb2ce0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x556fcb33e0, 4, 0;
    %end;
S_0x556fcb3560 .scope module, "InstructionMemory" "InstructionMemory" 3 63, 6 8 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x556fc91cd0 .param/l "MemSize" 0 6 10, +C4<00000000000000000000000000101000>;
P_0x556fc91d10 .param/l "T_rd" 0 6 9, +C4<00000000000000000000000000010100>;
v0x556fcb3870_0 .net "Address", 63 0, v0x556fcb6e10_0;  alias, 1 drivers
v0x556fcb3970_0 .var "Data", 31 0;
E_0x556fc94710 .event edge, v0x556fcb3870_0;
S_0x556fcb3ab0 .scope module, "NextPClogic" "NextPClogic" 3 89, 7 3 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x556fcb3dd0_0 .net "ALUZero", 0 0, L_0x556fcc9890;  alias, 1 drivers
v0x556fcb3ec0_0 .net "Branch", 0 0, v0x556fcb5eb0_0;  alias, 1 drivers
v0x556fcb3f60_0 .net "CurrentPC", 63 0, v0x556fcb6e10_0;  alias, 1 drivers
v0x556fcb4060_0 .var "NextPC", 63 0;
v0x556fcb4120_0 .net "SignExtImm64", 63 0, v0x556fcb57c0_0;  alias, 1 drivers
v0x556fcb4250_0 .net "Uncondbranch", 0 0, v0x556fcb64f0_0;  alias, 1 drivers
E_0x556fcb3d60/0 .event edge, v0x556fcb4250_0, v0x556fcb3ec0_0, v0x556fcb22a0_0, v0x556fcb4120_0;
E_0x556fcb3d60/1 .event edge, v0x556fcb3870_0;
E_0x556fcb3d60 .event/or E_0x556fcb3d60/0, E_0x556fcb3d60/1;
S_0x556fcb4410 .scope module, "RegisterFile" "RegisterFile" 3 93, 8 2 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RW"
    .port_info 4 /INPUT 5 "RA"
    .port_info 5 /INPUT 5 "RB"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_0x556fc25e50/d .functor BUFZ 64, L_0x556fcb8d70, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x556fc25e50 .delay 64 (2000,2000,2000) L_0x556fc25e50/d;
L_0x556fc25d30/d .functor BUFZ 64, L_0x556fcb9100, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x556fc25d30 .delay 64 (2000,2000,2000) L_0x556fc25d30/d;
v0x556fcb46c0_0 .net "BusA", 63 0, L_0x556fc25e50;  alias, 1 drivers
v0x556fcb47a0_0 .net "BusB", 63 0, L_0x556fc25d30;  alias, 1 drivers
v0x556fcb4840_0 .net "BusW", 63 0, L_0x556fcb8c30;  alias, 1 drivers
v0x556fcb4910_0 .net "Clk", 0 0, v0x556fcb8010_0;  alias, 1 drivers
v0x556fcb49e0_0 .net "RA", 4 0, L_0x556fcb8710;  alias, 1 drivers
v0x556fcb4af0_0 .net "RB", 4 0, L_0x556fcb8970;  alias, 1 drivers
v0x556fcb4bd0_0 .net "RW", 4 0, L_0x556fcb85b0;  alias, 1 drivers
v0x556fcb4cb0_0 .net "RegWr", 0 0, v0x556fcb6350_0;  alias, 1 drivers
v0x556fcb4d70_0 .net *"_s0", 63 0, L_0x556fcb8d70;  1 drivers
v0x556fcb4e50_0 .net *"_s10", 6 0, L_0x556fcb91a0;  1 drivers
L_0x7fb8bad060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556fcb4f30_0 .net *"_s13", 1 0, L_0x7fb8bad060;  1 drivers
v0x556fcb5010_0 .net *"_s2", 6 0, L_0x556fcb8e10;  1 drivers
L_0x7fb8bad018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556fcb50f0_0 .net *"_s5", 1 0, L_0x7fb8bad018;  1 drivers
v0x556fcb51d0_0 .net *"_s8", 63 0, L_0x556fcb9100;  1 drivers
v0x556fcb52b0_0 .var/i "i", 31 0;
v0x556fcb5390 .array "registers", 0 31, 63 0;
E_0x556fcb3c80 .event negedge, v0x556fcb2fa0_0;
L_0x556fcb8d70 .array/port v0x556fcb5390, L_0x556fcb8e10;
L_0x556fcb8e10 .concat [ 5 2 0 0], L_0x556fcb8710, L_0x7fb8bad018;
L_0x556fcb9100 .array/port v0x556fcb5390, L_0x556fcb91a0;
L_0x556fcb91a0 .concat [ 5 2 0 0], L_0x556fcb8970, L_0x7fb8bad060;
S_0x556fcb5550 .scope module, "SignExtender" "SignExtender" 3 96, 9 2 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 3 "Ctrl"
v0x556fcb57c0_0 .var "BusImm", 63 0;
v0x556fcb58a0_0 .net "Ctrl", 2 0, v0x556fcb6420_0;  alias, 1 drivers
v0x556fcb5960_0 .net "Imm26", 25 0, L_0x556fcb93d0;  1 drivers
E_0x556fcb5740 .event edge, v0x556fcb58a0_0, v0x556fcb5960_0;
S_0x556fcb5ad0 .scope module, "control" "control" 3 68, 10 17 0, S_0x556fcb1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x556fcb5d00_0 .var "aluop", 3 0;
v0x556fcb5e10_0 .var "alusrc", 0 0;
v0x556fcb5eb0_0 .var "branch", 0 0;
v0x556fcb5fb0_0 .var "mem2reg", 0 0;
v0x556fcb6050_0 .var "memread", 0 0;
v0x556fcb6140_0 .var "memwrite", 0 0;
v0x556fcb6210_0 .net "opcode", 10 0, L_0x556fcb8b00;  alias, 1 drivers
v0x556fcb62b0_0 .var "reg2loc", 0 0;
v0x556fcb6350_0 .var "regwrite", 0 0;
v0x556fcb6420_0 .var "signop", 2 0;
v0x556fcb64f0_0 .var "uncond_branch", 0 0;
E_0x556fcb5ca0 .event edge, v0x556fcb6210_0;
    .scope S_0x556fcb3560;
T_3 ;
    %wait E_0x556fc94710;
    %delay 4000, 0;
    %load/vec4 v0x556fcb3870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x556fcb3970_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x556fcb5ad0;
T_4 ;
    %wait E_0x556fcb5ca0;
    %load/vec4 v0x556fcb6210_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb62b0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb5e10_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5fb0_0, 3000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556fcb6350_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6050_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb6140_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb5eb0_0, 3000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fcb64f0_0, 3000;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x556fcb5d00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556fcb6420_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556fcb3ab0;
T_5 ;
    %wait E_0x556fcb3d60;
    %load/vec4 v0x556fcb4250_0;
    %load/vec4 v0x556fcb3ec0_0;
    %load/vec4 v0x556fcb3dd0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x556fcb4120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x556fcb3f60_0;
    %add;
    %assign/vec4 v0x556fcb4060_0, 2000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556fcb3f60_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x556fcb4060_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556fcb4410;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556fcb52b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x556fcb52b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x556fcb52b0_0;
    %store/vec4a v0x556fcb5390, 4, 0;
    %load/vec4 v0x556fcb52b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556fcb52b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x556fcb4410;
T_7 ;
    %wait E_0x556fcb3c80;
    %load/vec4 v0x556fcb4cb0_0;
    %load/vec4 v0x556fcb4bd0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x556fcb4840_0;
    %load/vec4 v0x556fcb4bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb5390, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556fcb5550;
T_8 ;
    %wait E_0x556fcb5740;
    %load/vec4 v0x556fcb58a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x556fcb57c0_0, 0;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fcb57c0_0, 0, 64;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x556fcb5960_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x556fcb57c0_0, 0, 64;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fcb57c0_0, 0, 64;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fcb57c0_0, 0, 64;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556fcb57c0_0, 0;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 16;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556fcb57c0_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 32;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556fcb57c0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x556fcb5960_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %assign/vec4 v0x556fcb57c0_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556fcb1bc0;
T_9 ;
    %wait E_0x556fc16b00;
    %load/vec4 v0x556fcb1ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x556fcb21c0_0, 20000;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x556fcb1ff0_0;
    %load/vec4 v0x556fcb20d0_0;
    %and;
    %assign/vec4 v0x556fcb21c0_0, 20000;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x556fcb1ff0_0;
    %load/vec4 v0x556fcb20d0_0;
    %or;
    %assign/vec4 v0x556fcb21c0_0, 20000;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x556fcb1ff0_0;
    %load/vec4 v0x556fcb20d0_0;
    %add;
    %assign/vec4 v0x556fcb21c0_0, 20000;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x556fcb1ff0_0;
    %load/vec4 v0x556fcb20d0_0;
    %sub;
    %assign/vec4 v0x556fcb21c0_0, 20000;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x556fcb20d0_0;
    %assign/vec4 v0x556fcb21c0_0, 20000;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556fcb2890;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x556fcb2ce0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x556fcb2de0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x556fcb2af0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x556fcb2ce0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x556fcb2de0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x556fcb2af0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x556fcb2ce0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x556fcb2de0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x556fcb2af0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x556fcb2ce0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x556fcb2de0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x556fcb2af0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x556fcb2ce0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x556fcb2de0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x556fcb2af0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x556fcb2890;
T_11 ;
    %wait E_0x556fc167b0;
    %load/vec4 v0x556fcb3040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x556fcb2ec0_0;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x556fcb33e0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556fcb31d0_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556fcb2890;
T_12 ;
    %wait E_0x556fc167b0;
    %load/vec4 v0x556fcb3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x556fcb2ec0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
    %load/vec4 v0x556fcb3300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x556fcb2ec0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x556fcb33e0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556fcb1970;
T_13 ;
    %wait E_0x556fcb3c80;
    %load/vec4 v0x556fcb79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x556fcb73a0_0;
    %assign/vec4 v0x556fcb6e10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556fcb7cb0_0;
    %assign/vec4 v0x556fcb6e10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556fc6ab60;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x556fc6ab60;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fcb80d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x556fcb8430_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556fcb8320_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556fcb84f0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fcb80d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x556fcb8430_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fcb80d0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x556fcb8190_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x556fcb8190_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v0x556fcb8230_0;
    %store/vec4 v0x556fcb1610_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x556fcb16f0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x556fcb1890_0, 0, 257;
    %load/vec4 v0x556fcb8320_0;
    %store/vec4 v0x556fcb17d0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x556fcb1420;
    %join;
    %load/vec4 v0x556fcb17d0_0;
    %store/vec4 v0x556fcb8320_0, 0, 8;
    %load/vec4 v0x556fcb8320_0;
    %store/vec4 v0x556fc8dc60_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x556fc90e10_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x556fc19590;
    %join;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x556fc6ab60;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fcb8010_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x556fc6ab60;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x556fcb8010_0;
    %inv;
    %store/vec4 v0x556fcb8010_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x556fcb8010_0;
    %inv;
    %store/vec4 v0x556fcb8010_0, 0, 1;
    %load/vec4 v0x556fcb84f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x556fcb84f0_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556fc6ab60;
T_18 ;
    %wait E_0x556fc16e80;
    %load/vec4 v0x556fcb84f0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 112 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 113 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
