$date
	Wed Feb 19 21:28:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_fft_tb $end
$var wire 1 ! WREADY $end
$var wire 1 " RVALID $end
$var wire 1 # RLAST $end
$var wire 2 $ RID [1:0] $end
$var wire 32 % RDATA [31:0] $end
$var wire 1 & BVALID $end
$var wire 2 ' BID [1:0] $end
$var wire 1 ( AWREADY $end
$var wire 1 ) ARREADY $end
$var reg 12 * ARADDR [11:0] $end
$var reg 2 + ARBURST [1:0] $end
$var reg 22 , ARID [21:0] $end
$var reg 8 - ARLEN [7:0] $end
$var reg 3 . ARSIZE [2:0] $end
$var reg 1 / ARVALID $end
$var reg 12 0 AWADDR [11:0] $end
$var reg 2 1 AWBURST [1:0] $end
$var reg 2 2 AWID [1:0] $end
$var reg 8 3 AWLEN [7:0] $end
$var reg 3 4 AWSIZE [2:0] $end
$var reg 1 5 AWVALID $end
$var reg 1 6 BREADY $end
$var reg 1 7 MAC_nRADIX $end
$var reg 1 8 RREADY $end
$var reg 12 9 SAMP_NUMBER [11:0] $end
$var reg 16 : WDATA [15:0] $end
$var reg 1 ; WLAST $end
$var reg 2 < WSTRB [1:0] $end
$var reg 1 = WVALID $end
$var reg 1 > clk $end
$var reg 1 ? n_Reset $end
$scope module dut $end
$var wire 12 @ ARADDR [11:0] $end
$var wire 2 A ARBURST [1:0] $end
$var wire 2 B ARID [1:0] $end
$var wire 8 C ARLEN [7:0] $end
$var wire 3 D ARSIZE [2:0] $end
$var wire 1 / ARVALID $end
$var wire 12 E AWADDR [11:0] $end
$var wire 2 F AWBURST [1:0] $end
$var wire 2 G AWID [1:0] $end
$var wire 8 H AWLEN [7:0] $end
$var wire 3 I AWSIZE [2:0] $end
$var wire 1 5 AWVALID $end
$var wire 1 6 BREADY $end
$var wire 1 7 MAC_nRADIX $end
$var wire 1 8 RREADY $end
$var wire 12 J SAMP_NUMBER [11:0] $end
$var wire 16 K WDATA [15:0] $end
$var wire 1 ; WLAST $end
$var wire 2 L WSTRB [1:0] $end
$var wire 1 = WVALID $end
$var wire 1 > clk $end
$var wire 1 ? n_Reset $end
$var wire 1 M ram_to_cache $end
$var wire 1 N l_nComp $end
$var wire 2 O fsm_state [1:0] $end
$var wire 1 P device_clear $end
$var wire 1 Q counter_n_ovf $end
$var wire 1 R counter_n_en $end
$var wire 1 S counter_k_en $end
$var wire 1 T WRITE_ram $end
$var wire 1 ! WREADY $end
$var wire 16 U TW_VAL_REAL [15:0] $end
$var wire 16 V TW_VAL_IMAG [15:0] $end
$var wire 32 W SEND_DATA [31:0] $end
$var wire 12 X SEND_ADDR [11:0] $end
$var wire 12 Y SAMPLE_INDEX_ram [11:0] $end
$var wire 1 " RVALID $end
$var wire 1 # RLAST $end
$var wire 2 Z RID [1:0] $end
$var wire 1 [ READ_ram $end
$var wire 32 \ RDATA [31:0] $end
$var wire 16 ] RAM_in_axi [15:0] $end
$var wire 12 ^ N_INDEX [11:0] $end
$var wire 32 _ MUL_REAL_RESULT [31:0] $end
$var wire 32 ` MUL_IMAG_RESULT [31:0] $end
$var wire 1 a LOADED_DATA $end
$var wire 32 b DATA_FROM_RAM [31:0] $end
$var wire 1 c CALC_END $end
$var wire 16 d CACHE_DATA_OUT [15:0] $end
$var wire 16 e CACHE_DATA_IN [15:0] $end
$var wire 1 & BVALID $end
$var wire 2 f BID [1:0] $end
$var wire 1 ( AWREADY $end
$var wire 1 ) ARREADY $end
$var wire 32 g ACUMULATION_INPUT [31:0] $end
$var parameter 32 h DATA_WIDTH $end
$var parameter 32 i ID_R_WIDTH $end
$var parameter 32 j ID_W_WIDTH $end
$var parameter 32 k N $end
$scope module acumulation $end
$var wire 1 > clk $end
$var wire 1 l nrst $end
$var wire 32 m val_a [31:0] $end
$var wire 1 S ce $end
$var reg 19 n accumulated_val_imag [18:0] $end
$var reg 19 o accumulated_val_real [18:0] $end
$var reg 1 p reset $end
$var reg 32 q val_out [31:0] $end
$upscope $end
$scope module c_mem $end
$var wire 1 > clk $end
$var wire 12 r write_adr [11:0] $end
$var wire 1 M write $end
$var wire 12 s shifted_write_adr [11:0] $end
$var wire 12 t read_adr [11:0] $end
$var wire 16 u data_in [15:0] $end
$var reg 16 v read_data [15:0] $end
$scope module d1 $end
$var wire 1 > clk $end
$var wire 12 w d [11:0] $end
$var reg 12 x q [11:0] $end
$upscope $end
$upscope $end
$scope module finit_state $end
$var wire 1 7 ce $end
$var wire 1 > clk $end
$var wire 1 ? nrst $end
$var wire 12 y sample_num [11:0] $end
$var wire 2 z state [1:0] $end
$var wire 1 Q data_to_cache_loaded $end
$var wire 1 a data_loaded $end
$var wire 1 c calc_end $end
$var parameter 2 { CLEAR $end
$var parameter 2 | COMPUTE $end
$var parameter 2 } IDLE $end
$var parameter 2 ~ LOAD_TO_CACHE $end
$var reg 1 P clear $end
$var reg 1 S count_k_en $end
$var reg 1 R count_n_en $end
$var reg 1 N load_nCompute $end
$var reg 1 M load_to_cache $end
$var reg 2 !" states [1:0] $end
$upscope $end
$scope module k_counter $end
$var wire 1 "" ce $end
$var wire 1 > clk $end
$var wire 12 #" max_val [11:0] $end
$var wire 1 P nrst $end
$var reg 12 $" coun_val [11:0] $end
$var reg 12 %" o_data [11:0] $end
$var reg 1 c over $end
$upscope $end
$scope module mul_imag $end
$var wire 16 &" a_val [15:0] $end
$var wire 16 '" b_val [15:0] $end
$var reg 32 (" mul_res [31:0] $end
$var reg 32 )" result [31:0] $end
$upscope $end
$scope module mul_real $end
$var wire 16 *" a_val [15:0] $end
$var wire 16 +" b_val [15:0] $end
$var reg 32 ," mul_res [31:0] $end
$var reg 32 -" result [31:0] $end
$upscope $end
$scope module n_counter $end
$var wire 1 R ce $end
$var wire 1 > clk $end
$var wire 12 ." max_val [11:0] $end
$var wire 1 P nrst $end
$var reg 12 /" coun_val [11:0] $end
$var reg 12 0" o_data [11:0] $end
$var reg 1 Q over $end
$upscope $end
$scope module ram1 $end
$var wire 12 1" READ_ADDRESS [11:0] $end
$var wire 12 2" SEND_ADDR [11:0] $end
$var wire 32 3" SEND_DATA [31:0] $end
$var wire 1 > clk $end
$var wire 1 N mode $end
$var wire 1 M write_to_cache $end
$var wire 12 4" shifted_shifted_SEND_ADDR [11:0] $end
$var wire 12 5" shifted_SEND_ADDR [11:0] $end
$var wire 1 T axi_write $end
$var wire 1 [ axi_read $end
$var wire 16 6" axi_data_in [15:0] $end
$var wire 12 7" axi_adr_in [11:0] $end
$var reg 16 8" READ_DATA [15:0] $end
$var reg 32 9" axi_data_out [31:0] $end
$scope module d1 $end
$var wire 1 > clk $end
$var wire 12 :" d [11:0] $end
$var reg 12 ;" q [11:0] $end
$upscope $end
$scope module d2 $end
$var wire 1 > clk $end
$var wire 12 <" d [11:0] $end
$var reg 12 =" q [11:0] $end
$upscope $end
$upscope $end
$scope module round_imag $end
$var wire 32 >" val_in [31:0] $end
$var wire 16 ?" val_out [15:0] $end
$upscope $end
$scope module round_real $end
$var wire 32 @" val_in [31:0] $end
$var wire 16 A" val_out [15:0] $end
$upscope $end
$scope module slave $end
$var wire 12 B" i_ARADDR [11:0] $end
$var wire 2 C" i_ARBURST [1:0] $end
$var wire 2 D" i_ARID [1:0] $end
$var wire 8 E" i_ARLEN [7:0] $end
$var wire 3 F" i_ARSIZE [2:0] $end
$var wire 1 / i_ARVALID $end
$var wire 12 G" i_AWADDR [11:0] $end
$var wire 2 H" i_AWBURST [1:0] $end
$var wire 2 I" i_AWID [1:0] $end
$var wire 8 J" i_AWLEN [7:0] $end
$var wire 3 K" i_AWSIZE [2:0] $end
$var wire 1 5 i_AWVALID $end
$var wire 1 6 i_BREADY $end
$var wire 1 c i_CALC_END $end
$var wire 32 L" i_DATA_FROM_RAM [31:0] $end
$var wire 1 8 i_RREADY $end
$var wire 12 M" i_SAMPLES_NUMBER [11:0] $end
$var wire 16 N" i_WDATA [15:0] $end
$var wire 1 ; i_WLAST $end
$var wire 2 O" i_WSTRB [1:0] $end
$var wire 1 = i_WVALID $end
$var wire 1 > i_clk $end
$var wire 1 ? i_rstn $end
$var wire 1 P" current_state $end
$var parameter 32 Q" DATA_WIDTH $end
$var parameter 32 R" ID_R_WIDTH $end
$var parameter 32 S" ID_W_WIDTH $end
$var reg 12 T" data_in_burst_cnt [11:0] $end
$var reg 12 U" index_cnt [11:0] $end
$var reg 8 V" length [7:0] $end
$var reg 3 W" next_state [2:0] $end
$var reg 1 ) o_ARREADY $end
$var reg 1 ( o_AWREADY $end
$var reg 2 X" o_BID [1:0] $end
$var reg 1 & o_BVALID $end
$var reg 1 a o_DATA_LOADED $end
$var reg 32 Y" o_RDATA [31:0] $end
$var reg 1 [ o_READ_ram $end
$var reg 2 Z" o_RID [1:0] $end
$var reg 1 # o_RLAST $end
$var reg 1 " o_RVALID $end
$var reg 12 [" o_SAMPLE_INDEX_ram [11:0] $end
$var reg 16 \" o_SAMPLE_ram [15:0] $end
$var reg 1 ! o_WREADY $end
$var reg 1 T o_WRITE_ram $end
$var reg 3 ]" size [2:0] $end
$var reg 3 ^" state [2:0] $end
$var reg 2 _" trans_id [1:0] $end
$var reg 1 `" cnt_clr $end
$var reg 1 a" cnt_en $end
$scope begin p_fsm_comb $end
$upscope $end
$scope begin p_fsm_sync $end
$upscope $end
$upscope $end
$scope module tw_gen $end
$var wire 12 b" N [11:0] $end
$var wire 1 > clk $end
$var wire 12 c" k_index [11:0] $end
$var wire 12 d" n_index [11:0] $end
$var parameter 32 e" DEPTH $end
$var parameter 32 f" WIDTH $end
$var reg 12 g" addr [11:0] $end
$var reg 32 h" data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 f"
b1000000000000 e"
b10 S"
b10 R"
b100000 Q"
b1 ~
b0 }
b11 |
b10 {
b10 k
b10 j
b10 i
b100000 h
$end
#0
$dumpvars
bx h"
bx g"
bx d"
bx c"
b100 b"
0a"
0`"
bx _"
b0 ^"
b0 ]"
bx \"
b0 ["
b0 Z"
bx Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
0P"
bx O"
bx N"
b100 M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
b100 ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
b101 #"
0""
b0 !"
b0 z
b100 y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
xp
bx o
bx n
bx m
0l
bx g
b0 f
bx e
bx d
xc
bx b
0a
bx `
bx _
bx ^
bx ]
bx \
0[
b0 Z
b0 Y
bx X
bx W
bx V
bx U
0T
0S
0R
xQ
0P
b0 O
1N
0M
bx L
bx K
b100 J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
0?
1>
0=
bx <
x;
bx :
b100 9
08
17
x6
x5
bx 4
bx 3
bx 2
bx 1
bx 0
x/
bx .
bx -
bx ,
bx +
bx *
0)
1(
b0 '
0&
bx %
b0 $
0#
0"
0!
$end
#5000
0>
#10000
1?
b0 g"
b0 W
b0 q
b0 3"
1(
b0 X
b0 %"
b0 2"
b0 :"
b0 c"
b0 ^
b0 r
b0 t
b0 w
b0 0"
b0 1"
b0 d"
b0 n
b0 o
0c
b0 $"
0Q
b0 /"
0p
1>
#15000
0>
#20000
b1 W"
1(
15
b0 0
b0 E
b0 G"
b0 2
b0 G
b0 I"
b1 1
b1 F
b1 H"
b1 4
b1 I
b1 K"
b11 3
b11 H
b11 J"
b0 ?"
b0 g
b0 m
b0 A"
b0 `
b0 )"
b0 >"
b0 ("
b0 _
b0 -"
b0 @"
b0 ,"
b0 V
b0 '"
b111111111111111 U
b111111111111111 +"
b0 5"
b0 ;"
b0 <"
b0 s
b0 x
b0 d
b0 v
b0 &"
b0 *"
b1111111111111110000000000000000 h"
1>
#25000
0>
#30000
b10 W"
1(
1P"
b0 4"
b0 ="
b11 V"
b10 ]"
b0 _"
b1 ^"
1>
#35000
0>
#40000
1a"
b100101011101000 ]
b100101011101000 6"
b100101011101000 \"
0;
1=
b11 <
b11 L
b11 O"
b100101011101000 :
b100101011101000 K
b100101011101000 N"
05
1T
1!
0(
0P"
b10 ^"
1>
#45000
0>
#50000
b1100010101100101 :
b1100010101100101 K
b1100010101100101 N"
b1 Y
b1 7"
b1 ["
b1100010101100101 ]
b1100010101100101 6"
b1100010101100101 \"
1a"
1T
1!
b10 T"
b10 U"
1>
#55000
0>
#60000
b111011000111100 :
b111011000111100 K
b111011000111100 N"
b111011000111100 ]
b111011000111100 6"
b111011000111100 \"
1a"
b10 Y
b10 7"
b10 ["
1T
1!
b100 T"
b100 U"
1>
#65000
0>
#70000
1;
b101100100110011 :
b101100100110011 K
b101100100110011 N"
1`"
b11 W"
1a
b101100100110011 ]
b101100100110011 6"
b101100100110011 \"
0a"
b11 Y
b11 7"
b11 ["
1T
1!
b110 T"
b110 U"
1>
#75000
0>
#80000
b0 W"
16
0;
0=
1l
1&
bx ]
bx 6"
bx \"
0`"
b0 Y
b0 7"
b0 ["
0T
0a
0!
1P"
1M
0N
1P
b1 O
b1 z
b1 !"
b0 T"
b0 U"
b11 ^"
1>
#85000
0>
#90000
1(
0&
0P"
1R
1p
b100101011101000 e
b100101011101000 u
b100101011101000 8"
b0 ^"
1>
#95000
0>
#100000
1(
06
b1 ^
b1 r
b1 t
b1 w
b1 0"
b1 1"
b1 d"
b1 /"
1>
#105000
0>
#110000
b10 ^
b10 r
b10 t
b10 w
b10 0"
b10 1"
b10 d"
b10 /"
b1 s
b1 x
b1100010101100101 e
b1100010101100101 u
b1100010101100101 8"
1>
#115000
0>
#120000
0l
b11 ^
b11 r
b11 t
b11 w
b11 0"
b11 1"
b11 d"
b111011000111100 e
b111011000111100 u
b111011000111100 8"
b10 s
b10 x
1Q
b11 /"
1>
#125000
0>
#130000
1(
b0 B
b0 D"
b11 -
b11 C
b11 E"
1/
b0 *
b0 @
b0 B"
b0 ,
b1 +
b1 A
b1 C"
b1 .
b1 D
b1 F"
b0 ^
b0 r
b0 t
b0 w
b0 0"
b0 1"
b0 d"
0P
b10 O
b10 z
b10 !"
0Q
b0 /"
0p
b11 s
b11 x
b101100100110011 e
b101100100110011 u
b101100100110011 8"
1>
#135000
0>
#140000
1l
b100101011101000 e
b100101011101000 u
b100101011101000 8"
b0 s
b0 x
b11 O
b11 z
b11 !"
1S
1P
0M
1>
#145000
0>
#150000
b1001010111001110000000000000000 W
b1001010111001110000000000000000 q
b1001010111001110000000000000000 3"
b100101011100111 o
b1001010111001110000000000000000 g
b1001010111001110000000000000000 m
b100101011100111 A"
b1 ^
b1 r
b1 t
b1 w
b1 0"
b1 1"
b1 d"
b100101011100111 _
b100101011100111 -"
b100101011100111 @"
b100101011100111011010100011000 ,"
b1 /"
1p
b100101011101000 d
b100101011101000 v
b100101011101000 &"
b100101011101000 *"
1>
#155000
0>
#160000
b10000010011000000000000000000 W
b10000010011000000000000000000 q
b10000010011000000000000000000 3"
b1000001001100 o
b11000101011001010000000000000000 g
b11000101011001010000000000000000 m
b1100010101100101 A"
b11111111111111111100010101100101 _
b11111111111111111100010101100101 -"
b11111111111111111100010101100101 @"
b11100010101100101011101010011011 ,"
b10 ^
b10 r
b10 t
b10 w
b10 0"
b10 1"
b10 d"
b1 s
b1 x
b1100010101100101 d
b1100010101100101 v
b1100010101100101 &"
b1100010101100101 *"
b10 /"
1>
#165000
0>
#170000
b10000110100001110000000000000000 W
b10000110100001110000000000000000 q
b10000110100001110000000000000000 3"
b1000011010000111 o
0l
b1110110001110110000000000000000 g
b1110110001110110000000000000000 m
b111011000111011 A"
1""
b11 ^
b11 r
b11 t
b11 w
b11 0"
b11 1"
b11 d"
b111011000111011 _
b111011000111011 -"
b111011000111011 @"
b111011000111011000100111000100 ,"
1Q
b11 /"
b111011000111100 d
b111011000111100 v
b111011000111100 &"
b111011000111100 *"
b10 s
b10 x
1>
#175000
0>
#180000
b1011001001100100000000000000000 g
b1011001001100100000000000000000 m
b101100100110010 A"
b0 W
b0 q
b0 3"
1l
b101100100110010 _
b101100100110010 -"
b101100100110010 @"
b101100100110010010011011001101 ,"
b0 o
0""
b0 ^
b0 r
b0 t
b0 w
b0 0"
b0 1"
b0 d"
b1 X
b1 %"
b1 2"
b1 :"
b1 c"
b11 s
b11 x
b101100100110011 d
b101100100110011 v
b101100100110011 &"
b101100100110011 *"
0p
0Q
b0 /"
b1 $"
1>
#185000
0>
#190000
b10000000000 g"
b10100100000110010000000000000000 W
b10100100000110010000000000000000 q
b10100100000110010000000000000000 3"
b1001010111001110000000000000000 g
b1001010111001110000000000000000 m
b100101011100111 A"
b1 ^
b1 r
b1 t
b1 w
b1 0"
b1 1"
b1 d"
b1010010000011001 o
b100101011100111 _
b100101011100111 -"
b100101011100111 @"
b100101011100111011010100011000 ,"
b1 /"
1p
b100101011101000 d
b100101011101000 v
b100101011101000 &"
b100101011101000 *"
b0 s
b0 x
b1 5"
b1 ;"
b1 <"
1>
#195000
0>
#200000
b10100100000110010011101010011010 W
b10100100000110010011101010011010 q
b10100100000110010011101010011010 3"
b11101010011010 n
b11101010011010 ?"
b11101010011010 g
b11101010011010 m
b0 A"
b100000000000 g"
b11101010011010 `
b11101010011010 )"
b11101010011010 >"
b11101010011010100010101100101 ("
b0 _
b0 -"
b0 @"
b0 ,"
b10 ^
b10 r
b10 t
b10 w
b10 0"
b10 1"
b10 d"
b1000000000000001 V
b1000000000000001 '"
b0 U
b0 +"
b1 4"
b1 ="
b1 s
b1 x
b1100010101100101 d
b1100010101100101 v
b1100010101100101 &"
b1100010101100101 *"
b10 /"
b1000000000000001 h"
1>
#205000
0>
#210000
b10110111011101 o
b101101110111011100010001011110 W
b101101110111011100010001011110 q
b101101110111011100010001011110 3"
b1000100111000100 A"
b1111100010001011110 n
b11111111111111111000100111000100 _
b11111111111111111000100111000100 -"
b11111111111111111000100111000100 @"
b11000100111000100111011000111100 ,"
0l
b110000000000 g"
b10001001110001000000000000000000 g
b10001001110001000000000000000000 m
b0 ?"
b0 V
b0 '"
b1000000000000001 U
b1000000000000001 +"
1""
b11 ^
b11 r
b11 t
b11 w
b11 0"
b11 1"
b11 d"
b0 `
b0 )"
b0 >"
b0 ("
b10000000000000010000000000000000 h"
1Q
b11 /"
b111011000111100 d
b111011000111100 v
b111011000111100 &"
b111011000111100 *"
b10 s
b10 x
1>
#215000
0>
#220000
b101100100110010 ?"
b101100100110010 g
b101100100110010 m
b0 A"
b0 W
b0 q
b0 3"
1l
b0 g"
b101100100110010 `
b101100100110010 )"
b101100100110010 >"
b101100100110010010011011001101 ("
b0 _
b0 -"
b0 @"
b0 ,"
b0 n
b0 o
0""
b0 ^
b0 r
b0 t
b0 w
b0 0"
b0 1"
b0 d"
b10 X
b10 %"
b10 2"
b10 :"
b10 c"
b111111111111111 V
b111111111111111 '"
b0 U
b0 +"
b11 s
b11 x
b101100100110011 d
b101100100110011 v
b101100100110011 &"
b101100100110011 *"
0p
0Q
b0 /"
b10 $"
b111111111111111 h"
1>
#225000
0>
#230000
b100101011100111 o
b100101011100111 A"
b100101011100111 _
b100101011100111 -"
b100101011100111 @"
b100101011100111011010100011000 ,"
b100000000000 g"
b1001010111001111010010000011001 W
b1001010111001111010010000011001 q
b1001010111001111010010000011001 3"
b1001010111001110000000000000000 g
b1001010111001110000000000000000 m
b0 ?"
b0 V
b0 '"
b111111111111111 U
b111111111111111 +"
b1 ^
b1 r
b1 t
b1 w
b1 0"
b1 1"
b1 d"
b1010010000011001 n
b0 `
b0 )"
b0 >"
b0 ("
b1111111111111110000000000000000 h"
b1 /"
1p
b100101011101000 d
b100101011101000 v
b100101011101000 &"
b100101011101000 *"
b0 s
b0 x
b10 5"
b10 ;"
b10 <"
1>
#235000
0>
#240000
b10000101100000011010010000011001 W
b10000101100000011010010000011001 q
b10000101100000011010010000011001 3"
b1000010110000001 o
b111010100110100000000000000000 g
b111010100110100000000000000000 m
b11101010011010 A"
b0 g"
b11101010011010 _
b11101010011010 -"
b11101010011010 @"
b11101010011010100010101100101 ,"
b10 ^
b10 r
b10 t
b10 w
b10 0"
b10 1"
b10 d"
b1000000000000001 U
b1000000000000001 +"
b10 4"
b10 ="
b1 s
b1 x
b1100010101100101 d
b1100010101100101 v
b1100010101100101 &"
b1100010101100101 *"
b10 /"
b10000000000000010000000000000000 h"
1>
#245000
0>
#250000
b10000101100000001010010000011001 W
b10000101100000001010010000011001 q
b10000101100000001010010000011001 3"
b1000010110000000 o
0l
b100000000000 g"
b1110110001110110000000000000000 g
b1110110001110110000000000000000 m
b111011000111011 A"
b111111111111111 U
b111111111111111 +"
1""
b11 ^
b11 r
b11 t
b11 w
b11 0"
b11 1"
b11 d"
b111011000111011 _
b111011000111011 -"
b111011000111011 @"
b111011000111011000100111000100 ,"
b1111111111111110000000000000000 h"
1Q
b11 /"
b111011000111100 d
b111011000111100 v
b111011000111100 &"
b111011000111100 *"
b10 s
b10 x
1>
#255000
0>
#260000
b10100110110011010000000000000000 g
b10100110110011010000000000000000 m
b1010011011001101 A"
b0 W
b0 q
b0 3"
1l
b0 g"
b11111111111111111010011011001101 _
b11111111111111111010011011001101 -"
b11111111111111111010011011001101 @"
b11010011011001101101100100110011 ,"
b0 n
b0 o
0""
b0 ^
b0 r
b0 t
b0 w
b0 0"
b0 1"
b0 d"
b11 X
b11 %"
b11 2"
b11 :"
b11 c"
b1000000000000001 U
b1000000000000001 +"
b11 s
b11 x
b101100100110011 d
b101100100110011 v
b101100100110011 &"
b101100100110011 *"
0p
0Q
b0 /"
b11 $"
b10000000000000010000000000000000 h"
1>
#265000
0>
#270000
b110000000000 g"
b10100110110011000000000000000000 W
b10100110110011000000000000000000 q
b10100110110011000000000000000000 3"
b1001010111001110000000000000000 g
b1001010111001110000000000000000 m
b100101011100111 A"
b111111111111111 U
b111111111111111 +"
b1 ^
b1 r
b1 t
b1 w
b1 0"
b1 1"
b1 d"
b1111010011011001100 o
b100101011100111 _
b100101011100111 -"
b100101011100111 @"
b100101011100111011010100011000 ,"
b1111111111111110000000000000000 h"
b1 /"
1p
b100101011101000 d
b100101011101000 v
b100101011101000 &"
b100101011101000 *"
b0 s
b0 x
b11 5"
b11 ;"
b11 <"
1>
#275000
0>
#280000
b10100110110011001100010101100101 W
b10100110110011001100010101100101 q
b10100110110011001100010101100101 3"
b1111100010101100101 n
b1100010101100101 ?"
b1100010101100101 g
b1100010101100101 m
b0 A"
b100000000000 g"
b11111111111111111100010101100101 `
b11111111111111111100010101100101 )"
b11111111111111111100010101100101 >"
b11100010101100101011101010011011 ("
b0 _
b0 -"
b0 @"
b0 ,"
b10 ^
b10 r
b10 t
b10 w
b10 0"
b10 1"
b10 d"
b111111111111111 V
b111111111111111 '"
b0 U
b0 +"
b11 4"
b11 ="
b1 s
b1 x
b1100010101100101 d
b1100010101100101 v
b1100010101100101 &"
b1100010101100101 *"
b10 /"
b111111111111111 h"
1>
#285000
0>
#290000
b1110011000010010000 o
b110000100100000011101110100000 W
b110000100100000011101110100000 q
b110000100100000011101110100000 3"
b1000100111000100 A"
b11101110100000 n
b11111111111111111000100111000100 _
b11111111111111111000100111000100 -"
b11111111111111111000100111000100 @"
b11000100111000100111011000111100 ,"
0l
b10000000000 g"
b10001001110001000000000000000000 g
b10001001110001000000000000000000 m
b0 ?"
b0 V
b0 '"
b1000000000000001 U
b1000000000000001 +"
1""
b11 ^
b11 r
b11 t
b11 w
b11 0"
b11 1"
b11 d"
b0 `
b0 )"
b0 >"
b0 ("
b10000000000000010000000000000000 h"
1Q
b11 /"
b111011000111100 d
b111011000111100 v
b111011000111100 &"
b111011000111100 *"
b10 s
b10 x
1>
#295000
0>
#300000
b1010011011001101 ?"
b1010011011001101 g
b1010011011001101 m
b0 A"
b0 W
b0 q
b0 3"
1l
b0 g"
b11111111111111111010011011001101 `
b11111111111111111010011011001101 )"
b11111111111111111010011011001101 >"
b11010011011001101101100100110011 ("
b0 _
b0 -"
b0 @"
b0 ,"
b0 n
b0 o
0""
b0 ^
b0 r
b0 t
b0 w
b0 0"
b0 1"
b0 d"
1)
b101 W"
1(
b100 X
b100 %"
b100 2"
b100 :"
b100 c"
b1000000000000001 V
b1000000000000001 '"
b0 U
b0 +"
b11 s
b11 x
b101100100110011 d
b101100100110011 v
b101100100110011 &"
b101100100110011 *"
0p
0Q
b0 /"
1c
b100 $"
b1000000000000001 h"
1>
#305000
0>
#310000
18
0/
b100101011100111 A"
b100101011100111 _
b100101011100111 -"
b100101011100111 @"
b100101011100111011010100011000 ,"
b1001010111001110000000000000000 g
b1001010111001110000000000000000 m
b0 ?"
b0 V
b0 '"
b111111111111111 U
b111111111111111 +"
b1 ^
b1 r
b1 t
b1 w
b1 0"
b1 1"
b1 d"
b0 `
b0 )"
b0 >"
b0 ("
b110 W"
0(
1)
1P"
b1111111111111110000000000000000 h"
0S
0R
1N
b0 O
b0 z
b0 !"
b1 /"
1p
b100101011101000 d
b100101011101000 v
b100101011101000 &"
b100101011101000 *"
b0 s
b0 x
b100 5"
b100 ;"
b100 <"
b101 ^"
1>
#315000
0>
#320000
b11000101011001010000000000000000 g
b11000101011001010000000000000000 m
b1100010101100101 A"
b11111111111111111100010101100101 _
b11111111111111111100010101100101 -"
b11111111111111111100010101100101 @"
b11100010101100101011101010011011 ,"
1a"
1[
1"
0)
0P"
b100 4"
b100 ="
b1 s
b1 x
b1100010101100101 d
b1100010101100101 v
b1100010101100101 &"
b1100010101100101 *"
b110 ^"
1>
#325000
0>
#330000
b10100100000110010000000000000000 %
b10100100000110010000000000000000 \
b10100100000110010000000000000000 Y"
b1 Y
b1 7"
b1 ["
1a"
1[
1"
b10100100000110010000000000000000 b
b10100100000110010000000000000000 9"
b10100100000110010000000000000000 L"
b10 T"
b10 U"
1>
#335000
0>
#340000
b1001010111001111010010000011001 %
b1001010111001111010010000011001 \
b1001010111001111010010000011001 Y"
1a"
b10 Y
b10 7"
b10 ["
1[
1"
b1001010111001111010010000011001 b
b1001010111001111010010000011001 9"
b1001010111001111010010000011001 L"
b100 T"
b100 U"
1>
#345000
0>
#350000
1`"
b111 W"
b10100110110011000000000000000000 %
b10100110110011000000000000000000 \
b10100110110011000000000000000000 Y"
0a"
b11 Y
b11 7"
b11 ["
1[
1"
b10100110110011000000000000000000 b
b10100110110011000000000000000000 9"
b10100110110011000000000000000000 L"
b110 T"
b110 U"
1>
#355000
0>
#360000
b0 W"
1#
b0 %
b0 \
b0 Y"
0`"
b0 Y
b0 7"
b0 ["
1[
1"
1P"
b0 b
b0 9"
b0 L"
b0 T"
b0 U"
b111 ^"
1>
#365000
0>
#370000
1(
bx %
bx \
bx Y"
0[
0"
0#
0P"
b10100100000110010000000000000000 b
b10100100000110010000000000000000 9"
b10100100000110010000000000000000 L"
b0 ^"
1>
#375000
0>
#380000
1(
08
1>
#385000
0>
#390000
1>
#395000
0>
#400000
1>
#405000
0>
#410000
1>
#415000
0>
#420001
