Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 30 23:03:21 2024
| Host         : DESKTOP-RJ15DL8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BLACKJACK_timing_summary_routed.rpt -pb BLACKJACK_timing_summary_routed.pb -rpx BLACKJACK_timing_summary_routed.rpx -warn_on_violation
| Design       : BLACKJACK
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               396         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3328)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (448)
5. checking no_input_delay (4)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3328)
---------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num2_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num2_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num_reg[3]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[0]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[1]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[2]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[3]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[4]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[5]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[9]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[0]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[1]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[2]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[3]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[4]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[5]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__0/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_controller/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_controller/r_25MHz_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (448)
--------------------------------------------------
 There are 448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.763        0.000                      0                  537        0.145        0.000                      0                  537        4.500        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.763        0.000                      0                  458        0.145        0.000                      0                  458        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.210        0.000                      0                   79        0.412        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.164ns (20.337%)  route 4.560ns (79.663%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.470    10.031    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.150    10.181 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.626    10.807    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.429    14.570    blckjack_pixl/bj/dealer_cards_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.164ns (20.337%)  route 4.560ns (79.663%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.470    10.031    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.150    10.181 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.626    10.807    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.429    14.570    blckjack_pixl/bj/dealer_cards_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.164ns (20.337%)  route 4.560ns (79.663%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.470    10.031    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.150    10.181 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.626    10.807    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.429    14.570    blckjack_pixl/bj/dealer_cards_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.164ns (20.337%)  route 4.560ns (79.663%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.470    10.031    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.150    10.181 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.626    10.807    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][3]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.429    14.570    blckjack_pixl/bj/dealer_cards_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.167ns (20.524%)  route 4.519ns (79.476%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.523    10.084    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.153    10.237 r  blckjack_pixl/bj/dealer_cards[9][3]_i_1/O
                         net (fo=4, routed)           0.533    10.769    blckjack_pixl/bj/dealer_cards[9][3]_i_1_n_2
    SLICE_X39Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430    14.771    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.412    14.584    blckjack_pixl/bj/dealer_cards_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.167ns (20.524%)  route 4.519ns (79.476%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.523    10.084    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.153    10.237 r  blckjack_pixl/bj/dealer_cards[9][3]_i_1/O
                         net (fo=4, routed)           0.533    10.769    blckjack_pixl/bj/dealer_cards[9][3]_i_1_n_2
    SLICE_X39Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430    14.771    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.412    14.584    blckjack_pixl/bj/dealer_cards_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.167ns (20.524%)  route 4.519ns (79.476%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.523    10.084    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.153    10.237 r  blckjack_pixl/bj/dealer_cards[9][3]_i_1/O
                         net (fo=4, routed)           0.533    10.769    blckjack_pixl/bj/dealer_cards[9][3]_i_1_n_2
    SLICE_X38Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430    14.771    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y26         FDRE (Setup_fdre_C_CE)      -0.376    14.620    blckjack_pixl/bj/dealer_cards_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.167ns (20.524%)  route 4.519ns (79.476%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.523    10.084    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.153    10.237 r  blckjack_pixl/bj/dealer_cards[9][3]_i_1/O
                         net (fo=4, routed)           0.533    10.769    blckjack_pixl/bj/dealer_cards[9][3]_i_1_n_2
    SLICE_X38Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430    14.771    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[9][3]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y26         FDRE (Setup_fdre_C_CE)      -0.376    14.620    blckjack_pixl/bj/dealer_cards_reg[9][3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[5][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 1.162ns (20.808%)  route 4.422ns (79.192%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.472    10.033    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.148    10.181 r  blckjack_pixl/bj/dealer_cards[5][3]_i_1/O
                         net (fo=4, routed)           0.487    10.668    blckjack_pixl/bj/dealer_cards[5][3]_i_1_n_2
    SLICE_X37Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[5][0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y28         FDRE (Setup_fdre_C_CE)      -0.409    14.590    blckjack_pixl/bj/dealer_cards_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/user_total_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[5][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 1.162ns (20.808%)  route 4.422ns (79.192%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.562     5.083    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  blckjack_pixl/bj/user_total_reg[1]/Q
                         net (fo=8, routed)           1.068     6.669    blckjack_pixl/bj/user_total_reg_n_2_[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.793 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_6/O
                         net (fo=1, routed)           0.492     7.285    blckjack_pixl/bj/FSM_sequential_PS[2]_i_6_n_2
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.409 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=2, routed)           0.174     7.583    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  blckjack_pixl/bj/dealer_total[4]_i_3/O
                         net (fo=3, routed)           0.730     8.437    blckjack_pixl/bj/dealer_total[4]_i_3_n_2
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          1.472    10.033    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.148    10.181 r  blckjack_pixl/bj/dealer_cards[5][3]_i_1/O
                         net (fo=4, routed)           0.487    10.668    blckjack_pixl/bj/dealer_cards[5][3]_i_1_n_2
    SLICE_X37Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[5][1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y28         FDRE (Setup_fdre_C_CE)      -0.409    14.590    blckjack_pixl/bj/dealer_cards_reg[5][1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc/random_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.589     1.472    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  blckjack_pixl/bj/rand_user_inc/random_reg[0]/Q
                         net (fo=6, routed)           0.079     1.692    blckjack_pixl/bj/rand_user_inc/random_reg_n_2_[0]
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.857     1.984    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[1]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.075     1.547    blckjack_pixl/bj/rand_user_inc/random_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_dealer_inc/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  blckjack_pixl/bj/rand_dealer_inc/random_reg[0]/Q
                         net (fo=6, routed)           0.079     1.660    blckjack_pixl/bj/rand_dealer_inc/random_reg_n_2_[0]
    SLICE_X55Y20         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.826     1.953    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.075     1.515    blckjack_pixl/bj/rand_dealer_inc/random_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc2/random_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.588     1.471    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/Q
                         net (fo=6, routed)           0.079     1.691    blckjack_pixl/bj/rand_user_inc2/random_reg_n_2_[0]
    SLICE_X63Y18         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.857     1.984    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.075     1.546    blckjack_pixl/bj/rand_user_inc2/random_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/hit_after_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_pulses/oneshotter/hit_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  signal_pulses/oneshotter/hit_after_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/hit_after_reg/Q
                         net (fo=1, routed)           0.098     1.689    signal_pulses/oneshotter/hit_after
    SLICE_X48Y0          LUT2 (Prop_lut2_I0_O)        0.045     1.734 r  signal_pulses/oneshotter/hit_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.734    signal_pulses/oneshotter/hit_pulse0
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/hit_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     1.964    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/hit_pulse_reg/C
                         clock pessimism             -0.501     1.463    
    SLICE_X48Y0          FDRE (Hold_fdre_C_D)         0.092     1.555    signal_pulses/oneshotter/hit_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.619%)  route 0.170ns (47.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.589     1.472    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  blckjack_pixl/bj/rand_user_inc/random_reg[2]/Q
                         net (fo=6, routed)           0.170     1.783    blckjack_pixl/bj/rand_user_inc/random_reg_n_2_[2]
    SLICE_X60Y17         LUT5 (Prop_lut5_I3_O)        0.048     1.831 r  blckjack_pixl/bj/rand_user_inc/rnd[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    blckjack_pixl/bj/rand_user_inc/rnd[3]_i_1__0_n_2
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.856     1.983    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[3]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.131     1.616    blckjack_pixl/bj/rand_user_inc/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.040%)  route 0.174ns (47.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.589     1.472    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/Q
                         net (fo=6, routed)           0.174     1.787    blckjack_pixl/bj/rand_user_inc/random_reg_n_2_[2]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.048     1.835 r  blckjack_pixl/bj/rand_user_inc/rnd[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    blckjack_pixl/bj/rand_user_inc/rnd[2]_i_1__0_n_2
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.856     1.983    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[2]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.131     1.616    blckjack_pixl/bj/rand_user_inc/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc/rnd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.220%)  route 0.170ns (47.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.589     1.472    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/Q
                         net (fo=6, routed)           0.170     1.783    blckjack_pixl/bj/rand_user_inc/random_reg_n_2_[2]
    SLICE_X60Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.828 r  blckjack_pixl/bj/rand_user_inc/rnd[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    blckjack_pixl/bj/rand_user_inc/rnd[0]_i_1__0_n_2
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.856     1.983    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[0]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.120     1.605    blckjack_pixl/bj/rand_user_inc/rnd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/card_num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/card_num2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.155%)  route 0.154ns (44.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.556     1.439    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  blckjack_pixl/bj/card_num2_reg[0]/Q
                         net (fo=21, routed)          0.154     1.735    blckjack_pixl/bj/card_num2[0]
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.049     1.784 r  blckjack_pixl/bj/card_num2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    blckjack_pixl/bj/card_num2[3]_i_1_n_2
    SLICE_X48Y21         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.824     1.951    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.107     1.559    blckjack_pixl/bj/card_num2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.640%)  route 0.174ns (48.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.589     1.472    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/Q
                         net (fo=6, routed)           0.174     1.787    blckjack_pixl/bj/rand_user_inc/random_reg_n_2_[2]
    SLICE_X60Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  blckjack_pixl/bj/rand_user_inc/rnd[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    blckjack_pixl/bj/rand_user_inc/rnd[1]_i_1__0_n_2
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.856     1.983    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/rnd_reg[1]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.121     1.606    blckjack_pixl/bj/rand_user_inc/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_dealer_inc/random_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.192ns (54.960%)  route 0.157ns (45.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  blckjack_pixl/bj/rand_dealer_inc/random_reg[4]/Q
                         net (fo=5, routed)           0.157     1.738    blckjack_pixl/bj/rand_dealer_inc/random_reg_n_2_[4]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.051     1.789 r  blckjack_pixl/bj/rand_dealer_inc/rnd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    blckjack_pixl/bj/rand_dealer_inc/p_1_in[2]
    SLICE_X55Y19         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     1.954    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.107     1.562    blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y1    blckjack_pixl/bj/bet_amnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y1    blckjack_pixl/bj/bet_amnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y1    blckjack_pixl/bj/bet_amnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y1    blckjack_pixl/bj/bet_amnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y1    blckjack_pixl/bj/bet_amnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y1    blckjack_pixl/bj/bet_amnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    blckjack_pixl/bj/bet_amnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.456ns (10.803%)  route 3.765ns (89.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.765     9.313    vga_controller/rst_pulse
    SLICE_X31Y20         FDCE                                         f  vga_controller/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.434    14.775    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    vga_controller/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.456ns (10.803%)  route 3.765ns (89.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.765     9.313    vga_controller/rst_pulse
    SLICE_X31Y20         FDCE                                         f  vga_controller/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.434    14.775    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[8]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    vga_controller/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.456ns (10.803%)  route 3.765ns (89.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.765     9.313    vga_controller/rst_pulse
    SLICE_X31Y20         FDCE                                         f  vga_controller/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.434    14.775    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[9]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    vga_controller/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.456ns (10.803%)  route 3.765ns (89.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.765     9.313    vga_controller/rst_pulse
    SLICE_X31Y20         FDCE                                         f  vga_controller/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.434    14.775    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_sync_reg_reg/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    vga_controller/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.456ns (12.004%)  route 3.343ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.343     8.891    vga_controller/rst_pulse
    SLICE_X31Y16         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    vga_controller/h_count_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.456ns (12.004%)  route 3.343ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.343     8.891    vga_controller/rst_pulse
    SLICE_X30Y16         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__1/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.613    vga_controller/h_count_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.456ns (12.004%)  route 3.343ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.343     8.891    vga_controller/rst_pulse
    SLICE_X30Y16         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.613    vga_controller/h_count_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.456ns (12.832%)  route 3.098ns (87.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.098     8.646    vga_controller/rst_pulse
    SLICE_X32Y16         FDCE                                         f  vga_controller/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    vga_controller/clk_IBUF_BUFG
    SLICE_X32Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    vga_controller/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.456ns (12.832%)  route 3.098ns (87.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.098     8.646    vga_controller/rst_pulse
    SLICE_X32Y16         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438    14.779    vga_controller/clk_IBUF_BUFG
    SLICE_X32Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__0/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    vga_controller/h_count_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.456ns (13.021%)  route 3.046ns (86.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         3.046     8.594    vga_controller/rst_pulse
    SLICE_X30Y17         FDCE                                         f  vga_controller/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.437    14.778    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X30Y17         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    vga_controller/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.879%)  route 0.213ns (60.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.213     1.804    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y1          FDPE                                         f  blckjack_pixl/bj/bet_amnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.838     1.965    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y1          FDPE                                         r  blckjack_pixl/bj/bet_amnt_reg[0]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X53Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.392    blckjack_pixl/bj/bet_amnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.271%)  route 0.270ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.270     1.862    blckjack_pixl/bj/rst_pulse
    SLICE_X54Y0          FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.838     1.965    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[4]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X54Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    blckjack_pixl/bj/bet_amnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.271%)  route 0.270ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.270     1.862    blckjack_pixl/bj/rst_pulse
    SLICE_X54Y0          FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.838     1.965    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[5]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X54Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    blckjack_pixl/bj/bet_amnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.824%)  route 0.276ns (66.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.276     1.867    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y2          FDCE                                         f  blckjack_pixl/bj/player_money_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.838     1.965    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y2          FDCE                                         r  blckjack_pixl/bj/player_money_reg[7]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X53Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    blckjack_pixl/bj/player_money_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.824%)  route 0.276ns (66.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.276     1.867    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y2          FDPE                                         f  blckjack_pixl/bj/player_money_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.838     1.965    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y2          FDPE                                         r  blckjack_pixl/bj/player_money_reg[1]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X53Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.392    blckjack_pixl/bj/player_money_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.983%)  route 0.329ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.329     1.920    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y3          FDCE                                         f  blckjack_pixl/bj/player_money_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     1.964    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y3          FDCE                                         r  blckjack_pixl/bj/player_money_reg[11]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    blckjack_pixl/bj/player_money_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.983%)  route 0.329ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.329     1.920    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y3          FDCE                                         f  blckjack_pixl/bj/player_money_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     1.964    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y3          FDCE                                         r  blckjack_pixl/bj/player_money_reg[12]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    blckjack_pixl/bj/player_money_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.983%)  route 0.329ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.329     1.920    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y3          FDCE                                         f  blckjack_pixl/bj/player_money_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     1.964    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y3          FDCE                                         r  blckjack_pixl/bj/player_money_reg[13]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    blckjack_pixl/bj/player_money_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.983%)  route 0.329ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.329     1.920    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y3          FDCE                                         f  blckjack_pixl/bj/player_money_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     1.964    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y3          FDCE                                         r  blckjack_pixl/bj/player_money_reg[6]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X53Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    blckjack_pixl/bj/player_money_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_money_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.005%)  route 0.472ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.567     1.450    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=106, routed)         0.472     2.063    blckjack_pixl/bj/rst_pulse
    SLICE_X56Y1          FDCE                                         f  blckjack_pixl/bj/player_money_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.838     1.965    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[0]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X56Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    blckjack_pixl/bj/player_money_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.643    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           376 Endpoints
Min Delay           376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.137ns  (logic 5.946ns (24.636%)  route 18.191ns (75.364%))
  Logic Levels:           13  (LDCE=1 LUT3=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X31Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         5.687     6.246    blckjack_pixl/player_box/ace_rom/n_0_1701_BUFG_inst
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.152     6.398 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_403/O
                         net (fo=20, routed)          2.274     8.672    blckjack_pixl/player_box/ace_rom/h_count_reg_reg[0]_rep__1_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.998 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1244/O
                         net (fo=1, routed)           0.670     9.668    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_625_1
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     9.792 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_945/O
                         net (fo=1, routed)           0.947    10.739    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_945_n_2
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.124    10.863 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_625/O
                         net (fo=1, routed)           1.002    11.865    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_153_2
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.989 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_338/O
                         net (fo=1, routed)           0.000    11.989    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_62_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    12.203 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_153/O
                         net (fo=1, routed)           0.736    12.939    blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_23_0
    SLICE_X41Y11         LUT5 (Prop_lut5_I3_O)        0.297    13.236 r  blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_62/O
                         net (fo=2, routed)           0.484    13.721    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_8
    SLICE_X41Y11         LUT5 (Prop_lut5_I0_O)        0.124    13.845 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_57/O
                         net (fo=1, routed)           1.317    15.161    vga_controller/rgb_OBUF[4]_inst_i_6_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.285 r  vga_controller/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.943    16.229    vga_controller/rgb_OBUF[4]_inst_i_22_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.353 r  vga_controller/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.703    17.056    blckjack_pixl/dealer_box/three_rom/rgb[0]_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.180 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.427    20.607    rgb_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    24.137 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.137    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.821ns  (logic 5.935ns (24.914%)  route 17.886ns (75.086%))
  Logic Levels:           13  (LDCE=1 LUT3=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X31Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         5.687     6.246    blckjack_pixl/player_box/ace_rom/n_0_1701_BUFG_inst
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.152     6.398 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_403/O
                         net (fo=20, routed)          2.274     8.672    blckjack_pixl/player_box/ace_rom/h_count_reg_reg[0]_rep__1_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.998 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1244/O
                         net (fo=1, routed)           0.670     9.668    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_625_1
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     9.792 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_945/O
                         net (fo=1, routed)           0.947    10.739    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_945_n_2
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.124    10.863 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_625/O
                         net (fo=1, routed)           1.002    11.865    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_153_2
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.989 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_338/O
                         net (fo=1, routed)           0.000    11.989    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_62_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    12.203 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_153/O
                         net (fo=1, routed)           0.736    12.939    blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_23_0
    SLICE_X41Y11         LUT5 (Prop_lut5_I3_O)        0.297    13.236 r  blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_62/O
                         net (fo=2, routed)           0.484    13.721    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_8
    SLICE_X41Y11         LUT5 (Prop_lut5_I0_O)        0.124    13.845 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_57/O
                         net (fo=1, routed)           1.317    15.161    vga_controller/rgb_OBUF[4]_inst_i_6_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.285 r  vga_controller/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.943    16.229    vga_controller/rgb_OBUF[4]_inst_i_22_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.353 r  vga_controller/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.975    17.328    vga_controller/player_cards_reg[9][2]
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.452 r  vga_controller/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.851    20.302    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    23.821 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.821    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.622ns  (logic 6.180ns (26.162%)  route 17.442ns (73.838%))
  Logic Levels:           13  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X31Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         5.687     6.246    blckjack_pixl/player_box/ace_rom/n_0_1701_BUFG_inst
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.152     6.398 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_403/O
                         net (fo=20, routed)          1.308     7.706    blckjack_pixl/player_box/ace_rom/h_count_reg_reg[0]_rep__1_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.326     8.032 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1041/O
                         net (fo=1, routed)           1.161     9.192    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_517_1
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.316 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_787/O
                         net (fo=1, routed)           0.500     9.817    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_787_n_2
    SLICE_X31Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.941 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_517/O
                         net (fo=1, routed)           1.275    11.215    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_139_2
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.339 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_296/O
                         net (fo=1, routed)           0.000    11.339    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_56_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    11.556 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.801    12.357    blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_21_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.299    12.656 r  blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_56/O
                         net (fo=2, routed)           0.799    13.455    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_8_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    13.579 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.812    14.392    vga_controller/rgb_OBUF[5]_inst_i_3_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.516 r  vga_controller/rgb_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.954    15.470    vga_controller/rgb_OBUF[5]_inst_i_8_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.594 f  vga_controller/rgb_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.953    16.547    vga_controller/rgb_OBUF[5]_inst_i_3_n_2
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.150    16.697 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.192    19.889    rgb_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.733    23.622 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.622    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.600ns  (logic 5.941ns (25.172%)  route 17.659ns (74.828%))
  Logic Levels:           13  (LDCE=1 LUT3=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X31Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         5.687     6.246    blckjack_pixl/player_box/ace_rom/n_0_1701_BUFG_inst
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.152     6.398 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_403/O
                         net (fo=20, routed)          2.274     8.672    blckjack_pixl/player_box/ace_rom/h_count_reg_reg[0]_rep__1_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.998 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1244/O
                         net (fo=1, routed)           0.670     9.668    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_625_1
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     9.792 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_945/O
                         net (fo=1, routed)           0.947    10.739    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_945_n_2
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.124    10.863 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_625/O
                         net (fo=1, routed)           1.002    11.865    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_153_2
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.989 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_338/O
                         net (fo=1, routed)           0.000    11.989    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_62_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    12.203 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_153/O
                         net (fo=1, routed)           0.736    12.939    blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_23_0
    SLICE_X41Y11         LUT5 (Prop_lut5_I3_O)        0.297    13.236 r  blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_62/O
                         net (fo=2, routed)           0.484    13.721    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_8
    SLICE_X41Y11         LUT5 (Prop_lut5_I0_O)        0.124    13.845 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_57/O
                         net (fo=1, routed)           1.317    15.161    vga_controller/rgb_OBUF[4]_inst_i_6_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.285 r  vga_controller/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.943    16.229    vga_controller/rgb_OBUF[4]_inst_i_22_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.353 r  vga_controller/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.703    17.056    blckjack_pixl/dealer_box/three_rom/rgb[0]_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.180 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.895    20.075    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    23.600 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.600    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.255ns  (logic 6.154ns (26.465%)  route 17.100ns (73.535%))
  Logic Levels:           13  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X31Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         5.687     6.246    blckjack_pixl/player_box/ace_rom/n_0_1701_BUFG_inst
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.152     6.398 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_403/O
                         net (fo=20, routed)          1.308     7.706    blckjack_pixl/player_box/ace_rom/h_count_reg_reg[0]_rep__1_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.326     8.032 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1041/O
                         net (fo=1, routed)           1.161     9.192    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_517_1
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.316 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_787/O
                         net (fo=1, routed)           0.500     9.817    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_787_n_2
    SLICE_X31Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.941 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_517/O
                         net (fo=1, routed)           1.275    11.215    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_139_2
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.339 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_296/O
                         net (fo=1, routed)           0.000    11.339    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_56_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    11.556 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.801    12.357    blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_21_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.299    12.656 r  blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_56/O
                         net (fo=2, routed)           0.799    13.455    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_8_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    13.579 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.812    14.392    vga_controller/rgb_OBUF[5]_inst_i_3_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.516 r  vga_controller/rgb_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.954    15.470    vga_controller/rgb_OBUF[5]_inst_i_8_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.594 f  vga_controller/rgb_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.953    16.547    vga_controller/rgb_OBUF[5]_inst_i_3_n_2
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.150    16.697 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.850    19.547    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.707    23.255 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.255    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.989ns  (logic 5.916ns (25.736%)  route 17.072ns (74.264%))
  Logic Levels:           13  (LDCE=1 LUT3=2 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X31Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         5.687     6.246    blckjack_pixl/player_box/ace_rom/n_0_1701_BUFG_inst
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.152     6.398 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_403/O
                         net (fo=20, routed)          1.308     7.706    blckjack_pixl/player_box/ace_rom/h_count_reg_reg[0]_rep__1_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.326     8.032 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1041/O
                         net (fo=1, routed)           1.161     9.192    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_517_1
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.316 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_787/O
                         net (fo=1, routed)           0.500     9.817    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_787_n_2
    SLICE_X31Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.941 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_517/O
                         net (fo=1, routed)           1.275    11.215    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_139_2
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.339 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_296/O
                         net (fo=1, routed)           0.000    11.339    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_56_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    11.556 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.801    12.357    blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_21_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.299    12.656 r  blckjack_pixl/player_box/eight_rom/rgb_OBUF[5]_inst_i_56/O
                         net (fo=2, routed)           0.799    13.455    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_8_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    13.579 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.812    14.392    vga_controller/rgb_OBUF[5]_inst_i_3_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.516 r  vga_controller/rgb_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.954    15.470    vga_controller/rgb_OBUF[5]_inst_i_8_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.594 f  vga_controller/rgb_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.953    16.547    vga_controller/rgb_OBUF[5]_inst_i_3_n_2
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.671 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.822    19.493    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         3.495    22.989 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.989    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.393ns  (logic 4.808ns (33.408%)  route 9.585ns (66.592%))
  Logic Levels:           8  (LDCE=1 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[0]/G
    SLICE_X49Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  blckjack_pixl/draw_card2_reg[0]/Q
                         net (fo=4, routed)           1.344     1.903    blckjack_pixl/draw_card2[0]
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.027 r  blckjack_pixl/rgb_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.111     3.138    blckjack_pixl/bj/rom_addr0_4
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.262 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_91/O
                         net (fo=2, routed)           1.446     4.708    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_91_n_2
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.832 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_50/O
                         net (fo=1, routed)           1.203     6.035    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_50_n_2
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26/O
                         net (fo=1, routed)           0.330     6.489    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26_n_2
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.629     7.243    blckjack_pixl/bj/dealer_cards_reg[9][1]_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.521    10.888    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.393 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.393    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 4.827ns (33.775%)  route 9.464ns (66.225%))
  Logic Levels:           8  (LDCE=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[0]/G
    SLICE_X49Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  blckjack_pixl/draw_card2_reg[0]/Q
                         net (fo=4, routed)           1.344     1.903    blckjack_pixl/draw_card2[0]
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.027 r  blckjack_pixl/rgb_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.111     3.138    blckjack_pixl/bj/rom_addr0_4
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.262 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_91/O
                         net (fo=2, routed)           1.446     4.708    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_91_n_2
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.832 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_50/O
                         net (fo=1, routed)           1.203     6.035    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_50_n_2
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26/O
                         net (fo=1, routed)           0.330     6.489    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26_n_2
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.625     7.239    vga_controller/rgb[11]_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.363 r  vga_controller/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.404    10.767    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.291 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.291    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.129ns  (logic 4.827ns (34.164%)  route 9.302ns (65.836%))
  Logic Levels:           8  (LDCE=1 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[0]/G
    SLICE_X49Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  blckjack_pixl/draw_card2_reg[0]/Q
                         net (fo=4, routed)           1.344     1.903    blckjack_pixl/draw_card2[0]
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.027 r  blckjack_pixl/rgb_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.111     3.138    blckjack_pixl/bj/rom_addr0_4
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.262 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_91/O
                         net (fo=2, routed)           1.446     4.708    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_91_n_2
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.832 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_50/O
                         net (fo=1, routed)           1.203     6.035    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_50_n_2
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26/O
                         net (fo=1, routed)           0.330     6.489    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26_n_2
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.629     7.243    blckjack_pixl/bj/dealer_cards_reg[9][1]_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.238    10.605    rgb_OBUF[6]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.129 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.129    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.117ns  (logic 4.822ns (34.159%)  route 9.295ns (65.841%))
  Logic Levels:           8  (LDCE=1 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card_reg[2]/G
    SLICE_X40Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  blckjack_pixl/draw_card_reg[2]/Q
                         net (fo=1, routed)           0.746     1.305    vga_controller/rgb_OBUF[10]_inst_i_2[2]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     1.429 r  vga_controller/rom_addr_reg[6]_i_16/O
                         net (fo=10, routed)          1.374     2.803    blckjack_pixl/bj/rom_addr15_out
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     2.927 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_32/O
                         net (fo=2, routed)           0.884     3.811    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_32_n_2
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     3.935 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           1.062     4.998    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_15_n_2
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.122 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.828     5.950    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_6_n_2
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.074 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           1.335     7.409    vga_controller/user_color[0]
    SLICE_X34Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  vga_controller/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.065    10.598    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.117 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.117    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.207ns (46.838%)  route 0.235ns (53.162%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[0]/C
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_univ_sseg/m_cnt_reg[0]/Q
                         net (fo=21, routed)          0.235     0.399    my_univ_sseg/Q[0]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.043     0.442 r  my_univ_sseg/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.442    my_univ_sseg/p_0_in[1]
    SLICE_X64Y4          FDRE                                         r  my_univ_sseg/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.078%)  route 0.235ns (52.922%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[0]/C
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  my_univ_sseg/m_cnt_reg[0]/Q
                         net (fo=21, routed)          0.235     0.399    my_univ_sseg/Q[0]
    SLICE_X64Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.444 r  my_univ_sseg/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.444    my_univ_sseg/p_0_in[0]
    SLICE_X64Y4          FDRE                                         r  my_univ_sseg/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/five_rom/rom_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.243ns (49.445%)  route 0.248ns (50.555%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X47Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.248     0.406    blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]_i_1__10_0[5]
    SLICE_X49Y22         MUXF7 (Prop_muxf7_S_O)       0.085     0.491 r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[8]_i_1__12/O
                         net (fo=1, routed)           0.000     0.491    blckjack_pixl/dealer_box/five_rom/rom_data_reg[8]_i_1__12_n_2
    SLICE_X49Y22         LDCE                                         r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/five_rom/rom_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.243ns (48.132%)  route 0.262ns (51.868%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[5]/G
    SLICE_X32Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/player_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.262     0.420    blckjack_pixl/player_box/five_rom/rom_data_reg[10]_i_1__1_0[5]
    SLICE_X31Y7          MUXF7 (Prop_muxf7_S_O)       0.085     0.505 r  blckjack_pixl/player_box/five_rom/rom_data_reg[10]_i_1__1/O
                         net (fo=1, routed)           0.000     0.505    blckjack_pixl/player_box/five_rom/rom_data_reg[10]_i_1__1_n_2
    SLICE_X31Y7          LDCE                                         r  blckjack_pixl/player_box/five_rom/rom_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/five_rom/rom_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.203ns (37.600%)  route 0.337ns (62.400%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[5]/G
    SLICE_X32Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blckjack_pixl/player_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.337     0.495    blckjack_pixl/player_box/five_rom/rom_data_reg[10]_i_1__1_0[5]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.540 r  blckjack_pixl/player_box/five_rom/rom_data_reg[38]_i_1__1/O
                         net (fo=1, routed)           0.000     0.540    blckjack_pixl/player_box/five_rom/rom_data_reg[38]_i_1__1_n_2
    SLICE_X28Y14         LDCE                                         r  blckjack_pixl/player_box/five_rom/rom_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[0]_rep/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/ace_rom/rom_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.203ns (36.085%)  route 0.360ns (63.915%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[0]_rep/G
    SLICE_X33Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blckjack_pixl/player_box/rom_addr_reg[0]_rep/Q
                         net (fo=166, routed)         0.244     0.402    blckjack_pixl/player_box/ace_rom/rom_data_reg[35]_i_1__5_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.447 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.563    blckjack_pixl/player_box/ace_rom/rom_data_reg[1]_i_1_n_2
    SLICE_X30Y14         LDCE                                         r  blckjack_pixl/player_box/ace_rom/rom_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/eight_rom/rom_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.203ns (35.508%)  route 0.369ns (64.492%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[0]/G
    SLICE_X32Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/player_box/rom_addr_reg[0]/Q
                         net (fo=88, routed)          0.369     0.527    blckjack_pixl/player_box/eight_rom/rom_data_reg[18]_i_1__2_0[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.045     0.572 r  blckjack_pixl/player_box/eight_rom/rom_data_reg[38]_i_1__2/O
                         net (fo=1, routed)           0.000     0.572    blckjack_pixl/player_box/eight_rom/rom_data_reg[38]_i_1__2_n_2
    SLICE_X34Y4          LDCE                                         r  blckjack_pixl/player_box/eight_rom/rom_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/four_rom/rom_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.248ns (42.039%)  route 0.342ns (57.961%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[5]/G
    SLICE_X32Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/player_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.342     0.500    blckjack_pixl/player_box/four_rom/rom_data_reg[10]_i_1__2_0[5]
    SLICE_X30Y5          MUXF7 (Prop_muxf7_S_O)       0.090     0.590 r  blckjack_pixl/player_box/four_rom/rom_data_reg[12]_i_1__3/O
                         net (fo=1, routed)           0.000     0.590    blckjack_pixl/player_box/four_rom/rom_data_reg[12]_i_1__3_n_2
    SLICE_X30Y5          LDCE                                         r  blckjack_pixl/player_box/four_rom/rom_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.248ns (41.266%)  route 0.353ns (58.734%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X47Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.353     0.511    blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]_i_1__10_0[5]
    SLICE_X50Y22         MUXF7 (Prop_muxf7_S_O)       0.090     0.601 r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]_i_1__12/O
                         net (fo=1, routed)           0.000     0.601    blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]_i_1__12_n_2
    SLICE_X50Y22         LDCE                                         r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.243ns (38.800%)  route 0.383ns (61.200%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X47Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.383     0.541    blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]_i_1__10_0[5]
    SLICE_X51Y23         MUXF7 (Prop_muxf7_S_O)       0.085     0.626 r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]_i_1__10/O
                         net (fo=1, routed)           0.000     0.626    blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]_i_1__10_n_2
    SLICE_X51Y23         LDCE                                         r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.831ns  (logic 6.111ns (23.658%)  route 19.720ns (76.342%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           0.902    22.513    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124    22.637 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.988    23.626    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18_n_2
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.750 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.028    24.778    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.146    24.924 r  blckjack_pixl/bj/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.267    27.191    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.733    30.924 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.924    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.683ns  (logic 6.142ns (23.913%)  route 19.541ns (76.087%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           0.902    22.513    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124    22.637 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.988    23.626    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18_n_2
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.750 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.845    24.595    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.150    24.745 r  blckjack_pixl/bj/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.272    27.016    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.760    30.776 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.776    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.593ns  (logic 5.891ns (23.019%)  route 19.701ns (76.981%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           0.902    22.513    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124    22.637 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.988    23.626    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18_n_2
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.750 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.028    24.778    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.124    24.902 r  blckjack_pixl/bj/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.249    27.151    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    30.686 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.686    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.441ns  (logic 6.104ns (23.992%)  route 19.337ns (76.008%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           0.902    22.513    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124    22.637 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.988    23.626    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18_n_2
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.750 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.847    24.597    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y6          LUT4 (Prop_lut4_I2_O)        0.148    24.745 r  blckjack_pixl/bj/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.066    26.811    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.724    30.535 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.535    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.372ns  (logic 5.867ns (23.123%)  route 19.505ns (76.877%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           1.060    22.670    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    22.794 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.667    23.462    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_24_n_2
    SLICE_X64Y3          LUT6 (Prop_lut6_I4_O)        0.124    23.586 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.841    24.426    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_5_n_2
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124    24.550 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.404    26.954    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    30.465 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    30.465    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.040ns  (logic 5.860ns (23.404%)  route 19.179ns (76.596%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           0.902    22.513    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124    22.637 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.988    23.626    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18_n_2
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.750 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.845    24.595    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y6          LUT4 (Prop_lut4_I2_O)        0.124    24.719 r  blckjack_pixl/bj/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910    26.629    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    30.133 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.133    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.020ns  (logic 5.887ns (23.531%)  route 19.133ns (76.469%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.611 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_26/O
                         net (fo=5, routed)           0.902    22.513    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124    22.637 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.988    23.626    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_18_n_2
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.750 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.847    24.597    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    24.721 r  blckjack_pixl/bj/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861    26.582    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    30.113 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.113    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.780ns  (logic 6.082ns (24.543%)  route 18.698ns (75.457%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.572     5.093    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  blckjack_pixl/bj/player_money_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  blckjack_pixl/bj/player_money_reg[8]/Q
                         net (fo=22, routed)          1.900     7.511    blckjack_pixl/bj/money[8]
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130/O
                         net (fo=3, routed)           0.905     8.540    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_130_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300/O
                         net (fo=1, routed)           0.667     9.331    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_300_n_2
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/O
                         net (fo=47, routed)          2.807    12.262    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.386 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181/O
                         net (fo=20, routed)          1.695    14.081    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_181_n_2
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.146    14.227 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118/O
                         net (fo=11, routed)          1.051    15.278    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_118_n_2
    SLICE_X65Y13         LUT4 (Prop_lut4_I3_O)        0.328    15.606 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145/O
                         net (fo=13, routed)          1.936    17.542    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_145_n_2
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.666 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159/O
                         net (fo=1, routed)           1.383    19.049    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_159_n_2
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.173 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89/O
                         net (fo=2, routed)           1.025    20.198    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_89_n_2
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    20.322 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58/O
                         net (fo=7, routed)           1.165    21.487    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_58_n_2
    SLICE_X63Y2          LUT4 (Prop_lut4_I3_O)        0.150    21.637 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_37/O
                         net (fo=5, routed)           0.826    22.463    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_37_n_2
    SLICE_X63Y3          LUT6 (Prop_lut6_I4_O)        0.326    22.789 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.799    23.588    my_univ_sseg/sseg_OBUF[0]_inst_i_1_1
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    23.712 r  my_univ_sseg/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.818    24.530    blckjack_pixl/bj/sseg[7]
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    24.654 r  blckjack_pixl/bj/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.721    26.375    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    29.873 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.873    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.290ns  (logic 7.291ns (30.017%)  route 16.999ns (69.983%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.557     5.078    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  vga_controller/h_count_reg_reg[0]_rep__2/Q
                         net (fo=121, routed)         2.171     7.767    vga_controller/h_count_reg_reg[0]_rep__2_0
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.891 r  vga_controller/rgb_OBUF[5]_inst_i_1099/O
                         net (fo=1, routed)           0.000     7.891    vga_controller/rgb_OBUF[5]_inst_i_1099_n_2
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.315 r  vga_controller/rgb_OBUF[5]_inst_i_824/O[1]
                         net (fo=83, routed)          3.727    12.042    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_818_0[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I1_O)        0.303    12.345 f  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_1384/O
                         net (fo=1, routed)           1.015    13.360    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_1384_n_2
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.484 f  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_1309/O
                         net (fo=1, routed)           0.000    13.484    blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_816_0
    SLICE_X35Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    13.701 f  blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_1079/O
                         net (fo=1, routed)           0.785    14.486    blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_1079_n_2
    SLICE_X36Y4          LUT5 (Prop_lut5_I0_O)        0.299    14.785 r  blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_816/O
                         net (fo=1, routed)           0.000    14.785    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_302
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    15.002 r  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_535/O
                         net (fo=1, routed)           1.356    16.358    blckjack_pixl/bj/rgb_OBUF[5]_inst_i_142_1
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.299    16.657 r  blckjack_pixl/bj/rgb_OBUF[5]_inst_i_302/O
                         net (fo=1, routed)           0.000    16.657    blckjack_pixl/bj/rgb_OBUF[5]_inst_i_302_n_2
    SLICE_X48Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    16.869 r  blckjack_pixl/bj/rgb_OBUF[5]_inst_i_142/O
                         net (fo=1, routed)           1.625    18.493    vga_controller/rgb_OBUF[4]_inst_i_58_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.299    18.792 r  vga_controller/rgb_OBUF[5]_inst_i_58/O
                         net (fo=2, routed)           0.806    19.599    vga_controller/rgb_OBUF[5]_inst_i_58_n_2
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.723 r  vga_controller/rgb_OBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.415    20.137    vga_controller/rgb_OBUF[5]_inst_i_22_n_2
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  vga_controller/rgb_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.954    21.216    vga_controller/rgb_OBUF[5]_inst_i_8_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    21.340 f  vga_controller/rgb_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.953    22.293    vga_controller/rgb_OBUF[5]_inst_i_3_n_2
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.150    22.443 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.192    25.635    rgb_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.733    29.368 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.368    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.275ns  (logic 7.062ns (29.094%)  route 17.212ns (70.906%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT5=3 LUT6=6 MUXF7=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.557     5.078    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  vga_controller/h_count_reg_reg[0]_rep__2/Q
                         net (fo=121, routed)         2.171     7.767    vga_controller/h_count_reg_reg[0]_rep__2_0
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.891 r  vga_controller/rgb_OBUF[5]_inst_i_1099/O
                         net (fo=1, routed)           0.000     7.891    vga_controller/rgb_OBUF[5]_inst_i_1099_n_2
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.315 r  vga_controller/rgb_OBUF[5]_inst_i_824/O[1]
                         net (fo=83, routed)          3.727    12.042    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_818_0[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I1_O)        0.303    12.345 f  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_1384/O
                         net (fo=1, routed)           1.015    13.360    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_1384_n_2
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.484 f  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_1309/O
                         net (fo=1, routed)           0.000    13.484    blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_816_0
    SLICE_X35Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    13.701 f  blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_1079/O
                         net (fo=1, routed)           0.785    14.486    blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_1079_n_2
    SLICE_X36Y4          LUT5 (Prop_lut5_I0_O)        0.299    14.785 r  blckjack_pixl/player_box/five_rom/rgb_OBUF[5]_inst_i_816/O
                         net (fo=1, routed)           0.000    14.785    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_302
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    15.002 r  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_535/O
                         net (fo=1, routed)           1.356    16.358    blckjack_pixl/bj/rgb_OBUF[5]_inst_i_142_1
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.299    16.657 r  blckjack_pixl/bj/rgb_OBUF[5]_inst_i_302/O
                         net (fo=1, routed)           0.000    16.657    blckjack_pixl/bj/rgb_OBUF[5]_inst_i_302_n_2
    SLICE_X48Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    16.869 r  blckjack_pixl/bj/rgb_OBUF[5]_inst_i_142/O
                         net (fo=1, routed)           1.625    18.493    vga_controller/rgb_OBUF[4]_inst_i_58_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.299    18.792 r  vga_controller/rgb_OBUF[5]_inst_i_58/O
                         net (fo=2, routed)           0.808    19.601    vga_controller/rgb_OBUF[5]_inst_i_58_n_2
    SLICE_X47Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.725 r  vga_controller/rgb_OBUF[4]_inst_i_58/O
                         net (fo=1, routed)           0.652    20.377    vga_controller/rgb_OBUF[4]_inst_i_58_n_2
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    20.501 r  vga_controller/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.943    21.444    vga_controller/rgb_OBUF[4]_inst_i_22_n_2
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    21.568 r  vga_controller/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.703    22.272    blckjack_pixl/dealer_box/three_rom/rgb[0]_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.396 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.427    25.823    rgb_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    29.353 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.353    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (66.019%)  route 0.108ns (33.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.553     1.436    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  vga_controller/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga_controller/v_count_reg_reg[5]/Q
                         net (fo=28, routed)          0.108     1.708    vga_controller/y[5]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  vga_controller/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.753    vga_controller/v_count_next[8]_i_1_n_2
    SLICE_X31Y21         FDCE                                         r  vga_controller/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/card_num2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/draw_card2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.201%)  route 0.208ns (52.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.556     1.439    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  blckjack_pixl/bj/card_num2_reg[0]/Q
                         net (fo=21, routed)          0.208     1.788    blckjack_pixl/bj/card_num2[0]
    SLICE_X49Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  blckjack_pixl/bj/draw_card2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    blckjack_pixl/draw_card2__0[0]
    SLICE_X49Y23         LDCE                                         r  blckjack_pixl/draw_card2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.611%)  route 0.188ns (47.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.553     1.436    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  vga_controller/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga_controller/v_count_reg_reg[4]/Q
                         net (fo=27, routed)          0.188     1.788    vga_controller/y[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  vga_controller/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    vga_controller/v_count_next[5]_i_1_n_2
    SLICE_X31Y21         FDCE                                         r  vga_controller/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/card_num2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/draw_card2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.190ns (47.871%)  route 0.207ns (52.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.556     1.439    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  blckjack_pixl/bj/card_num2_reg[2]/Q
                         net (fo=21, routed)          0.207     1.787    blckjack_pixl/bj/card_num2[2]
    SLICE_X49Y23         LUT2 (Prop_lut2_I0_O)        0.049     1.836 r  blckjack_pixl/bj/draw_card2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    blckjack_pixl/draw_card2__0[3]
    SLICE_X49Y23         LDCE                                         r  blckjack_pixl/draw_card2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.212ns (53.292%)  route 0.186ns (46.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  vga_controller/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga_controller/v_count_reg_reg[1]/Q
                         net (fo=26, routed)          0.186     1.790    vga_controller/y[1]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.048     1.838 r  vga_controller/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_controller/v_count_next[1]_i_1_n_2
    SLICE_X30Y18         FDCE                                         r  vga_controller/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.406%)  route 0.190ns (47.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  vga_controller/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga_controller/v_count_reg_reg[1]/Q
                         net (fo=26, routed)          0.190     1.794    vga_controller/y[1]
    SLICE_X30Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  vga_controller/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga_controller/v_count_next[3]_i_1_n_2
    SLICE_X30Y18         FDCE                                         r  vga_controller/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.669%)  route 0.203ns (49.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.555     1.438    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  vga_controller/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  vga_controller/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.203     1.806    vga_controller/y[6]
    SLICE_X31Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  vga_controller/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_controller/v_count_next[6]_i_1_n_2
    SLICE_X31Y19         FDCE                                         r  vga_controller/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.209ns (46.506%)  route 0.240ns (53.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.440    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  vga_controller/v_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.240     1.845    vga_controller/y[0]
    SLICE_X30Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.890 r  vga_controller/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    vga_controller/v_count_next[0]_i_1_n_2
    SLICE_X30Y18         FDCE                                         r  vga_controller/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.186ns (37.025%)  route 0.316ns (62.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.553     1.436    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  vga_controller/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_controller/h_count_reg_reg[6]/Q
                         net (fo=103, routed)         0.316     1.893    vga_controller/x[6]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.938 r  vga_controller/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.938    vga_controller/h_count_next[6]
    SLICE_X32Y22         FDCE                                         r  vga_controller/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/player_box/rom_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.275ns (54.835%)  route 0.227ns (45.165%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.555     1.438    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  vga_controller/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  vga_controller/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.227     1.829    vga_controller/y[6]
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.940 r  vga_controller/rom_addr_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    blckjack_pixl/player_box/D[6]
    SLICE_X32Y13         LDCE                                         r  blckjack_pixl/player_box/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.689ns (35.197%)  route 3.110ns (64.803%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           2.430     3.872    blckjack_pixl/bj/start_IBUF
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.996 r  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=1, routed)           0.680     4.676    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  blckjack_pixl/bj/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     4.800    blckjack_pixl/bj/NS__0[1]
    SLICE_X56Y14         FDCE                                         r  blckjack_pixl/bj/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.448     4.789    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y14         FDCE                                         r  blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.689ns (36.693%)  route 2.915ns (63.307%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           2.420     3.862    blckjack_pixl/bj/start_IBUF
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.986 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=1, routed)           0.494     4.480    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     4.604    blckjack_pixl/bj/NS__0[0]
    SLICE_X56Y14         FDCE                                         r  blckjack_pixl/bj/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.448     4.789    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y14         FDCE                                         r  blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_pulses/oneshotter/rst_before_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 1.454ns (34.454%)  route 2.766ns (65.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.766     4.219    signal_pulses/oneshotter/reset_IBUF
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_before_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.452     4.793    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  signal_pulses/oneshotter/rst_before_reg/C

Slack:                    inf
  Source:                 hit
                            (input port)
  Destination:            signal_pulses/oneshotter/hit_before_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.128ns  (logic 1.451ns (35.154%)  route 2.677ns (64.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hit (IN)
                         net (fo=0)                   0.000     0.000    hit
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hit_IBUF_inst/O
                         net (fo=1, routed)           2.677     4.128    signal_pulses/oneshotter/hit_IBUF
    SLICE_X49Y0          FDRE                                         r  signal_pulses/oneshotter/hit_before_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.452     4.793    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  signal_pulses/oneshotter/hit_before_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.441ns (35.327%)  route 2.639ns (64.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           2.639     4.080    blckjack_pixl/bj/start_IBUF
    SLICE_X57Y14         FDRE                                         r  blckjack_pixl/bj/start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.448     4.789    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  blckjack_pixl/bj/start_reg_reg/C

Slack:                    inf
  Source:                 stand
                            (input port)
  Destination:            signal_pulses/oneshotter/stand_before_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.451ns (36.364%)  route 2.539ns (63.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  stand (IN)
                         net (fo=0)                   0.000     0.000    stand
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  stand_IBUF_inst/O
                         net (fo=1, routed)           2.539     3.991    signal_pulses/oneshotter/stand_IBUF
    SLICE_X53Y13         FDRE                                         r  signal_pulses/oneshotter/stand_before_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.447     4.788    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  signal_pulses/oneshotter/stand_before_reg/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.477%)  route 0.794ns (60.523%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[3]/C
    SLICE_X34Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga_controller/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.794     1.312    vga_controller/h_count_next_reg_n_2_[3]
    SLICE_X34Y22         FDCE                                         r  vga_controller/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430     4.771    vga_controller/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  vga_controller/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.478ns (36.724%)  route 0.824ns (63.276%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[1]/C
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga_controller/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.824     1.302    vga_controller/v_count_next_reg_n_2_[1]
    SLICE_X30Y17         FDCE                                         r  vga_controller/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.437     4.778    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  vga_controller/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[0]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.456ns (35.435%)  route 0.831ns (64.565%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[0]/C
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_controller/h_count_next_reg[0]/Q
                         net (fo=5, routed)           0.831     1.287    vga_controller/h_count_next_reg_n_2_[0]
    SLICE_X30Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438     4.779    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.720%)  route 0.821ns (64.280%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[0]/C
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_controller/h_count_next_reg[0]/Q
                         net (fo=5, routed)           0.821     1.277    vga_controller/h_count_next_reg_n_2_[0]
    SLICE_X32Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.438     4.779    vga_controller/clk_IBUF_BUFG
    SLICE_X32Y16         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[6]/C
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.102     0.243    vga_controller/h_count_next_reg_n_2_[6]
    SLICE_X31Y22         FDCE                                         r  vga_controller/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.819     1.946    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  vga_controller/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[7]/C
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.103     0.244    vga_controller/h_count_next_reg_n_2_[7]
    SLICE_X31Y22         FDCE                                         r  vga_controller/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.819     1.946    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  vga_controller/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[9]/C
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    vga_controller/v_count_next_reg_n_2_[9]
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.821     1.948    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[2]/C
    SLICE_X34Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_controller/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    vga_controller/h_count_next_reg_n_2_[2]
    SLICE_X34Y22         FDCE                                         r  vga_controller/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.818     1.945    vga_controller/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  vga_controller/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[4]/C
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_controller/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.274    vga_controller/v_count_next_reg_n_2_[4]
    SLICE_X30Y21         FDCE                                         r  vga_controller/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.820     1.947    vga_controller/clk_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  vga_controller/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[1]/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.137     0.278    vga_controller/h_count_next_reg_n_2_[1]
    SLICE_X33Y18         FDCE                                         r  vga_controller/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.823     1.950    vga_controller/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  vga_controller/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[3]/C
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_controller/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.280    vga_controller/v_count_next_reg_n_2_[3]
    SLICE_X31Y18         FDCE                                         r  vga_controller/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.823     1.950    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  vga_controller/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[8]/C
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.144     0.285    vga_controller/v_count_next_reg_n_2_[8]
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.821     1.948    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.472%)  route 0.150ns (51.528%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[5]/C
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.150     0.291    vga_controller/h_count_next_reg_n_2_[5]
    SLICE_X34Y22         FDCE                                         r  vga_controller/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.818     1.945    vga_controller/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  vga_controller/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.101%)  route 0.165ns (53.899%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[2]/C
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.165     0.306    vga_controller/v_count_next_reg_n_2_[2]
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.821     1.948    vga_controller/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_controller/v_count_reg_reg[2]/C





