{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695806646025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695806646040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:24:05 2023 " "Processing started: Wed Sep 27 17:24:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695806646040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806646040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mod_5_counter -c mod_5_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off mod_5_counter -c mod_5_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806646040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695806646711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695806646711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_5_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_5_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_5_counter_tb " "Found entity 1: mod_5_counter_tb" {  } { { "mod_5_counter_tb.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806658867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_5_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_5_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_5_counter " "Found entity 1: mod_5_counter" {  } { { "mod_5_counter.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806658899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806658914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 3 3 " "Found 3 design units, including 3 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_8.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658945 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4 " "Found entity 2: mux_4" {  } { { "mux_8.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mux_8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658945 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux_8.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mux_8.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806658945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806658961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695806658992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806658992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mod_5_counter " "Elaborating entity \"mod_5_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695806659227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:rg " "Elaborating entity \"register\" for hierarchy \"register:rg\"" {  } { { "mod_5_counter.v" "rg" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806659399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop register:rg\|d_flip_flop:dff_loop\[0\].dff " "Elaborating entity \"d_flip_flop\" for hierarchy \"register:rg\|d_flip_flop:dff_loop\[0\].dff\"" {  } { { "register.v" "dff_loop\[0\].dff" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/register.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806659414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch register:rg\|d_flip_flop:dff_loop\[0\].dff\|d_latch:dl1 " "Elaborating entity \"d_latch\" for hierarchy \"register:rg\|d_flip_flop:dff_loop\[0\].dff\|d_latch:dl1\"" {  } { { "d_flip_flop.v" "dl1" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_flip_flop.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806659430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 register:rg\|d_flip_flop:dff_loop\[0\].dff\|d_latch:dl1\|mux_2:mx " "Elaborating entity \"mux_2\" for hierarchy \"register:rg\|d_flip_flop:dff_loop\[0\].dff\|d_latch:dl1\|mux_2:mx\"" {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806659453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_8:mx " "Elaborating entity \"mux_8\" for hierarchy \"mux_8:mx\"" {  } { { "mod_5_counter.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806659524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_8:mx\|mux_4:first_top " "Elaborating entity \"mux_4\" for hierarchy \"mux_8:mx\|mux_4:first_top\"" {  } { { "mux_8.v" "first_top" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mux_8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806659524 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mx 1 3 " "Port \"ordered port 1\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mx 1 3 " "Port \"ordered port 2\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mx 1 3 " "Port \"ordered port 3\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mx 1 3 " "Port \"ordered port 1\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mx 1 3 " "Port \"ordered port 2\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mx 1 3 " "Port \"ordered port 3\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mx 1 3 " "Port \"ordered port 1\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mx 1 3 " "Port \"ordered port 2\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mx 1 3 " "Port \"ordered port 3\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mx 1 3 " "Port \"ordered port 1\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mx 1 3 " "Port \"ordered port 2\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mx 1 3 " "Port \"ordered port 3\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695806659649 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mx 1 3 " "Port \"ordered port 1\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659664 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mx 1 3 " "Port \"ordered port 2\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1695806659664 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mx 1 3 " "Port \"ordered port 3\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "d_latch.v" "mx" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695806659664 "|mod_5_counter|register:rg|d_flip_flop:dff_loop[0].dff|d_latch:dl1|mux_2:mx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695806660992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695806661289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695806662680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695806662680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mod_5_counter.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695806663039 "|mod_5_counter|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695806663039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695806663039 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695806663039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695806663039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695806663039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695806663071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:24:23 2023 " "Processing ended: Wed Sep 27 17:24:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695806663071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695806663071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695806663071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695806663071 ""}
