Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 11:40:59 2024
| Host         : DESKTOP-KKVBLF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file safe_box_top_timing_summary_routed.rpt -pb safe_box_top_timing_summary_routed.pb -rpx safe_box_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_box_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.231       -0.341                      4                  641        0.154        0.000                      0                  641        4.500        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.231       -0.341                      4                  641        0.154        0.000                      0                  641        4.500        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.231ns,  Total Violation       -0.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            close_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.253ns  (logic 1.268ns (24.140%)  route 3.985ns (75.860%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.645    13.018    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.142 r  hc_sr04_instance/hex_value[1]_i_2/O
                         net (fo=7, routed)           0.828    13.970    hc_sr04_instance/hex_value[1]_i_2_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.094 f  hc_sr04_instance/hex_value[1]_i_3/O
                         net (fo=6, routed)           0.617    14.711    ed/hex_value[1]_i_3_n_0_alias
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.835 r  ed/close_i_4_comp_1/O
                         net (fo=1, routed)           0.434    15.270    ed/close_i_4_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.394 r  ed/close_i_1_comp/O
                         net (fo=1, routed)           0.000    15.394    ed_n_8
    SLICE_X60Y62         FDPE                                         r  close_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y62         FDPE                                         r  close_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y62         FDPE (Setup_fdpe_C_D)        0.081    15.163    close_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_on_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.018ns  (logic 1.268ns (25.270%)  route 3.750ns (74.730%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.668    13.041    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.165 r  hc_sr04_instance/duty[4]_i_8/O
                         net (fo=3, routed)           0.832    13.997    hc_sr04_instance/duty[4]_i_8_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.121 r  hc_sr04_instance/duty[4]_i_2/O
                         net (fo=5, routed)           0.474    14.595    keypad/FSM_sequential_state_reg[0]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.719 r  keypad/FSM_sequential_state[0]_i_3_comp_2/O
                         net (fo=3, routed)           0.316    15.035    keypad/open_reg
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  keypad/count_on_i_1/O
                         net (fo=1, routed)           0.000    15.159    keypad_n_12
    SLICE_X59Y61         FDPE                                         r  count_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X59Y61         FDPE                                         r  count_on_reg/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y61         FDPE (Setup_fdpe_C_D)        0.032    15.115    count_on_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -15.159    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.013ns  (logic 1.268ns (25.295%)  route 3.745ns (74.705%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.668    13.041    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.165 r  hc_sr04_instance/duty[4]_i_8/O
                         net (fo=3, routed)           0.832    13.997    hc_sr04_instance/duty[4]_i_8_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.121 r  hc_sr04_instance/duty[4]_i_2/O
                         net (fo=5, routed)           0.474    14.595    keypad/FSM_sequential_state_reg[0]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.719 r  keypad/FSM_sequential_state[0]_i_3_comp_2/O
                         net (fo=3, routed)           0.311    15.030    keypad/open_reg
    SLICE_X59Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.154 r  keypad/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.154    keypad_n_4
    SLICE_X59Y61         FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X59Y61         FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y61         FDCE (Setup_fdce_C_D)        0.031    15.114    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            open_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.997ns  (logic 1.268ns (25.376%)  route 3.729ns (74.624%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.668    13.041    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.165 r  hc_sr04_instance/duty[4]_i_8/O
                         net (fo=3, routed)           0.832    13.997    hc_sr04_instance/duty[4]_i_8_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.121 r  hc_sr04_instance/duty[4]_i_2/O
                         net (fo=5, routed)           0.474    14.595    keypad/FSM_sequential_state_reg[0]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.719 r  keypad/FSM_sequential_state[0]_i_3_comp_2/O
                         net (fo=3, routed)           0.295    15.014    ed/open_reg_1
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124    15.138 r  ed/open_i_1/O
                         net (fo=1, routed)           0.000    15.138    ed_n_7
    SLICE_X61Y62         FDCE                                         r  open_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  open_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)        0.031    15.113    open_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.138    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smmt/duty_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.920ns  (logic 1.268ns (25.773%)  route 3.652ns (74.227%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.645    13.018    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.142 r  hc_sr04_instance/hex_value[1]_i_2/O
                         net (fo=7, routed)           0.828    13.970    hc_sr04_instance/hex_value[1]_i_2_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.094 f  hc_sr04_instance/hex_value[1]_i_3/O
                         net (fo=6, routed)           0.299    14.393    hc_sr04_instance/hex_value[1]_i_3_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.517 r  hc_sr04_instance/duty[4]_i_3/O
                         net (fo=3, routed)           0.420    14.937    hc_sr04_instance/distance_reg[6]_0
    SLICE_X61Y62         LUT3 (Prop_lut3_I2_O)        0.124    15.061 r  hc_sr04_instance/duty[4]_i_1/O
                         net (fo=1, routed)           0.000    15.061    smmt/D[1]
    SLICE_X61Y62         FDCE                                         r  smmt/duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504    14.845    smmt/CLK
    SLICE_X61Y62         FDCE                                         r  smmt/duty_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)        0.031    15.113    smmt/duty_reg[4]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smmt/duty_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.817ns  (logic 1.268ns (26.324%)  route 3.549ns (73.676%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.645    13.018    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.142 f  hc_sr04_instance/hex_value[1]_i_2/O
                         net (fo=7, routed)           0.828    13.970    hc_sr04_instance/hex_value[1]_i_2_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.094 r  hc_sr04_instance/hex_value[1]_i_3/O
                         net (fo=6, routed)           0.299    14.393    hc_sr04_instance/hex_value[1]_i_3_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.517 f  hc_sr04_instance/duty[4]_i_3/O
                         net (fo=3, routed)           0.317    14.834    hc_sr04_instance/distance_reg[6]_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I2_O)        0.124    14.958 r  hc_sr04_instance/duty[2]_i_1/O
                         net (fo=1, routed)           0.000    14.958    smmt/D[0]
    SLICE_X59Y61         FDPE                                         r  smmt/duty_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    smmt/CLK
    SLICE_X59Y61         FDPE                                         r  smmt/duty_reg[2]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y61         FDPE (Setup_fdpe_C_D)        0.031    15.114    smmt/duty_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.800ns  (logic 1.268ns (26.416%)  route 3.532ns (73.584%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.645    13.018    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.142 f  hc_sr04_instance/hex_value[1]_i_2/O
                         net (fo=7, routed)           0.828    13.970    hc_sr04_instance/hex_value[1]_i_2_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.094 r  hc_sr04_instance/hex_value[1]_i_3/O
                         net (fo=6, routed)           0.448    14.542    hc_sr04_instance/hex_value[1]_i_3_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.124    14.666 f  hc_sr04_instance/hex_value[2]_i_2/O
                         net (fo=1, routed)           0.151    14.817    hc_sr04_instance/hex_value[2]_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.941 r  hc_sr04_instance/hex_value[2]_i_1/O
                         net (fo=1, routed)           0.000    14.941    fnd/D[2]
    SLICE_X59Y63         FDRE                                         r  fnd/hex_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.503    14.844    fnd/CLK
    SLICE_X59Y63         FDRE                                         r  fnd/hex_value_reg[2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)        0.031    15.112    fnd/hex_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.556ns  (logic 1.144ns (25.111%)  route 3.412ns (74.889%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.645    13.018    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.142 r  hc_sr04_instance/hex_value[1]_i_2/O
                         net (fo=7, routed)           0.828    13.970    hc_sr04_instance/hex_value[1]_i_2_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.094 f  hc_sr04_instance/hex_value[1]_i_3/O
                         net (fo=6, routed)           0.479    14.573    hc_sr04_instance/hex_value[1]_i_3_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.697 r  hc_sr04_instance/hex_value[0]_i_1/O
                         net (fo=1, routed)           0.000    14.697    fnd/D[0]
    SLICE_X63Y61         FDRE                                         r  fnd/hex_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.506    14.847    fnd/CLK
    SLICE_X63Y61         FDRE                                         r  fnd/hex_value_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y61         FDRE (Setup_fdre_C_D)        0.031    15.101    fnd/hex_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.524ns  (logic 1.144ns (25.288%)  route 3.380ns (74.712%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.645    13.018    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.142 f  hc_sr04_instance/hex_value[1]_i_2/O
                         net (fo=7, routed)           0.828    13.970    hc_sr04_instance/hex_value[1]_i_2_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.094 r  hc_sr04_instance/hex_value[1]_i_3/O
                         net (fo=6, routed)           0.447    14.541    hc_sr04_instance/hex_value[1]_i_3_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.665 r  hc_sr04_instance/hex_value[1]_i_1/O
                         net (fo=1, routed)           0.000    14.665    fnd/D[1]
    SLICE_X59Y63         FDRE                                         r  fnd/hex_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.503    14.844    fnd/CLK
    SLICE_X59Y63         FDRE                                         r  fnd/hex_value_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)        0.032    15.113    fnd/hex_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 hc_sr04_instance/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.268ns  (logic 1.144ns (26.805%)  route 3.124ns (73.195%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.620    10.141    hc_sr04_instance/CLK
    SLICE_X60Y64         FDRE                                         r  hc_sr04_instance/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.524    10.665 r  hc_sr04_instance/distance_reg[9]/Q
                         net (fo=12, routed)          1.016    11.681    hc_sr04_instance/distance[9]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  hc_sr04_instance/duty[4]_i_13/O
                         net (fo=7, routed)           0.444    12.249    hc_sr04_instance/duty[4]_i_13_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.373 r  hc_sr04_instance/duty[4]_i_7/O
                         net (fo=10, routed)          0.668    13.041    hc_sr04_instance/duty[4]_i_7_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.165 r  hc_sr04_instance/duty[4]_i_8/O
                         net (fo=3, routed)           0.733    13.898    hc_sr04_instance/duty[4]_i_8_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.022 r  hc_sr04_instance/hex_value[3]_i_3/O
                         net (fo=1, routed)           0.263    14.285    hc_sr04_instance/hex_value[3]_i_3_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  hc_sr04_instance/hex_value[3]_i_2/O
                         net (fo=1, routed)           0.000    14.409    fnd/D[3]
    SLICE_X65Y62         FDRE                                         r  fnd/hex_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    fnd/CLK
    SLICE_X65Y62         FDRE                                         r  fnd/hex_value_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.031    15.100    fnd/hex_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.073%)  route 0.124ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     6.471    hc_sr04_instance/sro/CLK
    SLICE_X61Y64         FDCE                                         r  hc_sr04_instance/sro/cm_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  hc_sr04_instance/sro/cm_reg[5]/Q
                         net (fo=2, routed)           0.124     6.741    hc_sr04_instance/cm_reg[5]
    SLICE_X63Y63         FDRE                                         r  hc_sr04_instance/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     6.986    hc_sr04_instance/CLK
    SLICE_X63Y63         FDRE                                         r  hc_sr04_instance/distance_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.508    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.079     6.587    hc_sr04_instance/distance_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.073%)  route 0.124ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     6.471    hc_sr04_instance/sro/CLK
    SLICE_X61Y63         FDCE                                         r  hc_sr04_instance/sro/cm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  hc_sr04_instance/sro/cm_reg[1]/Q
                         net (fo=2, routed)           0.124     6.741    hc_sr04_instance/cm_reg[1]
    SLICE_X63Y63         FDRE                                         r  hc_sr04_instance/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     6.986    hc_sr04_instance/CLK
    SLICE_X63Y63         FDRE                                         r  hc_sr04_instance/distance_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.508    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.077     6.585    hc_sr04_instance/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.073%)  route 0.124ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     6.471    hc_sr04_instance/sro/CLK
    SLICE_X61Y63         FDCE                                         r  hc_sr04_instance/sro/cm_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  hc_sr04_instance/sro/cm_reg[3]/Q
                         net (fo=2, routed)           0.124     6.741    hc_sr04_instance/cm_reg[3]
    SLICE_X63Y63         FDRE                                         r  hc_sr04_instance/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     6.986    hc_sr04_instance/CLK
    SLICE_X63Y63         FDRE                                         r  hc_sr04_instance/distance_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.508    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.077     6.585    hc_sr04_instance/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.073%)  route 0.124ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     6.471    hc_sr04_instance/sro/CLK
    SLICE_X61Y65         FDCE                                         r  hc_sr04_instance/sro/cm_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  hc_sr04_instance/sro/cm_reg[8]/Q
                         net (fo=2, routed)           0.124     6.741    hc_sr04_instance/cm_reg[8]
    SLICE_X62Y64         FDRE                                         r  hc_sr04_instance/distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     6.986    hc_sr04_instance/CLK
    SLICE_X62Y64         FDRE                                         r  hc_sr04_instance/distance_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.508    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.077     6.585    hc_sr04_instance/distance_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.073%)  route 0.124ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     6.471    hc_sr04_instance/sro/CLK
    SLICE_X61Y64         FDCE                                         r  hc_sr04_instance/sro/cm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  hc_sr04_instance/sro/cm_reg[7]/Q
                         net (fo=2, routed)           0.124     6.741    hc_sr04_instance/cm_reg[7]
    SLICE_X63Y64         FDRE                                         r  hc_sr04_instance/distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     6.986    hc_sr04_instance/CLK
    SLICE_X63Y64         FDRE                                         r  hc_sr04_instance/distance_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.508    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.073     6.581    hc_sr04_instance/distance_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 lcd/lcd/SCL_P_N/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/SCL_P_N/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.421%)  route 0.127ns (46.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 6.949 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.556     6.439    lcd/lcd/SCL_P_N/CLK
    SLICE_X57Y71         FDCE                                         r  lcd/lcd/SCL_P_N/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.146     6.585 r  lcd/lcd/SCL_P_N/ff_cur_reg/Q
                         net (fo=3, routed)           0.127     6.713    lcd/lcd/SCL_P_N/p_0_in[1]
    SLICE_X55Y72         FDCE                                         r  lcd/lcd/SCL_P_N/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.821     6.949    lcd/lcd/SCL_P_N/CLK
    SLICE_X55Y72         FDCE                                         r  lcd/lcd/SCL_P_N/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.471    
    SLICE_X55Y72         FDCE (Hold_fdce_C_D)         0.077     6.548    lcd/lcd/SCL_P_N/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           6.713    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.194ns (61.500%)  route 0.121ns (38.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.567     6.450    clk_us/CLK
    SLICE_X57Y52         FDCE                                         r  clk_us/cnt_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.146     6.596 r  clk_us/cnt_sysclk_reg[1]/Q
                         net (fo=6, routed)           0.121     6.718    clk_us/cnt_sysclk_reg[1]
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.048     6.766 r  clk_us/cnt_sysclk[3]_i_1__3/O
                         net (fo=1, routed)           0.000     6.766    clk_us/p_0_in__3[3]
    SLICE_X56Y52         FDCE                                         r  clk_us/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.835     6.963    clk_us/CLK
    SLICE_X56Y52         FDCE                                         r  clk_us/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.463    
    SLICE_X56Y52         FDCE (Hold_fdce_C_D)         0.135     6.598    clk_us/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.191ns (66.703%)  route 0.095ns (33.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.580     6.463    lcd/lcd/nolabel_line526/usec_clk/CLK
    SLICE_X62Y75         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDCE (Prop_fdce_C_Q)         0.146     6.609 r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.095     6.705    lcd/lcd/nolabel_line526/usec_clk/ed1/Q[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.045     6.750 r  lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.750    lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_i_1__1_n_0
    SLICE_X63Y75         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.847     6.975    lcd/lcd/nolabel_line526/usec_clk/ed1/CLK
    SLICE_X63Y75         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.476    
    SLICE_X63Y75         FDCE (Hold_fdce_C_D)         0.099     6.575    lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/cnt_sysclk_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.130%)  route 0.121ns (38.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.567     6.450    clk_us/CLK
    SLICE_X57Y52         FDCE                                         r  clk_us/cnt_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.146     6.596 r  clk_us/cnt_sysclk_reg[1]/Q
                         net (fo=6, routed)           0.121     6.718    clk_us/cnt_sysclk_reg[1]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.045     6.763 r  clk_us/cnt_sysclk[2]_i_1__3/O
                         net (fo=1, routed)           0.000     6.763    clk_us/p_0_in__3[2]
    SLICE_X56Y52         FDCE                                         r  clk_us/cnt_sysclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.835     6.963    clk_us/CLK
    SLICE_X56Y52         FDCE                                         r  clk_us/cnt_sysclk_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.463    
    SLICE_X56Y52         FDCE (Hold_fdce_C_D)         0.124     6.587    clk_us/cnt_sysclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.412%)  route 0.127ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     6.471    hc_sr04_instance/sro/CLK
    SLICE_X61Y63         FDCE                                         r  hc_sr04_instance/sro/cm_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  hc_sr04_instance/sro/cm_reg[0]/Q
                         net (fo=2, routed)           0.127     6.745    hc_sr04_instance/cm_reg[0]
    SLICE_X61Y61         FDRE                                         r  hc_sr04_instance/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.860     6.987    hc_sr04_instance/CLK
    SLICE_X61Y61         FDRE                                         r  hc_sr04_instance/distance_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.489    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.077     6.566    hc_sr04_instance/distance_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.566    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67   ERROR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y66   count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   ed/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   ed/ff_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   fnd/rc/ed/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58   fnd/rc/ed/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   fnd/hex_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   fnd/hex_value_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   hc_sr04_instance/counter_usec_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   hc_sr04_instance/counter_usec_reg[21]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   smmt/duty_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   count_on_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   ed/ff_cur_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   ed/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   smmt/pwm_b/ed_n1/ff_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   hc_sr04_instance/distance_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   hc_sr04_instance/distance_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   hc_sr04_instance/distance_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   smmt/pwm_b/count_duty_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   smmt/pwm_b/count_duty_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   smmt/pwm_b/count_duty_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   smmt/pwm_b/count_duty_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   smmt/pwm_b/count_duty_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   hc_sr04_instance/distance_reg[1]/C



