$comment
	File created using the following command:
		vcd file CYY_AU_OP.msim.vcd -direction
$end
$date
	Thu Dec 19 10:00:07 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CYY_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " q_a [7:0] $end
$var reg 8 # q_b [7:0] $end
$var reg 1 $ set $end
$var wire 1 % a [7] $end
$var wire 1 & a [6] $end
$var wire 1 ' a [5] $end
$var wire 1 ( a [4] $end
$var wire 1 ) a [3] $end
$var wire 1 * a [2] $end
$var wire 1 + a [1] $end
$var wire 1 , a [0] $end
$var wire 1 - address_OP [7] $end
$var wire 1 . address_OP [6] $end
$var wire 1 / address_OP [5] $end
$var wire 1 0 address_OP [4] $end
$var wire 1 1 address_OP [3] $end
$var wire 1 2 address_OP [2] $end
$var wire 1 3 address_OP [1] $end
$var wire 1 4 address_OP [0] $end
$var wire 1 5 b [7] $end
$var wire 1 6 b [6] $end
$var wire 1 7 b [5] $end
$var wire 1 8 b [4] $end
$var wire 1 9 b [3] $end
$var wire 1 : b [2] $end
$var wire 1 ; b [1] $end
$var wire 1 < b [0] $end
$var wire 1 = CK [7] $end
$var wire 1 > CK [6] $end
$var wire 1 ? CK [5] $end
$var wire 1 @ CK [4] $end
$var wire 1 A CK [3] $end
$var wire 1 B CK [2] $end
$var wire 1 C CK [1] $end
$var wire 1 D CK [0] $end
$var wire 1 E cop $end
$var wire 1 F data_in_OP [7] $end
$var wire 1 G data_in_OP [6] $end
$var wire 1 H data_in_OP [5] $end
$var wire 1 I data_in_OP [4] $end
$var wire 1 J data_in_OP [3] $end
$var wire 1 K data_in_OP [2] $end
$var wire 1 L data_in_OP [1] $end
$var wire 1 M data_in_OP [0] $end
$var wire 1 N data_out_OP [7] $end
$var wire 1 O data_out_OP [6] $end
$var wire 1 P data_out_OP [5] $end
$var wire 1 Q data_out_OP [4] $end
$var wire 1 R data_out_OP [3] $end
$var wire 1 S data_out_OP [2] $end
$var wire 1 T data_out_OP [1] $end
$var wire 1 U data_out_OP [0] $end
$var wire 1 V priznak [1] $end
$var wire 1 W priznak [0] $end
$var wire 1 X RA [7] $end
$var wire 1 Y RA [6] $end
$var wire 1 Z RA [5] $end
$var wire 1 [ RA [4] $end
$var wire 1 \ RA [3] $end
$var wire 1 ] RA [2] $end
$var wire 1 ^ RA [1] $end
$var wire 1 _ RA [0] $end
$var wire 1 ` RK [7] $end
$var wire 1 a RK [6] $end
$var wire 1 b RK [5] $end
$var wire 1 c RK [4] $end
$var wire 1 d RK [3] $end
$var wire 1 e RK [2] $end
$var wire 1 f RK [1] $end
$var wire 1 g RK [0] $end
$var wire 1 h rr [15] $end
$var wire 1 i rr [14] $end
$var wire 1 j rr [13] $end
$var wire 1 k rr [12] $end
$var wire 1 l rr [11] $end
$var wire 1 m rr [10] $end
$var wire 1 n rr [9] $end
$var wire 1 o rr [8] $end
$var wire 1 p rr [7] $end
$var wire 1 q rr [6] $end
$var wire 1 r rr [5] $end
$var wire 1 s rr [4] $end
$var wire 1 t rr [3] $end
$var wire 1 u rr [2] $end
$var wire 1 v rr [1] $end
$var wire 1 w rr [0] $end
$var wire 1 x s_out [2] $end
$var wire 1 y s_out [1] $end
$var wire 1 z s_out [0] $end
$var wire 1 { sko $end
$var wire 1 | sno $end
$var wire 1 } wr_en_OP $end
$var wire 1 ~ sampler $end
$scope module i1 $end
$var wire 1 !! gnd $end
$var wire 1 "! vcc $end
$var wire 1 #! unknown $end
$var tri1 1 $! devclrn $end
$var tri1 1 %! devpor $end
$var tri1 1 &! devoe $end
$var wire 1 '! auto_hub|~GND~combout $end
$var wire 1 (! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 )! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 *! clk~input_o $end
$var wire 1 +! clk~inputclkctrl_outclk $end
$var wire 1 ,! set~input_o $end
$var wire 1 -! set~inputclkctrl_outclk $end
$var wire 1 .! state.s6~q $end
$var wire 1 /! state.s0~0_combout $end
$var wire 1 0! state.s0~q $end
$var wire 1 1! state.s1~0_combout $end
$var wire 1 2! state.s1~q $end
$var wire 1 3! state.s2~q $end
$var wire 1 4! state.s3~q $end
$var wire 1 5! Comp_AU|i[0]~2_combout $end
$var wire 1 6! state.s3~clkctrl_outclk $end
$var wire 1 7! Comp_AU|i[1]~1_combout $end
$var wire 1 8! Comp_AU|i[2]~0_combout $end
$var wire 1 9! Comp_AU|Selector1~1_combout $end
$var wire 1 :! Comp_AU|Selector5~0_combout $end
$var wire 1 ;! Comp_AU|state.s0~q $end
$var wire 1 <! Comp_AU|Selector1~2_combout $end
$var wire 1 =! Comp_AU|state.s1~q $end
$var wire 1 >! Comp_AU|state.s2~q $end
$var wire 1 ?! Comp_AU|sko~0_combout $end
$var wire 1 @! Selector1~0_combout $end
$var wire 1 A! state.s4~q $end
$var wire 1 B! incr_RA~combout $end
$var wire 1 C! state.s5~q $end
$var wire 1 D! wr_en_OP~0_combout $end
$var wire 1 E! altera_reserved_tms~input_o $end
$var wire 1 F! altera_reserved_tck~input_o $end
$var wire 1 G! altera_reserved_tdi~input_o $end
$var wire 1 H! altera_internal_jtag~TDIUTAP $end
$var wire 1 I! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 J! Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout $end
$var wire 1 K! Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 $end
$var wire 1 L! Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout $end
$var wire 1 M! altera_internal_jtag~TMSUTAP $end
$var wire 1 N! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 O! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 P! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 Q! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 R! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 S! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 T! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 U! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 V! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 W! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 X! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 Y! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 Z! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 [! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 \! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 ]! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 ^! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 _! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 `! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 a! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout $end
$var wire 1 b! ~QIC_CREATED_GND~I_combout $end
$var wire 1 c! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 d! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q $end
$var wire 1 e! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout $end
$var wire 1 f! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout $end
$var wire 1 g! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 h! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout $end
$var wire 1 i! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 j! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q $end
$var wire 1 k! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 l! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 m! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 n! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout $end
$var wire 1 o! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 p! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout $end
$var wire 1 q! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 r! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 s! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 t! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 u! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 v! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 w! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q $end
$var wire 1 x! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 y! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 z! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q $end
$var wire 1 {! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 |! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout $end
$var wire 1 }! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout $end
$var wire 1 ~! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 !" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 "" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 #" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout $end
$var wire 1 $" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 %" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout $end
$var wire 1 &" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q $end
$var wire 1 '" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout $end
$var wire 1 (" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout $end
$var wire 1 )" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q $end
$var wire 1 *" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout $end
$var wire 1 +" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout $end
$var wire 1 ," auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout $end
$var wire 1 -" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q $end
$var wire 1 ." Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 /" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout $end
$var wire 1 0" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout $end
$var wire 1 1" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout $end
$var wire 1 2" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 3" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout $end
$var wire 1 4" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout $end
$var wire 1 5" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 $end
$var wire 1 6" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout $end
$var wire 1 7" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 $end
$var wire 1 8" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout $end
$var wire 1 9" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 $end
$var wire 1 :" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout $end
$var wire 1 ;" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 $end
$var wire 1 <" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout $end
$var wire 1 =" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 $end
$var wire 1 >" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout $end
$var wire 1 ?" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 @" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout $end
$var wire 1 A" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout $end
$var wire 1 B" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout $end
$var wire 1 C" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q $end
$var wire 1 D" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 E" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 F" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout $end
$var wire 1 G" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q $end
$var wire 1 H" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 $end
$var wire 1 I" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout $end
$var wire 1 J" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout $end
$var wire 1 K" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 L" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout $end
$var wire 1 M" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 N" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout $end
$var wire 1 O" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout $end
$var wire 1 P" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout $end
$var wire 1 Q" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 R" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 S" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6_combout $end
$var wire 1 T" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 $end
$var wire 1 U" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout $end
$var wire 1 V" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout $end
$var wire 1 W" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout $end
$var wire 1 X" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 Y" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~5_combout $end
$var wire 1 Z" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 $end
$var wire 1 [" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout $end
$var wire 1 \" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout $end
$var wire 1 ]" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 $end
$var wire 1 ^" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8_combout $end
$var wire 1 _" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 $end
$var wire 1 `" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout $end
$var wire 1 a" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout $end
$var wire 1 b" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout $end
$var wire 1 c" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 d" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout $end
$var wire 1 e" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~10_combout $end
$var wire 1 f" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 g" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout $end
$var wire 1 h" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout $end
$var wire 1 i" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout $end
$var wire 1 j" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 k" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout $end
$var wire 1 l" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 m" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 n" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout $end
$var wire 1 o" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 p" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout $end
$var wire 1 q" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 r" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout $end
$var wire 1 s" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 t" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 u" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 v" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 w" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 x" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 y" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 z" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 {" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~14_combout $end
$var wire 1 |" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 }" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 ~" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 !# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 "# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 ## Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 $# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13_combout $end
$var wire 1 %# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout $end
$var wire 1 &# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 '# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 (# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 )# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 *# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 +# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 ,# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 -# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 .# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 /# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout $end
$var wire 1 0# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 1# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 2# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 3# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 4# Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 5# q_b[7]~input_o $end
$var wire 1 6# Comp_AU|Selector1~0_combout $end
$var wire 1 7# Comp_AU|q[8]~8_combout $end
$var wire 1 8# q_b[6]~input_o $end
$var wire 1 9# q_b[4]~input_o $end
$var wire 1 :# q_b[0]~input_o $end
$var wire 1 ;# Comp_AU|RB~1_combout $end
$var wire 1 <# q_b[1]~input_o $end
$var wire 1 =# Comp_AU|RB~6_combout $end
$var wire 1 ># q_b[2]~input_o $end
$var wire 1 ?# Comp_AU|RB~5_combout $end
$var wire 1 @# q_b[3]~input_o $end
$var wire 1 A# Comp_AU|RB~4_combout $end
$var wire 1 B# Comp_AU|RB~3_combout $end
$var wire 1 C# q_b[5]~input_o $end
$var wire 1 D# Comp_AU|RB~2_combout $end
$var wire 1 E# Comp_AU|RB~0_combout $end
$var wire 1 F# incr_CK~0_combout $end
$var wire 1 G# q_a[0]~input_o $end
$var wire 1 H# IA[0]~0_combout $end
$var wire 1 I# RA[0]~8_combout $end
$var wire 1 J# RA[4]~10_combout $end
$var wire 1 K# RA[0]~reg0_q $end
$var wire 1 L# address_OP~0_combout $end
$var wire 1 M# CK[0]~7_combout $end
$var wire 1 N# CK[0]~reg0_q $end
$var wire 1 O# address_OP~1_combout $end
$var wire 1 P# CK[1]~8_combout $end
$var wire 1 Q# CK[1]~reg0_q $end
$var wire 1 R# CK[1]~9 $end
$var wire 1 S# CK[2]~10_combout $end
$var wire 1 T# CK[2]~reg0_q $end
$var wire 1 U# q_a[2]~input_o $end
$var wire 1 V# CK[2]~11 $end
$var wire 1 W# CK[3]~12_combout $end
$var wire 1 X# CK[3]~reg0_q $end
$var wire 1 Y# RA[0]~9 $end
$var wire 1 Z# RA[1]~11_combout $end
$var wire 1 [# RA[1]~reg0_q $end
$var wire 1 \# RA[1]~12 $end
$var wire 1 ]# RA[2]~13_combout $end
$var wire 1 ^# RA[2]~reg0_q $end
$var wire 1 _# RA[2]~14 $end
$var wire 1 `# RA[3]~15_combout $end
$var wire 1 a# CK[3]~13 $end
$var wire 1 b# CK[4]~14_combout $end
$var wire 1 c# CK[4]~reg0_q $end
$var wire 1 d# CK[4]~15 $end
$var wire 1 e# CK[5]~16_combout $end
$var wire 1 f# CK[5]~reg0_q $end
$var wire 1 g# RA[3]~16 $end
$var wire 1 h# RA[4]~17_combout $end
$var wire 1 i# RA[4]~reg0_q $end
$var wire 1 j# RA[4]~18 $end
$var wire 1 k# RA[5]~19_combout $end
$var wire 1 l# q_a[6]~input_o $end
$var wire 1 m# RA[5]~20 $end
$var wire 1 n# RA[6]~21_combout $end
$var wire 1 o# RA[6]~reg0_q $end
$var wire 1 p# RA[6]~22 $end
$var wire 1 q# RA[7]~23_combout $end
$var wire 1 r# q_a[7]~input_o $end
$var wire 1 s# q_a[5]~input_o $end
$var wire 1 t# q_a[4]~input_o $end
$var wire 1 u# q_a[3]~input_o $end
$var wire 1 v# q_a[1]~input_o $end
$var wire 1 w# IA[0]~1 $end
$var wire 1 x# IA[1]~3 $end
$var wire 1 y# IA[2]~5 $end
$var wire 1 z# IA[3]~7 $end
$var wire 1 {# IA[4]~9 $end
$var wire 1 |# IA[5]~11 $end
$var wire 1 }# IA[6]~13 $end
$var wire 1 ~# IA[7]~14_combout $end
$var wire 1 !$ RA[7]~reg0_q $end
$var wire 1 "$ address_OP~14_combout $end
$var wire 1 #$ CK[5]~17 $end
$var wire 1 $$ CK[6]~18_combout $end
$var wire 1 %$ CK[6]~reg0_q $end
$var wire 1 &$ CK[6]~19 $end
$var wire 1 '$ CK[7]~20_combout $end
$var wire 1 ($ CK[7]~reg0_q $end
$var wire 1 )$ address_OP~15_combout $end
$var wire 1 *$ Comp_AU|q[9]~7_combout $end
$var wire 1 +$ Comp_AU|Mux9~0_combout $end
$var wire 1 ,$ Comp_AU|Mux10~0_combout $end
$var wire 1 -$ Comp_AU|Mux11~0_combout $end
$var wire 1 .$ Comp_AU|Mux12~0_combout $end
$var wire 1 /$ Comp_AU|Mux13~0_combout $end
$var wire 1 0$ Comp_AU|Mux14~0_combout $end
$var wire 1 1$ Comp_AU|Add1~19 $end
$var wire 1 2$ Comp_AU|Add1~20_combout $end
$var wire 1 3$ Comp_AU|Mux15~0_combout $end
$var wire 1 4$ Comp_AU|Add1~0_combout $end
$var wire 1 5$ Comp_AU|rr[0]~17 $end
$var wire 1 6$ Comp_AU|rr[1]~19 $end
$var wire 1 7$ Comp_AU|rr[2]~21 $end
$var wire 1 8$ Comp_AU|rr[3]~23 $end
$var wire 1 9$ Comp_AU|rr[4]~25 $end
$var wire 1 :$ Comp_AU|rr[5]~27 $end
$var wire 1 ;$ Comp_AU|rr[6]~29 $end
$var wire 1 <$ Comp_AU|rr[7]~31 $end
$var wire 1 =$ Comp_AU|rr[8]~33 $end
$var wire 1 >$ Comp_AU|rr[9]~35 $end
$var wire 1 ?$ Comp_AU|rr[10]~36_combout $end
$var wire 1 @$ Comp_AU|q[10]~6_combout $end
$var wire 1 A$ Comp_AU|Add1~21 $end
$var wire 1 B$ Comp_AU|Add1~22_combout $end
$var wire 1 C$ Comp_AU|rr[10]~37 $end
$var wire 1 D$ Comp_AU|rr[11]~38_combout $end
$var wire 1 E$ Comp_AU|q[11]~5_combout $end
$var wire 1 F$ Comp_AU|Add1~23 $end
$var wire 1 G$ Comp_AU|Add1~24_combout $end
$var wire 1 H$ Comp_AU|rr[11]~39 $end
$var wire 1 I$ Comp_AU|rr[12]~40_combout $end
$var wire 1 J$ Comp_AU|q[12]~4_combout $end
$var wire 1 K$ Comp_AU|Add1~25 $end
$var wire 1 L$ Comp_AU|Add1~26_combout $end
$var wire 1 M$ Comp_AU|rr[12]~41 $end
$var wire 1 N$ Comp_AU|rr[13]~42_combout $end
$var wire 1 O$ Comp_AU|q[13]~3_combout $end
$var wire 1 P$ Comp_AU|Add1~27 $end
$var wire 1 Q$ Comp_AU|Add1~28_combout $end
$var wire 1 R$ Comp_AU|rr[13]~43 $end
$var wire 1 S$ Comp_AU|rr[14]~44_combout $end
$var wire 1 T$ Comp_AU|q[14]~2_combout $end
$var wire 1 U$ Comp_AU|Add1~29 $end
$var wire 1 V$ Comp_AU|Add1~30_combout $end
$var wire 1 W$ Comp_AU|rr[14]~45 $end
$var wire 1 X$ Comp_AU|rr[15]~46_combout $end
$var wire 1 Y$ Comp_AU|q[15]~1_combout $end
$var wire 1 Z$ Comp_AU|Add1~31 $end
$var wire 1 [$ Comp_AU|Add1~32_combout $end
$var wire 1 \$ Comp_AU|rr[0]~16_combout $end
$var wire 1 ]$ Comp_AU|q[0]~0_combout $end
$var wire 1 ^$ Comp_AU|Add1~1 $end
$var wire 1 _$ Comp_AU|Add1~2_combout $end
$var wire 1 `$ Comp_AU|rr[1]~18_combout $end
$var wire 1 a$ Comp_AU|q[1]~15_combout $end
$var wire 1 b$ Comp_AU|Add1~3 $end
$var wire 1 c$ Comp_AU|Add1~4_combout $end
$var wire 1 d$ Comp_AU|rr[2]~20_combout $end
$var wire 1 e$ Comp_AU|q[2]~14_combout $end
$var wire 1 f$ Comp_AU|Add1~5 $end
$var wire 1 g$ Comp_AU|Add1~6_combout $end
$var wire 1 h$ Comp_AU|rr[3]~22_combout $end
$var wire 1 i$ Comp_AU|q[3]~13_combout $end
$var wire 1 j$ Comp_AU|Add1~7 $end
$var wire 1 k$ Comp_AU|Add1~8_combout $end
$var wire 1 l$ Comp_AU|rr[4]~24_combout $end
$var wire 1 m$ Comp_AU|q[4]~12_combout $end
$var wire 1 n$ Comp_AU|Add1~9 $end
$var wire 1 o$ Comp_AU|Add1~10_combout $end
$var wire 1 p$ Comp_AU|rr[5]~26_combout $end
$var wire 1 q$ Comp_AU|q[5]~11_combout $end
$var wire 1 r$ Comp_AU|Add1~11 $end
$var wire 1 s$ Comp_AU|Add1~12_combout $end
$var wire 1 t$ Comp_AU|rr[6]~28_combout $end
$var wire 1 u$ Comp_AU|q[6]~10_combout $end
$var wire 1 v$ Comp_AU|Add1~13 $end
$var wire 1 w$ Comp_AU|Add1~14_combout $end
$var wire 1 x$ Comp_AU|rr[7]~30_combout $end
$var wire 1 y$ Comp_AU|q[7]~9_combout $end
$var wire 1 z$ Comp_AU|Add1~15 $end
$var wire 1 {$ Comp_AU|Add1~17 $end
$var wire 1 |$ Comp_AU|Add1~18_combout $end
$var wire 1 }$ Comp_AU|rr[9]~34_combout $end
$var wire 1 ~$ data_in_OP~1_combout $end
$var wire 1 !% data_in_OP~2_combout $end
$var wire 1 "% data_in_OP~3_combout $end
$var wire 1 #% data_in_OP~4_combout $end
$var wire 1 $% data_in_OP~5_combout $end
$var wire 1 %% data_in_OP~6_combout $end
$var wire 1 &% data_in_OP~7_combout $end
$var wire 1 '% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 (% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 )% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout $end
$var wire 1 *% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 +% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 ,% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 -% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 .% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 /% IA[6]~12_combout $end
$var wire 1 0% address_OP~12_combout $end
$var wire 1 1% address_OP~13_combout $end
$var wire 1 2% IA[5]~10_combout $end
$var wire 1 3% RA[5]~reg0_q $end
$var wire 1 4% address_OP~10_combout $end
$var wire 1 5% address_OP~11_combout $end
$var wire 1 6% IA[4]~8_combout $end
$var wire 1 7% address_OP~8_combout $end
$var wire 1 8% address_OP~9_combout $end
$var wire 1 9% IA[3]~6_combout $end
$var wire 1 :% RA[3]~reg0_q $end
$var wire 1 ;% address_OP~6_combout $end
$var wire 1 <% address_OP~7_combout $end
$var wire 1 =% IA[2]~4_combout $end
$var wire 1 >% address_OP~4_combout $end
$var wire 1 ?% address_OP~5_combout $end
$var wire 1 @% IA[1]~2_combout $end
$var wire 1 A% address_OP~2_combout $end
$var wire 1 B% address_OP~3_combout $end
$var wire 1 C% Comp_AU|Mux0~0_combout $end
$var wire 1 D% Comp_AU|Add1~16_combout $end
$var wire 1 E% Comp_AU|rr[8]~32_combout $end
$var wire 1 F% data_in_OP~0_combout $end
$var wire 1 G% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 H% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 I% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 J% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 K% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 L% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 M% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 N% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 O% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 P% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 Q% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 R% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout $end
$var wire 1 S% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout $end
$var wire 1 T% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout $end
$var wire 1 U% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 V% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 W% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 X% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout $end
$var wire 1 Y% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 $end
$var wire 1 Z% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 [% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 \% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 ]% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 ^% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 _% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 `% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 a% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 b% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 c% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout $end
$var wire 1 d% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 e% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 f% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout $end
$var wire 1 g% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 h% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 i% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 j% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q $end
$var wire 1 k% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 l% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 m% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 n% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 o% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q $end
$var wire 1 p% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 q% altera_internal_jtag~TCKUTAP $end
$var wire 1 r% altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 s% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 t% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q $end
$var wire 1 u% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 v% RK[0]~reg0feeder_combout $end
$var wire 1 w% RK[0]~reg0_q $end
$var wire 1 x% RK[1]~reg0feeder_combout $end
$var wire 1 y% RK[1]~reg0_q $end
$var wire 1 z% RK[2]~reg0feeder_combout $end
$var wire 1 {% RK[2]~reg0_q $end
$var wire 1 |% RK[3]~reg0_q $end
$var wire 1 }% RK[4]~reg0feeder_combout $end
$var wire 1 ~% RK[4]~reg0_q $end
$var wire 1 !& RK[5]~reg0_q $end
$var wire 1 "& RK[6]~reg0feeder_combout $end
$var wire 1 #& RK[6]~reg0_q $end
$var wire 1 $& RK[7]~reg0feeder_combout $end
$var wire 1 %& RK[7]~reg0_q $end
$var wire 1 && s_out~0_combout $end
$var wire 1 '& s_out~1_combout $end
$var wire 1 (& s_out~2_combout $end
$var wire 1 )& s_out~3_combout $end
$var wire 1 *& s_out~4_combout $end
$var wire 1 +& altera_internal_jtag~TDO $end
$var wire 1 ,& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 -& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 .& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 /& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 0& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 1& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 2& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 3& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 4& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 5& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 6& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 7& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 8& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 9& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 :& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 ;& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 <& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 =& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 >& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 ?& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 @& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 A& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 B& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 C& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 D& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 E& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 F& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 G& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 H& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 I& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 J& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 K& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 L& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 M& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 N& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 O& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 P& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 Q& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 R& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 S& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 T& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 U& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 V& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 W& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 X& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 Y& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 Z& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 [& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 \& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 ]& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 ^& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 _& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 `& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 a& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 b& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 c& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 d& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 e& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 f& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 g& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 h& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 i& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 j& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 k& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 l& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 m& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 n& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 o& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 p& Comp_AU|rr [15] $end
$var wire 1 q& Comp_AU|rr [14] $end
$var wire 1 r& Comp_AU|rr [13] $end
$var wire 1 s& Comp_AU|rr [12] $end
$var wire 1 t& Comp_AU|rr [11] $end
$var wire 1 u& Comp_AU|rr [10] $end
$var wire 1 v& Comp_AU|rr [9] $end
$var wire 1 w& Comp_AU|rr [8] $end
$var wire 1 x& Comp_AU|rr [7] $end
$var wire 1 y& Comp_AU|rr [6] $end
$var wire 1 z& Comp_AU|rr [5] $end
$var wire 1 {& Comp_AU|rr [4] $end
$var wire 1 |& Comp_AU|rr [3] $end
$var wire 1 }& Comp_AU|rr [2] $end
$var wire 1 ~& Comp_AU|rr [1] $end
$var wire 1 !' Comp_AU|rr [0] $end
$var wire 1 "' Comp_AU|i [2] $end
$var wire 1 #' Comp_AU|i [1] $end
$var wire 1 $' Comp_AU|i [0] $end
$var wire 1 %' Comp_AU|RA [7] $end
$var wire 1 &' Comp_AU|RA [6] $end
$var wire 1 '' Comp_AU|RA [5] $end
$var wire 1 (' Comp_AU|RA [4] $end
$var wire 1 )' Comp_AU|RA [3] $end
$var wire 1 *' Comp_AU|RA [2] $end
$var wire 1 +' Comp_AU|RA [1] $end
$var wire 1 ,' Comp_AU|RA [0] $end
$var wire 1 -' Comp_AU|RB [7] $end
$var wire 1 .' Comp_AU|RB [6] $end
$var wire 1 /' Comp_AU|RB [5] $end
$var wire 1 0' Comp_AU|RB [4] $end
$var wire 1 1' Comp_AU|RB [3] $end
$var wire 1 2' Comp_AU|RB [2] $end
$var wire 1 3' Comp_AU|RB [1] $end
$var wire 1 4' Comp_AU|RB [0] $end
$var wire 1 5' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 6' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 7' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 8' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 9' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 :' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 ;' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 <' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 =' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 >' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 ?' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 @' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 A' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 B' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 C' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 D' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 E' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 F' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 G' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 H' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 I' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 J' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 K' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 L' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 M' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 N' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 O' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 P' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 Q' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 R' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 S' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 T' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 U' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 V' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 W' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 X' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 Y' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 Z' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 [' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 \' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 ]' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 ^' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 _' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 `' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 a' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 b' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 c' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 d' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 e' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 f' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [17] $end
$var wire 1 g' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [16] $end
$var wire 1 h' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15] $end
$var wire 1 i' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14] $end
$var wire 1 j' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13] $end
$var wire 1 k' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12] $end
$var wire 1 l' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11] $end
$var wire 1 m' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10] $end
$var wire 1 n' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9] $end
$var wire 1 o' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8] $end
$var wire 1 p' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7] $end
$var wire 1 q' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6] $end
$var wire 1 r' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5] $end
$var wire 1 s' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 t' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 u' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 v' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 w' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 x' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [17] $end
$var wire 1 y' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [16] $end
$var wire 1 z' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15] $end
$var wire 1 {' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14] $end
$var wire 1 |' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13] $end
$var wire 1 }' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12] $end
$var wire 1 ~' Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11] $end
$var wire 1 !( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10] $end
$var wire 1 "( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9] $end
$var wire 1 #( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8] $end
$var wire 1 $( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7] $end
$var wire 1 %( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6] $end
$var wire 1 &( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5] $end
$var wire 1 '( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 (( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 )( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 *( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 +( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1100001 "
b101 #
1$
0f"
0g"
1h"
1i"
1j"
0k"
0l"
0m"
1n"
1o"
0p"
0q"
1r"
1s"
1t"
0u"
1v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
0~"
0!#
1"#
0##
1$#
0%#
0&#
0'#
1(#
1)#
0*#
1+#
0,#
0-#
0.#
0/#
10#
11#
02#
03#
04#
05#
06#
07#
08#
09#
1:#
0;#
0<#
0=#
1>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
1G#
1H#
1I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
0W#
0X#
0Y#
0Z#
0[#
1\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
1d#
0e#
0f#
1g#
0h#
0i#
0j#
0k#
1l#
1m#
0n#
0o#
0p#
0q#
0r#
1s#
0t#
0u#
0v#
0w#
1x#
0y#
1z#
0{#
1|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
11$
02$
03$
04$
05$
16$
07$
18$
09$
1:$
0;$
1<$
0=$
1>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
0Q$
1R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
1Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
1b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
1j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
1r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
1z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
x(%
0)%
0*%
0+%
0,%
0-%
0.%
1/%
00%
01%
12%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
xL%
0M%
0N%
0O%
0P%
1Q%
0R%
0S%
0T%
0U%
0V%
1W%
0X%
0Y%
0Z%
1[%
0\%
1]%
1^%
1_%
1`%
0a%
0b%
0c%
1d%
0e%
0f%
1g%
0h%
0i%
0j%
0k%
0l%
0m%
1n%
0o%
1p%
zq%
xr%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
1(&
0)&
1*&
z+&
00&
0/&
0.&
0-&
0,&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
0@&
0?&
0>&
0=&
0<&
0;&
0D&
0C&
0B&
0A&
0H&
0G&
0F&
0E&
0K&
0J&
0I&
0O&
0N&
0M&
0L&
0S&
0R&
0Q&
0P&
0V&
0U&
0T&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0k&
0j&
0i&
0h&
0g&
0o&
0n&
0m&
0l&
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0$'
0#'
0"'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0<'
0;'
0:'
09'
08'
07'
06'
05'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0X'
0W'
0V'
0U'
0\'
0['
0Z'
0Y'
0`'
0_'
0^'
z]'
0e'
0d'
0c'
0b'
0a'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0,
0+
0*
0)
0(
0'
0&
0%
04
03
02
01
00
0/
0.
0-
1<
0;
1:
09
08
07
06
05
0D
0C
0B
0A
0@
0?
0>
0=
1E
0M
0L
0K
0J
0I
0H
0G
0F
0U
0T
0S
0R
0Q
0P
0O
0N
0W
0V
0_
0^
0]
0\
0[
0Z
0Y
0X
0g
0f
0e
0d
0c
0b
0a
0`
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0z
0y
0x
0{
0|
0}
x~
0!!
1"!
x#!
1$!
1%!
1&!
0'!
1(!
1)!
0*!
0+!
1,!
1-!
0.!
1/!
00!
11!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
zE!
zF!
zG!
zH!
xI!
1J!
1K!
0L!
zM!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
xU!
0V!
0W!
xX!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
1t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
1/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
1U"
0V"
1W"
0X"
1Y"
1Z"
1["
1\"
0]"
1^"
1_"
1`"
0a"
0b"
0c"
0d"
0e"
$end
#5000
1!
1*!
1+!
0~
#5001
1u'
1r'
1q'
1B'
1?'
1>'
1z%
1=%
0|#
02%
1"&
1}#
0/%
1S
1*
1P
1'
1O
1&
1/%
1~#
#10000
0!
0*!
0+!
1~
#15000
1!
1*!
1+!
0~
1#&
1!&
1{%
1a
1b
1e
#20000
0!
0*!
0+!
1~
#25000
1!
1*!
1+!
0~
#30000
0!
0*!
0+!
1~
#35000
1!
1*!
1+!
0~
#40000
0$
0!
0,!
0*!
0-!
0+!
1~
#45000
1!
1*!
1+!
0~
12!
10!
1N#
0(&
1&&
0M#
01!
1P#
1D
1)&
1O#
1y
14
0)&
1'&
0y
1z
#50000
0!
0*!
0+!
1~
#55000
1!
1*!
1+!
0~
13!
02!
1Q#
0N#
0&&
1>%
10%
1"$
1L#
1J#
1(&
1F#
1C
0D
1)&
1B%
0O#
1y
13
04
0'&
1?%
11%
1)$
1O#
0B%
0z
12
1.
1-
14
03
#55001
1w'
1D'
1v%
1w#
0H#
1U
1,
1@%
0L#
1A%
0O#
04
1B%
13
#60000
0!
0*!
0+!
1~
#65000
1!
1*!
1+!
0~
03!
1!$
1o#
1^#
1[#
14!
16!
0J#
1q#
1n#
1]#
1Z#
1?#
1;#
16#
1@!
1<!
1:!
1X
1Y
1]
1^
1|
1'&
1z
#65001
0w'
1v'
0r'
1p'
0D'
1C'
0?'
1='
0v%
0w#
1H#
1x%
0x#
0@%
1|#
12%
1$&
0~#
0U
0,
1T
1+
0P
0'
1N
1%
1x#
1@%
1y#
0=%
0/%
0y#
1=%
19%
09%
#70000
0!
0*!
0+!
1~
#75000
1!
1*!
1+!
0~
1%'
1+'
1*'
1&'
12'
14'
1A!
1=!
1;!
04!
06!
1A#
1=#
0(&
0?#
0;#
06#
0<!
0*&
0|
0'&
1x
0z
0)&
0y
#80000
0!
0*!
0+!
1~
#85000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
17!
15!
1e$
1]$
1<!
1:!
1c$
14$
1d$
1\$
#90000
0!
0*!
0+!
1~
#95000
1!
1*!
1+!
0~
11'
02'
13'
04'
0>!
1=!
1#'
1$'
1B#
0e$
0A#
1?#
0]$
0=#
09!
0c$
04$
0<!
0d$
0\$
#100000
0!
0*!
0+!
1~
#105000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1i$
1a$
1<!
1:!
1g$
1_$
1h$
1`$
#110000
0!
0*!
0+!
1~
#115000
1!
1*!
1+!
0~
10'
01'
12'
03'
0>!
1=!
0$'
1D#
0i$
0B#
1A#
0a$
0?#
09!
0g$
0_$
0<!
0h$
0`$
#120000
0!
0*!
0+!
1~
#125000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
18!
07!
15!
1m$
1e$
1<!
1:!
1k$
1c$
1l$
1d$
#130000
0!
0*!
0+!
1~
#135000
1!
1*!
1+!
0~
1/'
00'
11'
02'
0>!
1=!
1"'
0#'
1$'
1E#
0m$
0D#
1B#
0e$
0A#
09!
0k$
0c$
0<!
0l$
0d$
#140000
0!
0*!
0+!
1~
#145000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1q$
1i$
1<!
1:!
1o$
1g$
1p$
1h$
#150000
0!
0*!
0+!
1~
#155000
1!
1*!
1+!
0~
1.'
0/'
10'
01'
0>!
1=!
0$'
1C%
10$
1/$
1+$
0q$
0E#
1D#
0i$
0B#
09!
1D%
1w$
1V$
1Q$
1L$
1G$
1B$
12$
1|$
1_$
1c$
1s$
0o$
0g$
0<!
1E%
1x$
1X$
1S$
1N$
1I$
1D$
1?$
1}$
1`$
1d$
1t$
0p$
0h$
#160000
0!
0*!
0+!
1~
#165000
1!
1*!
1+!
0~
1>!
0=!
1w&
1v&
1x&
1y&
1}&
1~&
1p&
1q&
1r&
1s&
1t&
1u&
0:!
19!
17!
15!
0C%
1u$
1m$
00$
0/$
0+$
1o
1n
1p
1q
1u
1v
1h
1i
1j
1k
1l
1m
1~$
1&%
1%%
1!%
1<!
1:!
0D%
0w$
0V$
0Q$
0L$
0G$
0B$
02$
0|$
1k$
0_$
0c$
1L
1F
1G
1K
0E%
0x$
0X$
0S$
0N$
0I$
0D$
0?$
0}$
1l$
0`$
0d$
#170000
0!
0*!
0+!
1~
#175000
1!
1*!
1+!
0~
0.'
1/'
00'
0>!
1=!
1#'
1$'
0y&
1|&
0~&
1!'
0u$
1E#
0m$
0D#
09!
1y$
1i$
1e$
1]$
1Y$
1T$
1O$
1J$
1E$
1@$
1*$
17#
0q
1t
0v
1w
0%%
1"%
0~$
1F%
0s$
0k$
0<!
1w$
1g$
1c$
14$
1V$
1Q$
1L$
1G$
1B$
12$
1|$
1D%
0G
1J
0L
1M
0t$
0l$
1x$
1h$
1d$
1\$
1X$
1S$
1N$
1I$
1D$
1?$
1}$
1E%
#180000
0!
0*!
0+!
1~
#185000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
0y$
1q$
0i$
0e$
0]$
0Y$
0T$
0O$
0J$
0E$
0@$
0*$
07#
1<!
1:!
0w$
1o$
0g$
0c$
04$
0V$
0Q$
0L$
0G$
0B$
02$
0|$
0D%
0x$
1p$
0h$
0d$
0\$
0X$
0S$
0N$
0I$
0D$
0?$
0}$
0E%
#190000
0!
0*!
0+!
1~
#195000
1!
1*!
1+!
0~
1.'
0/'
0>!
1=!
0$'
0x&
1{&
0}&
1~&
1C%
10$
1/$
1+$
0q$
0E#
09!
1m$
1i$
1a$
1]$
1Y$
1T$
1O$
1J$
1E$
1@$
1*$
17#
0p
1s
0u
1v
0&%
1#%
0!%
1~$
1{$
1w$
0Z$
1U$
0P$
1K$
0F$
1A$
01$
0b$
1c$
1s$
0o$
0<!
1k$
1g$
14$
0F
1I
0K
1L
1|$
1x$
1[$
1V$
1Q$
1L$
1G$
1B$
12$
1f$
0c$
1d$
1t$
0p$
1l$
1h$
1\$
1}$
15$
0\$
1X$
1S$
1N$
1I$
1D$
1?$
0j$
0g$
0d$
1`$
1n$
0k$
0h$
1o$
0l$
1p$
#200000
0!
0*!
0+!
1~
#205000
1!
1*!
1+!
0~
1>!
0=!
0w&
1x&
1y&
1z&
0{&
0|&
0!'
0:!
0C%
1u$
0m$
0i$
0a$
0]$
0Y$
0T$
0O$
0J$
0E$
0@$
00$
0/$
0+$
0*$
07#
0o
1p
1q
1r
0s
0t
0w
1?!
0F%
1&%
1%%
1$%
0#%
0"%
0{$
0w$
1Z$
0U$
1P$
0K$
1F$
0A$
11$
0n$
1k$
1j$
1g$
1b$
04$
0f$
1c$
1J#
1B!
0@!
1{
0M
1F
1G
1H
0I
0J
1D!
0|$
0x$
0[$
0V$
0Q$
0L$
0G$
0B$
02$
0o$
1l$
0k$
1h$
0c$
05$
1\$
0g$
1d$
1}
0}$
0\$
0X$
0S$
0N$
0I$
0D$
0?$
0p$
0l$
0d$
0`$
0h$
#210000
0!
0*!
0+!
1~
#215000
1!
1*!
1+!
0~
1C!
0A!
0>!
0;!
1K#
1&&
0J#
0B!
1L#
1Y#
0I#
1_
1#%
1"%
1!%
0?!
0\#
0Z#
1I
1J
1K
0{
1'&
1O#
1_#
0]#
1z
14
1`#
#215001
0u'
1r'
0B'
1?'
0z%
0=%
0|#
02%
0S
0*
1P
1'
1/%
#220000
0!
0*!
0+!
1~
#225000
1!
1*!
1+!
0~
0C!
1.!
1(&
0&&
0/!
0#%
0"%
0!%
0D!
0?%
01%
0)$
0O#
0I
0J
0K
0}
02
0.
0-
04
1)&
0'&
1y
0z
#225001
1u'
1t'
1s'
1B'
1A'
1@'
1z%
1=%
19%
1}%
16%
1S
1*
1R
1)
1Q
1(
#230000
0!
0*!
0+!
1~
#235000
1!
1*!
1+!
0~
00!
0.!
1*&
1M#
0F#
11!
1/!
0)&
1?%
11%
1)$
1O#
0x
0y
12
1.
1-
14
0?%
01%
0)$
0O#
02
0.
0-
04
#235001
0u'
0s'
0r'
0B'
0@'
0?'
0z%
0=%
0}%
06%
1|#
12%
0S
0*
0Q
0(
0P
0'
0/%
#240000
b10000101 #
b11000101 #
b11010101 #
b11010001 #
0!
0*!
0+!
1~
0>#
19#
18#
15#
0:
18
16
15
#245000
1!
1*!
1+!
0~
12!
10!
1%&
0!&
1|%
0{%
1y%
1N#
0(&
1&&
0M#
01!
1R#
0P#
1`
0b
1d
0e
1f
1D
1)&
1O#
1S#
1y
14
0)&
1'&
0y
1z
#250000
b11100001 "
b11110001 "
b11111001 "
b11111011 "
0!
1v#
1u#
1t#
1r#
0*!
0+!
1~
0x#
0@%
0z#
09%
16%
1~#
1=%
1{#
06%
0|#
02%
1/%
#255000
1!
1*!
1+!
0~
13!
02!
1T#
0Q#
0N#
0&&
0A%
1J#
1(&
1F#
0V#
0S#
0R#
1B
0C
0D
1)&
1?%
0B%
0O#
1W#
1V#
1S#
1y
12
03
04
0'&
11%
1)$
1O#
0W#
0z
1.
1-
14
#255001
1w'
1D'
1v%
1w#
0H#
1U
1,
1@%
0L#
1A%
0O#
04
1B%
13
#260000
b1010001 #
b10001 #
b1 #
b101 #
0!
0*!
0+!
1~
1>#
09#
08#
05#
1:
08
06
05
#265000
1!
1*!
1+!
0~
03!
0K#
14!
16!
0J#
0Y#
1I#
1?#
1;#
16#
1@!
1<!
1:!
0_
1|
1'&
1\#
1Z#
1z
0_#
1]#
0`#
0#'
0"'
08!
07!
#265001
0w'
0t'
1r'
0D'
0A'
1?'
0v%
0w#
1H#
1z#
19%
12%
0U
0,
0R
0)
1P
1'
0@%
0{#
16%
02%
#270000
b1111011 "
b1101011 "
b1100011 "
b1100001 "
0!
0v#
0u#
0t#
0r#
0*!
0+!
1~
1x#
1@%
09%
06%
0~#
0=%
#275000
1!
1*!
1+!
0~
0*'
1''
0.'
12'
14'
1A!
1=!
1;!
0v&
0x&
0y&
0z&
0~&
0p&
0q&
0r&
0s&
0t&
0u&
04!
06!
0u$
1A#
1=#
0(&
0?#
0;#
06#
0<!
0*&
0n
0p
0q
0r
0v
0h
0i
0j
0k
0l
0m
0|
0~$
0&%
0%%
0$%
0'&
0s$
1x
0L
0F
0G
0H
0z
0)&
0t$
0y
#280000
0!
0*!
0+!
1~
#285000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
17!
15!
1e$
1]$
1<!
1:!
1c$
14$
1d$
1\$
#290000
0!
0*!
0+!
1~
#295000
1!
1*!
1+!
0~
11'
02'
13'
04'
0>!
1=!
1#'
1$'
1B#
0e$
0A#
1?#
0]$
0=#
09!
0c$
04$
0<!
0d$
0\$
#300000
0!
0*!
0+!
1~
#305000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1i$
1a$
1<!
1:!
1g$
1_$
1h$
1`$
#310000
0!
0*!
0+!
1~
#315000
1!
1*!
1+!
0~
10'
01'
12'
03'
0>!
1=!
0$'
1D#
0i$
0B#
1A#
0a$
0?#
09!
0g$
0_$
0<!
0h$
0`$
#320000
0!
0*!
0+!
1~
#325000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
18!
07!
15!
1m$
1e$
1<!
1:!
1k$
1c$
1l$
1d$
#330000
0!
0*!
0+!
1~
#335000
1!
1*!
1+!
0~
1/'
00'
11'
02'
0>!
1=!
1"'
0#'
1$'
1E#
0m$
0D#
1B#
0e$
0A#
09!
0k$
0c$
0<!
0l$
0d$
#340000
b100101 #
b1100101 #
0!
0*!
0+!
1~
1C#
18#
17
16
#345000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1q$
1i$
1<!
1:!
1o$
1g$
1p$
1h$
#350000
0!
0*!
0+!
1~
#355000
1!
1*!
1+!
0~
1.'
0/'
10'
01'
0>!
1=!
0$'
1C%
10$
1,$
1+$
0q$
0E#
1D#
0i$
0B#
09!
1D%
1w$
1V$
1Q$
1L$
1G$
1B$
12$
1|$
1_$
1s$
0g$
0<!
1E%
1x$
1X$
1S$
1N$
1I$
1D$
1?$
1}$
1`$
1t$
0h$
#360000
b1000101 #
b101 #
0!
0*!
0+!
1~
0C#
08#
07
06
#365000
1!
1*!
1+!
0~
1>!
0=!
1w&
1v&
1x&
1y&
1z&
1~&
1p&
1q&
1r&
1s&
1t&
1u&
0:!
19!
17!
15!
0C%
1u$
1m$
00$
0,$
0+$
1o
1n
1p
1q
1r
1v
1h
1i
1j
1k
1l
1m
1~$
1&%
1%%
1$%
1<!
1:!
0D%
0w$
0V$
0Q$
0L$
0G$
0B$
02$
0|$
1k$
0_$
0o$
1L
1F
1G
1H
0E%
0x$
0X$
0S$
0N$
0I$
0D$
0?$
0}$
1l$
0`$
0p$
#370000
0!
0*!
0+!
1~
#375000
1!
1*!
1+!
0~
0.'
1/'
00'
0>!
1=!
1#'
1$'
0z&
1}&
0~&
1!'
1E#
0m$
0D#
09!
1y$
1e$
1]$
1Y$
1T$
1O$
1J$
1E$
1@$
1*$
17#
0r
1u
0v
1w
0$%
1!%
0~$
1F%
0k$
0<!
1w$
1c$
14$
1V$
1Q$
1L$
1G$
1B$
12$
1|$
1D%
0H
1K
0L
1M
0l$
1x$
1d$
1\$
1X$
1S$
1N$
1I$
1D$
1?$
1}$
1E%
#380000
0!
0*!
0+!
1~
#385000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
0y$
0u$
1q$
0e$
0]$
0Y$
0T$
0O$
0J$
0E$
0@$
0*$
07#
1<!
1:!
0w$
0s$
1o$
0c$
04$
0V$
0Q$
0L$
0G$
0B$
02$
0|$
0D%
0x$
0t$
1p$
0d$
0\$
0X$
0S$
0N$
0I$
0D$
0?$
0}$
0E%
#390000
0!
0*!
0+!
1~
#395000
1!
1*!
1+!
0~
1.'
0/'
0>!
1=!
0$'
0y&
1|&
0}&
1~&
1C%
10$
1,$
1+$
0q$
0E#
09!
1y$
1i$
1a$
1]$
1Y$
1T$
1O$
1J$
1E$
1@$
1*$
17#
0q
1t
0u
1v
0%%
1"%
0!%
1~$
1{$
0z$
0Z$
1U$
0P$
1K$
0F$
1A$
01$
0b$
1s$
0<!
1g$
14$
0G
1J
0K
1L
1|$
1D%
1[$
1V$
1Q$
1L$
1G$
1B$
12$
1c$
1t$
1h$
1\$
1}$
1E%
15$
0\$
1X$
1S$
1N$
1I$
1D$
1?$
1d$
1`$
#400000
0!
0*!
0+!
1~
#405000
1!
1*!
1+!
0~
1>!
0=!
0x&
1y&
1z&
1}&
0!'
0:!
0C%
0y$
1u$
0i$
0a$
0]$
0Y$
0T$
0O$
0J$
0E$
0@$
00$
0,$
0+$
0*$
07#
0p
1q
1r
1u
0w
1?!
0&%
1%%
1$%
1!%
0F%
0{$
1z$
1Z$
0U$
1P$
0K$
1F$
0A$
11$
0g$
1b$
04$
0o$
1J#
1B!
0@!
1{
0F
1G
1H
1K
0M
1D!
0|$
0D%
0[$
0V$
0Q$
0L$
0G$
0B$
02$
0h$
0c$
05$
1\$
0p$
1}
0}$
0E%
0\$
0X$
0S$
0N$
0I$
0D$
0?$
0d$
0`$
#410000
0!
0*!
0+!
1~
#415000
1!
1*!
1+!
0~
1C!
0A!
0>!
0;!
1K#
1&&
0J#
0B!
1L#
1Y#
0I#
1_
1F%
1&%
1#%
0?!
0\#
0Z#
1M
1F
1I
0{
1'&
1O#
1_#
0]#
1z
14
1`#
#415001
1u'
1t'
0p'
1B'
1A'
0='
1z%
1=%
19%
0$&
1~#
1S
1*
1R
1)
0N
0%
#420000
0!
0*!
0+!
1~
#425000
1!
1*!
1+!
0~
0C!
1.!
1(&
0&&
0/!
0F%
0&%
0#%
0D!
0B%
01%
0)$
0O#
0M
0F
0I
0}
03
0.
0-
04
1)&
0'&
1y
0z
#425001
1w'
1s'
1p'
1D'
1@'
1='
1v%
1w#
0H#
1}%
16%
1$&
0~#
1U
1,
1Q
1(
1N
1%
0x#
0@%
1y#
0=%
0z#
09%
1{#
06%
12%
#430000
0!
0*!
0+!
1~
#435000
1!
1*!
1+!
0~
00!
0.!
1*&
1M#
0F#
11!
1/!
0)&
1B%
11%
1)$
1O#
0x
0y
13
1.
1-
14
0B%
01%
0)$
0O#
03
0.
0-
04
#435001
0w'
0v'
0s'
0r'
0D'
0C'
0@'
0?'
0v%
0w#
1H#
0x%
1x#
1@%
0}%
0{#
16%
02%
0U
0,
0T
0+
0Q
0(
0P
0'
0@%
0y#
1=%
1|#
12%
1z#
19%
0/%
06%
#440000
0!
0*!
0+!
1~
#445000
1!
1*!
1+!
0~
12!
10!
1{%
0y%
1N#
0(&
1&&
0M#
01!
1P#
1e
0f
1D
1)&
1O#
1y
14
0)&
1'&
0y
1z
#450000
b1100000 "
b11100000 "
b11110000 "
b11111000 "
b11111010 "
0!
0G#
1v#
1u#
1t#
1r#
0*!
0+!
1~
0H#
1@%
0z#
09%
16%
1~#
1{#
06%
0|#
02%
1/%
#455000
1!
1*!
1+!
0~
13!
02!
1Q#
0N#
0&&
0L#
1J#
1(&
1F#
1C
0D
1)&
1B%
0O#
1y
13
04
0'&
11%
1)$
0z
1.
1-
#455001
1w'
1D'
1v%
1H#
1U
1,
1L#
1O#
14
#460000
0!
0*!
0+!
1~
#465000
1!
1*!
1+!
0~
03!
14!
16!
0J#
1?#
1;#
16#
1@!
1<!
1:!
1|
1'&
1z
0#'
0"'
08!
07!
#465001
1v'
1s'
1r'
1C'
1@'
1?'
1x%
0x#
0@%
1}%
16%
12%
1T
1+
1Q
1(
1P
1'
1y#
0=%
19%
#470000
b11111011 "
b1111011 "
b1101011 "
b1100011 "
b1100001 "
0!
1G#
0v#
0u#
0t#
0r#
0*!
0+!
1~
1w#
0H#
1x#
1@%
09%
06%
0~#
0x#
0@%
0y#
1=%
1y#
0=%
1z#
19%
0z#
09%
0{#
16%
1{#
06%
02%
12%
#475000
1!
1*!
1+!
0~
1,'
1*'
1)'
1('
0.'
12'
14'
1A!
1=!
1;!
0w&
0v&
0y&
0z&
0|&
0}&
0~&
0p&
0q&
0r&
0s&
0t&
0u&
04!
06!
0u$
1A#
1=#
0(&
0?#
0;#
06#
0<!
0*&
0o
0n
0q
0r
0t
0u
0v
0h
0i
0j
0k
0l
0m
0|
0~$
0%%
0$%
0"%
0!%
0'&
0s$
1x
0L
0G
0H
0J
0K
0z
0)&
0t$
0y
#480000
0!
0*!
0+!
1~
#485000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
17!
15!
1e$
1]$
1<!
1:!
1c$
14$
1d$
1\$
#490000
0!
0*!
0+!
1~
#495000
1!
1*!
1+!
0~
11'
02'
13'
04'
0>!
1=!
1#'
1$'
1B#
0e$
0A#
1?#
0]$
0=#
09!
0c$
04$
0<!
0d$
0\$
#500000
0!
0*!
0+!
1~
#505000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1i$
1a$
1<!
1:!
1g$
1_$
1h$
1`$
#510000
0!
0*!
0+!
1~
#515000
1!
1*!
1+!
0~
10'
01'
12'
03'
0>!
1=!
0$'
1D#
0i$
0B#
1A#
0a$
0?#
09!
0g$
0_$
0<!
0h$
0`$
#520000
0!
0*!
0+!
1~
#525000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
18!
07!
15!
1m$
1e$
1<!
1:!
1k$
1c$
1l$
1d$
#530000
0!
0*!
0+!
1~
#535000
1!
1*!
1+!
0~
1/'
00'
11'
02'
0>!
1=!
1"'
0#'
1$'
1E#
0m$
0D#
1B#
0e$
0A#
09!
0k$
0c$
0<!
0l$
0d$
#540000
0!
0*!
0+!
1~
#545000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1q$
1i$
1<!
1:!
1o$
1g$
1p$
1h$
#550000
0!
0*!
0+!
1~
#555000
1!
1*!
1+!
0~
1.'
0/'
10'
01'
0>!
1=!
0$'
1C%
13$
10$
1/$
1.$
1-$
1,$
1+$
0q$
0E#
1D#
0i$
0B#
09!
1D%
1w$
1V$
1Q$
1L$
1G$
1B$
12$
1|$
14$
1_$
1c$
1k$
1s$
0<!
1E%
1x$
1X$
1S$
1N$
1I$
1D$
1?$
1}$
1\$
1`$
1d$
1l$
1t$
#560000
0!
0*!
0+!
1~
#565000
1!
1*!
1+!
0~
1>!
0=!
1w&
1v&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1p&
1q&
1r&
1s&
1t&
1u&
0:!
19!
17!
15!
0C%
1u$
1m$
03$
00$
0/$
0.$
0-$
0,$
0+$
1o
1n
1p
1q
1r
1s
1t
1u
1v
1w
1h
1i
1j
1k
1l
1m
1F%
1~$
1&%
1%%
1$%
1#%
1"%
1!%
1<!
1:!
0D%
0w$
0V$
0Q$
0L$
0G$
0B$
02$
0|$
04$
0_$
0c$
0g$
0o$
1M
1L
1F
1G
1H
1I
1J
1K
0E%
0x$
0X$
0S$
0N$
0I$
0D$
0?$
0}$
0\$
0`$
0d$
0h$
0p$
#570000
0!
0*!
0+!
1~
#575000
1!
1*!
1+!
0~
0.'
1/'
00'
0>!
1=!
1#'
1$'
1q$
1E#
0D#
09!
1y$
1i$
1e$
1a$
1]$
1Y$
1T$
1O$
1J$
1E$
1@$
1*$
17#
1o$
0<!
1w$
1g$
1c$
1_$
14$
1V$
1Q$
1L$
1G$
1B$
12$
1|$
1D%
1p$
1x$
1h$
1d$
1`$
1\$
1X$
1S$
1N$
1I$
1D$
1?$
1}$
1E%
#580000
0!
0*!
0+!
1~
#585000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
0y$
0u$
0m$
0i$
0e$
0a$
0]$
0Y$
0T$
0O$
0J$
0E$
0@$
0*$
07#
1<!
1:!
0w$
0s$
0k$
0g$
0c$
0_$
04$
0V$
0Q$
0L$
0G$
0B$
02$
0|$
0D%
0x$
0t$
0l$
0h$
0d$
0`$
0\$
0X$
0S$
0N$
0I$
0D$
0?$
0}$
0E%
#590000
0!
0*!
0+!
1~
#595000
1!
1*!
1+!
0~
1.'
0/'
0>!
1=!
0$'
1C%
1u$
13$
10$
1/$
1.$
1-$
1,$
1+$
0E#
09!
1y$
1m$
1i$
1e$
1a$
1]$
1Y$
1T$
1O$
1J$
1E$
1@$
1*$
17#
1{$
0z$
0Z$
1U$
0P$
1K$
0F$
1A$
01$
1v$
1^$
0b$
1f$
0j$
1n$
0r$
0o$
0<!
1|$
1D%
1[$
1V$
1Q$
1L$
1G$
1B$
12$
1w$
1_$
1c$
1g$
1k$
1o$
1s$
0p$
1}$
1E%
1\$
1X$
1S$
1N$
1I$
1D$
1?$
1x$
1`$
1d$
1h$
1l$
1p$
1t$
#600000
0!
0*!
0+!
1~
#605000
1!
1*!
1+!
0~
1>!
0=!
0:!
0C%
0y$
0q$
0m$
0i$
0e$
0a$
0]$
0Y$
0T$
0O$
0J$
0E$
0@$
03$
00$
0/$
0.$
0-$
0,$
0+$
0*$
07#
1?!
0{$
1z$
1Z$
0U$
1P$
0K$
1F$
0A$
11$
1r$
0n$
1j$
0f$
1b$
0^$
0s$
1J#
1B!
0@!
1{
1D!
0|$
0D%
0[$
0V$
0Q$
0L$
0G$
0B$
02$
0v$
1s$
0o$
0k$
0g$
0c$
0_$
0t$
1}
0}$
0E%
0\$
0X$
0S$
0N$
0I$
0D$
0?$
0w$
1t$
0p$
0l$
0h$
0d$
0`$
0x$
#610000
0!
0*!
0+!
1~
#615000
1!
1*!
1+!
0~
1C!
0A!
0>!
0;!
1:%
0^#
0[#
0K#
1&&
0J#
0B!
1;%
0g#
0`#
0>%
0_#
1]#
0A%
1\#
1Z#
0L#
0Y#
1I#
1\
0]
0^
0_
0?!
1h#
1g#
1`#
0]#
0Z#
0{
1'&
1<%
0?%
0B%
0O#
0h#
1z
11
02
03
04
#620000
0!
0*!
0+!
1~
#625000
1!
1*!
1+!
0~
0C!
1.!
1(&
0&&
0/!
0D!
1B%
1?%
0<%
01%
0)$
0}
13
12
01
0.
0-
1)&
0'&
1y
0z
#630000
0!
0*!
0+!
1~
#635000
1!
1*!
1+!
0~
00!
0.!
1*&
1M#
0F#
11!
1/!
0)&
0B%
0?%
1<%
11%
1)$
0x
0y
03
02
11
1.
1-
1B%
1?%
0<%
01%
0)$
13
12
01
0.
0-
#635001
0w'
0s'
0r'
0D'
0@'
0?'
0v%
0w#
1H#
0}%
0{#
16%
02%
0U
0,
0Q
0(
0P
0'
1x#
1@%
1|#
12%
0y#
1=%
0/%
1z#
19%
06%
#640000
0!
0*!
0+!
1~
#645000
1!
1*!
1+!
0~
12!
10!
1y%
1N#
0(&
1&&
0M#
01!
1R#
0P#
1f
1D
1)&
1O#
0V#
0S#
1y
14
0)&
1'&
1W#
0y
1z
#650000
0!
0*!
0+!
1~
#655000
1!
1*!
1+!
0~
13!
02!
1X#
0T#
0Q#
0N#
0&&
1A%
1>%
14%
00%
0"$
1L#
1J#
1(&
1F#
1a#
0W#
1V#
1S#
0R#
1A
0B
0C
0D
1)&
1<%
0?%
0B%
0O#
1b#
0a#
1W#
0S#
1y
11
02
03
04
0'&
1B%
1?%
15%
1O#
0b#
0z
13
12
1/
14
#655001
1w'
1D'
1v%
1w#
0H#
1U
1,
0x#
0@%
0L#
1y#
0=%
0A%
0O#
0z#
09%
0>%
04
0B%
16%
0;%
03
0?%
17%
02
0<%
01
18%
10
#660000
0!
0*!
0+!
1~
#665000
1!
1*!
1+!
0~
03!
0:%
13%
0!$
0o#
1i#
14!
16!
0J#
0`#
1k#
0q#
0n#
1h#
1?#
1;#
16#
1@!
1<!
1:!
0\
1Z
0X
0Y
1[
1|
1'&
1z
0#'
0"'
08!
07!
#665001
0w'
0v'
0u'
0t'
1s'
1r'
0q'
0p'
0D'
0C'
0B'
0A'
1@'
1?'
0>'
0='
0v%
0w#
1H#
0x%
1x#
1@%
0z%
0y#
1=%
1z#
19%
1}%
1{#
06%
0|#
02%
0"&
0}#
1/%
0$&
1~#
0U
0,
0T
0+
0S
0*
0R
0)
1Q
1(
1P
1'
0O
0&
0N
0%
0@%
0=%
09%
0{#
16%
12%
1}#
0/%
0~#
02%
1~#
#670000
0!
0*!
0+!
1~
#675000
1!
1*!
1+!
0~
0%'
0,'
0+'
0*'
0)'
0&'
0.'
12'
14'
1A!
1=!
1;!
0w&
0v&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0p&
0q&
0r&
0s&
0t&
0u&
04!
06!
0u$
1A#
1=#
0(&
0?#
0;#
06#
0<!
0*&
0o
0n
0p
0q
0r
0s
0t
0u
0v
0w
0h
0i
0j
0k
0l
0m
0|
0F%
0~$
0&%
0%%
0$%
0#%
0"%
0!%
0'&
0s$
1x
0M
0L
0F
0G
0H
0I
0J
0K
0z
0)&
0t$
0y
#680000
0!
0*!
0+!
1~
#685000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
17!
15!
1e$
1]$
1<!
1:!
1c$
14$
1d$
1\$
#690000
0!
0*!
0+!
1~
#695000
1!
1*!
1+!
0~
11'
02'
13'
04'
0>!
1=!
1#'
1$'
1B#
0e$
0A#
1?#
0]$
0=#
09!
0c$
04$
0<!
0d$
0\$
#700000
0!
0*!
0+!
1~
#705000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1i$
1a$
1<!
1:!
1g$
1_$
1h$
1`$
#710000
0!
0*!
0+!
1~
#715000
1!
1*!
1+!
0~
10'
01'
12'
03'
0>!
1=!
0$'
1D#
0i$
0B#
1A#
0a$
0?#
09!
0g$
0_$
0<!
0h$
0`$
#720000
0!
0*!
0+!
1~
#725000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
18!
07!
15!
1m$
1e$
1<!
1:!
1k$
1c$
1l$
1d$
#730000
0!
0*!
0+!
1~
#735000
1!
1*!
1+!
0~
1/'
00'
11'
02'
0>!
1=!
1"'
0#'
1$'
1E#
0m$
0D#
1B#
0e$
0A#
09!
0k$
0c$
0<!
0l$
0d$
#740000
0!
0*!
0+!
1~
#745000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1q$
1i$
1<!
1:!
1o$
1g$
1p$
1h$
#750000
0!
0*!
0+!
1~
#755000
1!
1*!
1+!
0~
1.'
0/'
10'
01'
0>!
1=!
0$'
1-$
1,$
0q$
0E#
1D#
0i$
0B#
09!
1k$
0g$
0<!
1l$
0h$
#760000
0!
0*!
0+!
1~
#765000
1!
1*!
1+!
0~
1>!
0=!
1z&
1{&
0:!
19!
17!
15!
1u$
1m$
0-$
0,$
1r
1s
1$%
1#%
1<!
1:!
1s$
0o$
1H
1I
1t$
0p$
#770000
0!
0*!
0+!
1~
#775000
1!
1*!
1+!
0~
0.'
1/'
00'
0>!
1=!
1#'
1$'
1y&
0{&
1q$
1E#
0m$
0D#
09!
1q
0s
1%%
0#%
1o$
0k$
0<!
1G
0I
1p$
0l$
#780000
0!
0*!
0+!
1~
#785000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
0u$
1<!
1:!
0s$
0t$
#790000
0!
0*!
0+!
1~
#795000
1!
1*!
1+!
0~
1.'
0/'
0>!
1=!
0$'
1x&
0z&
1u$
1-$
1,$
0q$
0E#
09!
1y$
1p
0r
1&%
0$%
1s$
1k$
0<!
1w$
1F
0H
1t$
1l$
1x$
#800000
0!
0*!
0+!
1~
#805000
1!
1*!
1+!
0~
1>!
0=!
1z&
1{&
0:!
0y$
0-$
0,$
1r
1s
1?!
1$%
1#%
0w$
0k$
0o$
1J#
1B!
0@!
1{
1H
1I
1D!
0x$
0l$
0p$
1}
#810000
0!
0*!
0+!
1~
#815000
1!
1*!
1+!
0~
1C!
0A!
0>!
0;!
1K#
1&&
0J#
0B!
1L#
1Y#
0I#
1_
0&%
0%%
0$%
0#%
0?!
1Z#
0F
0G
0H
0I
0{
1'&
1O#
1z
14
#815001
1q'
1p'
1>'
1='
1"&
1/%
1$&
0~#
1O
1&
1N
1%
#820000
0!
0*!
0+!
1~
#825000
1!
1*!
1+!
0~
0C!
1.!
1(&
0&&
0/!
1&%
1%%
1$%
1#%
0D!
1<%
08%
05%
0O#
1F
1G
1H
1I
0}
11
00
0/
04
1)&
0'&
1y
0z
#825001
0s'
0r'
0q'
0p'
0@'
0?'
0>'
0='
0}%
06%
1|#
12%
0"&
0/%
0$&
1~#
0Q
0(
0P
0'
0O
0&
0N
0%
0}#
1/%
0~#
#830000
0!
0*!
0+!
1~
#835000
1!
1*!
1+!
0~
00!
0.!
1*&
1M#
0F#
11!
1/!
0)&
0<%
18%
15%
1O#
0x
0y
01
10
1/
14
1<%
08%
05%
0O#
11
00
0/
04
#835001
1t'
1A'
19%
1R
1)
#840000
0!
0*!
0+!
1~
#845000
1!
1*!
1+!
0~
12!
10!
0%&
0#&
0{%
0y%
1N#
0(&
1&&
0M#
01!
1P#
0`
0a
0e
0f
1D
1)&
1O#
1y
14
0)&
1'&
0y
1z
#850000
0!
0*!
0+!
1~
#855000
1!
1*!
1+!
0~
13!
02!
1Q#
0N#
0&&
1;%
07%
10%
1J#
1(&
1F#
1C
0D
1)&
1B%
0O#
1y
13
04
0'&
11%
0B%
15%
1O#
0z
1.
03
1/
14
#855001
1w'
1D'
1v%
1w#
0H#
1U
1,
1@%
0L#
1A%
0O#
04
1B%
13
#860000
0!
0*!
0+!
1~
#865000
1!
1*!
1+!
0~
03!
1:%
1o#
0i#
1[#
0K#
14!
16!
0J#
1`#
1n#
0h#
0\#
0Z#
0Y#
1I#
1?#
1;#
16#
1@!
1<!
1:!
1\
1Y
0[
1^
0_
1|
1'&
1]#
1\#
1Z#
1z
0]#
0#'
0"'
08!
07!
#865001
0w'
1v'
1r'
1q'
0D'
1C'
1?'
1>'
0v%
0w#
1H#
1x%
0x#
0@%
0|#
02%
1"&
1}#
0/%
0U
0,
1T
1+
1P
1'
1O
1&
1x#
1@%
1=%
1/%
1~#
0=%
#870000
0!
0*!
0+!
1~
#875000
1!
1*!
1+!
0~
1+'
1)'
0('
1&'
0.'
12'
14'
1A!
1=!
1;!
0x&
0y&
0z&
0{&
04!
06!
0u$
1A#
1=#
0(&
0?#
0;#
06#
0<!
0*&
0p
0q
0r
0s
0|
0&%
0%%
0$%
0#%
0'&
0s$
1x
0F
0G
0H
0I
0z
0)&
0t$
0y
#880000
0!
0*!
0+!
1~
#885000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
17!
15!
1e$
1]$
1<!
1:!
1c$
14$
1d$
1\$
#890000
0!
0*!
0+!
1~
#895000
1!
1*!
1+!
0~
11'
02'
13'
04'
0>!
1=!
1#'
1$'
1B#
0e$
0A#
1?#
0]$
0=#
09!
0c$
04$
0<!
0d$
0\$
#900000
0!
0*!
0+!
1~
#905000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1i$
1a$
1<!
1:!
1g$
1_$
1h$
1`$
#910000
0!
0*!
0+!
1~
#915000
1!
1*!
1+!
0~
10'
01'
12'
03'
0>!
1=!
0$'
1D#
0i$
0B#
1A#
0a$
0?#
09!
0g$
0_$
0<!
0h$
0`$
#920000
0!
0*!
0+!
1~
#925000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
18!
07!
15!
1m$
1e$
1<!
1:!
1k$
1c$
1l$
1d$
#930000
0!
0*!
0+!
1~
#935000
1!
1*!
1+!
0~
1/'
00'
11'
02'
0>!
1=!
1"'
0#'
1$'
1E#
0m$
0D#
1B#
0e$
0A#
09!
0k$
0c$
0<!
0l$
0d$
#940000
0!
0*!
0+!
1~
#945000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
1q$
1i$
1<!
1:!
1o$
1g$
1p$
1h$
#950000
0!
0*!
0+!
1~
#955000
1!
1*!
1+!
0~
1.'
0/'
10'
01'
0>!
1=!
0$'
10$
1.$
1,$
1+$
0q$
0E#
1D#
0i$
0B#
09!
1_$
1s$
0<!
1`$
1t$
#960000
0!
0*!
0+!
1~
#965000
1!
1*!
1+!
0~
1>!
0=!
1y&
1z&
1|&
1~&
0:!
19!
17!
15!
1u$
1m$
00$
0.$
0,$
0+$
1q
1r
1t
1v
1%%
1$%
1"%
1~$
1<!
1:!
1k$
0_$
0g$
0o$
1G
1H
1J
1L
1l$
0`$
0h$
0p$
#970000
0!
0*!
0+!
1~
#975000
1!
1*!
1+!
0~
0.'
1/'
00'
0>!
1=!
1#'
1$'
1x&
0z&
1{&
0|&
1}&
0~&
1E#
0D#
09!
1y$
1e$
1p
0r
1s
0t
1u
0v
1&%
0$%
1#%
0"%
1!%
0~$
0<!
1w$
1c$
1F
0H
1I
0J
1K
0L
1x$
1d$
#980000
0!
0*!
0+!
1~
#985000
1!
1*!
1+!
0~
1>!
0=!
0:!
19!
05!
0y$
0u$
1q$
0m$
0e$
1<!
1:!
0w$
0s$
1o$
0k$
0c$
0x$
0t$
1p$
0l$
0d$
#990000
0!
0*!
0+!
1~
#995000
1!
1*!
1+!
0~
1.'
0/'
0>!
1=!
0$'
1w&
0y&
1z&
0{&
1|&
0}&
10$
1.$
1,$
1+$
0E#
09!
1y$
1i$
17#
1o
0q
1r
0s
1t
0u
0%%
1$%
0#%
1"%
0!%
1_$
0j$
0r$
0o$
1s$
0<!
1w$
1D%
0G
1H
0I
1J
0K
1`$
1k$
1v$
0s$
0p$
1t$
1x$
1E%
1l$
0z$
0w$
0t$
1{$
0D%
0x$
1|$
0E%
1}$
#999000
b100001 "
b1 "
b100 #
b0 #
b0 "
0G#
0s#
0l#
1~
0:#
0>#
0H#
1|#
12%
0/%
0<
0:
0}#
1/%
0~#
#1000000
