{"vcs1":{"timestamp_begin":1678133110.255967366, "rt":0.39, "ut":0.17, "st":0.08}}
{"vcselab":{"timestamp_begin":1678133110.706986330, "rt":0.39, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678133111.144524879, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678133109.955737251}
{"VCS_COMP_START_TIME": 1678133109.955737251}
{"VCS_COMP_END_TIME": 1678133111.408304121}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338608}}
{"stitch_vcselab": {"peak_mem": 238956}}
