# Register_File
This is the Verilog code and synthesis output of my parameterized register file that operates at 10 MHz.
