///Register `VCTR54` reader
pub type R = crate::R<VCTR54rs>;
///Register `VCTR54` writer
pub type W = crate::W<VCTR54rs>;
///Field `B1728` reader - B1728
pub type B1728_R = crate::BitReader;
///Field `B1728` writer - B1728
pub type B1728_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1729` reader - B1729
pub type B1729_R = crate::BitReader;
///Field `B1729` writer - B1729
pub type B1729_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1730` reader - B1730
pub type B1730_R = crate::BitReader;
///Field `B1730` writer - B1730
pub type B1730_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1731` reader - B1731
pub type B1731_R = crate::BitReader;
///Field `B1731` writer - B1731
pub type B1731_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1732` reader - B1732
pub type B1732_R = crate::BitReader;
///Field `B1732` writer - B1732
pub type B1732_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1733` reader - B1733
pub type B1733_R = crate::BitReader;
///Field `B1733` writer - B1733
pub type B1733_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1734` reader - B1734
pub type B1734_R = crate::BitReader;
///Field `B1734` writer - B1734
pub type B1734_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1735` reader - B1735
pub type B1735_R = crate::BitReader;
///Field `B1735` writer - B1735
pub type B1735_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1736` reader - B1736
pub type B1736_R = crate::BitReader;
///Field `B1736` writer - B1736
pub type B1736_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1737` reader - B1737
pub type B1737_R = crate::BitReader;
///Field `B1737` writer - B1737
pub type B1737_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1738` reader - B1738
pub type B1738_R = crate::BitReader;
///Field `B1738` writer - B1738
pub type B1738_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1739` reader - B1739
pub type B1739_R = crate::BitReader;
///Field `B1739` writer - B1739
pub type B1739_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1740` reader - B1740
pub type B1740_R = crate::BitReader;
///Field `B1740` writer - B1740
pub type B1740_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1741` reader - B1741
pub type B1741_R = crate::BitReader;
///Field `B1741` writer - B1741
pub type B1741_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1742` reader - B1742
pub type B1742_R = crate::BitReader;
///Field `B1742` writer - B1742
pub type B1742_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1743` reader - B1743
pub type B1743_R = crate::BitReader;
///Field `B1743` writer - B1743
pub type B1743_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1744` reader - B1744
pub type B1744_R = crate::BitReader;
///Field `B1744` writer - B1744
pub type B1744_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1745` reader - B1745
pub type B1745_R = crate::BitReader;
///Field `B1745` writer - B1745
pub type B1745_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1746` reader - B1746
pub type B1746_R = crate::BitReader;
///Field `B1746` writer - B1746
pub type B1746_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1747` reader - B1747
pub type B1747_R = crate::BitReader;
///Field `B1747` writer - B1747
pub type B1747_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1748` reader - B1748
pub type B1748_R = crate::BitReader;
///Field `B1748` writer - B1748
pub type B1748_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1749` reader - B1749
pub type B1749_R = crate::BitReader;
///Field `B1749` writer - B1749
pub type B1749_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1750` reader - B1750
pub type B1750_R = crate::BitReader;
///Field `B1750` writer - B1750
pub type B1750_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1751` reader - B1751
pub type B1751_R = crate::BitReader;
///Field `B1751` writer - B1751
pub type B1751_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1752` reader - B1752
pub type B1752_R = crate::BitReader;
///Field `B1752` writer - B1752
pub type B1752_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1753` reader - B1753
pub type B1753_R = crate::BitReader;
///Field `B1753` writer - B1753
pub type B1753_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1754` reader - B1754
pub type B1754_R = crate::BitReader;
///Field `B1754` writer - B1754
pub type B1754_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1755` reader - B1755
pub type B1755_R = crate::BitReader;
///Field `B1755` writer - B1755
pub type B1755_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1756` reader - B1756
pub type B1756_R = crate::BitReader;
///Field `B1756` writer - B1756
pub type B1756_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1757` reader - B1757
pub type B1757_R = crate::BitReader;
///Field `B1757` writer - B1757
pub type B1757_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1758` reader - B1758
pub type B1758_R = crate::BitReader;
///Field `B1758` writer - B1758
pub type B1758_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1759` reader - B1759
pub type B1759_R = crate::BitReader;
///Field `B1759` writer - B1759
pub type B1759_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B1728
    #[inline(always)]
    pub fn b1728(&self) -> B1728_R {
        B1728_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B1729
    #[inline(always)]
    pub fn b1729(&self) -> B1729_R {
        B1729_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B1730
    #[inline(always)]
    pub fn b1730(&self) -> B1730_R {
        B1730_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B1731
    #[inline(always)]
    pub fn b1731(&self) -> B1731_R {
        B1731_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B1732
    #[inline(always)]
    pub fn b1732(&self) -> B1732_R {
        B1732_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B1733
    #[inline(always)]
    pub fn b1733(&self) -> B1733_R {
        B1733_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B1734
    #[inline(always)]
    pub fn b1734(&self) -> B1734_R {
        B1734_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B1735
    #[inline(always)]
    pub fn b1735(&self) -> B1735_R {
        B1735_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B1736
    #[inline(always)]
    pub fn b1736(&self) -> B1736_R {
        B1736_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B1737
    #[inline(always)]
    pub fn b1737(&self) -> B1737_R {
        B1737_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B1738
    #[inline(always)]
    pub fn b1738(&self) -> B1738_R {
        B1738_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B1739
    #[inline(always)]
    pub fn b1739(&self) -> B1739_R {
        B1739_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B1740
    #[inline(always)]
    pub fn b1740(&self) -> B1740_R {
        B1740_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B1741
    #[inline(always)]
    pub fn b1741(&self) -> B1741_R {
        B1741_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B1742
    #[inline(always)]
    pub fn b1742(&self) -> B1742_R {
        B1742_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B1743
    #[inline(always)]
    pub fn b1743(&self) -> B1743_R {
        B1743_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B1744
    #[inline(always)]
    pub fn b1744(&self) -> B1744_R {
        B1744_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B1745
    #[inline(always)]
    pub fn b1745(&self) -> B1745_R {
        B1745_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B1746
    #[inline(always)]
    pub fn b1746(&self) -> B1746_R {
        B1746_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B1747
    #[inline(always)]
    pub fn b1747(&self) -> B1747_R {
        B1747_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B1748
    #[inline(always)]
    pub fn b1748(&self) -> B1748_R {
        B1748_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B1749
    #[inline(always)]
    pub fn b1749(&self) -> B1749_R {
        B1749_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B1750
    #[inline(always)]
    pub fn b1750(&self) -> B1750_R {
        B1750_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B1751
    #[inline(always)]
    pub fn b1751(&self) -> B1751_R {
        B1751_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B1752
    #[inline(always)]
    pub fn b1752(&self) -> B1752_R {
        B1752_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B1753
    #[inline(always)]
    pub fn b1753(&self) -> B1753_R {
        B1753_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B1754
    #[inline(always)]
    pub fn b1754(&self) -> B1754_R {
        B1754_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B1755
    #[inline(always)]
    pub fn b1755(&self) -> B1755_R {
        B1755_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B1756
    #[inline(always)]
    pub fn b1756(&self) -> B1756_R {
        B1756_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B1757
    #[inline(always)]
    pub fn b1757(&self) -> B1757_R {
        B1757_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B1758
    #[inline(always)]
    pub fn b1758(&self) -> B1758_R {
        B1758_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B1759
    #[inline(always)]
    pub fn b1759(&self) -> B1759_R {
        B1759_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR54")
            .field("b1728", &self.b1728())
            .field("b1729", &self.b1729())
            .field("b1730", &self.b1730())
            .field("b1731", &self.b1731())
            .field("b1732", &self.b1732())
            .field("b1733", &self.b1733())
            .field("b1734", &self.b1734())
            .field("b1735", &self.b1735())
            .field("b1736", &self.b1736())
            .field("b1737", &self.b1737())
            .field("b1738", &self.b1738())
            .field("b1739", &self.b1739())
            .field("b1740", &self.b1740())
            .field("b1741", &self.b1741())
            .field("b1742", &self.b1742())
            .field("b1743", &self.b1743())
            .field("b1744", &self.b1744())
            .field("b1745", &self.b1745())
            .field("b1746", &self.b1746())
            .field("b1747", &self.b1747())
            .field("b1748", &self.b1748())
            .field("b1749", &self.b1749())
            .field("b1750", &self.b1750())
            .field("b1751", &self.b1751())
            .field("b1752", &self.b1752())
            .field("b1753", &self.b1753())
            .field("b1754", &self.b1754())
            .field("b1755", &self.b1755())
            .field("b1756", &self.b1756())
            .field("b1757", &self.b1757())
            .field("b1758", &self.b1758())
            .field("b1759", &self.b1759())
            .finish()
    }
}
impl W {
    ///Bit 0 - B1728
    #[inline(always)]
    pub fn b1728(&mut self) -> B1728_W<'_, VCTR54rs> {
        B1728_W::new(self, 0)
    }
    ///Bit 1 - B1729
    #[inline(always)]
    pub fn b1729(&mut self) -> B1729_W<'_, VCTR54rs> {
        B1729_W::new(self, 1)
    }
    ///Bit 2 - B1730
    #[inline(always)]
    pub fn b1730(&mut self) -> B1730_W<'_, VCTR54rs> {
        B1730_W::new(self, 2)
    }
    ///Bit 3 - B1731
    #[inline(always)]
    pub fn b1731(&mut self) -> B1731_W<'_, VCTR54rs> {
        B1731_W::new(self, 3)
    }
    ///Bit 4 - B1732
    #[inline(always)]
    pub fn b1732(&mut self) -> B1732_W<'_, VCTR54rs> {
        B1732_W::new(self, 4)
    }
    ///Bit 5 - B1733
    #[inline(always)]
    pub fn b1733(&mut self) -> B1733_W<'_, VCTR54rs> {
        B1733_W::new(self, 5)
    }
    ///Bit 6 - B1734
    #[inline(always)]
    pub fn b1734(&mut self) -> B1734_W<'_, VCTR54rs> {
        B1734_W::new(self, 6)
    }
    ///Bit 7 - B1735
    #[inline(always)]
    pub fn b1735(&mut self) -> B1735_W<'_, VCTR54rs> {
        B1735_W::new(self, 7)
    }
    ///Bit 8 - B1736
    #[inline(always)]
    pub fn b1736(&mut self) -> B1736_W<'_, VCTR54rs> {
        B1736_W::new(self, 8)
    }
    ///Bit 9 - B1737
    #[inline(always)]
    pub fn b1737(&mut self) -> B1737_W<'_, VCTR54rs> {
        B1737_W::new(self, 9)
    }
    ///Bit 10 - B1738
    #[inline(always)]
    pub fn b1738(&mut self) -> B1738_W<'_, VCTR54rs> {
        B1738_W::new(self, 10)
    }
    ///Bit 11 - B1739
    #[inline(always)]
    pub fn b1739(&mut self) -> B1739_W<'_, VCTR54rs> {
        B1739_W::new(self, 11)
    }
    ///Bit 12 - B1740
    #[inline(always)]
    pub fn b1740(&mut self) -> B1740_W<'_, VCTR54rs> {
        B1740_W::new(self, 12)
    }
    ///Bit 13 - B1741
    #[inline(always)]
    pub fn b1741(&mut self) -> B1741_W<'_, VCTR54rs> {
        B1741_W::new(self, 13)
    }
    ///Bit 14 - B1742
    #[inline(always)]
    pub fn b1742(&mut self) -> B1742_W<'_, VCTR54rs> {
        B1742_W::new(self, 14)
    }
    ///Bit 15 - B1743
    #[inline(always)]
    pub fn b1743(&mut self) -> B1743_W<'_, VCTR54rs> {
        B1743_W::new(self, 15)
    }
    ///Bit 16 - B1744
    #[inline(always)]
    pub fn b1744(&mut self) -> B1744_W<'_, VCTR54rs> {
        B1744_W::new(self, 16)
    }
    ///Bit 17 - B1745
    #[inline(always)]
    pub fn b1745(&mut self) -> B1745_W<'_, VCTR54rs> {
        B1745_W::new(self, 17)
    }
    ///Bit 18 - B1746
    #[inline(always)]
    pub fn b1746(&mut self) -> B1746_W<'_, VCTR54rs> {
        B1746_W::new(self, 18)
    }
    ///Bit 19 - B1747
    #[inline(always)]
    pub fn b1747(&mut self) -> B1747_W<'_, VCTR54rs> {
        B1747_W::new(self, 19)
    }
    ///Bit 20 - B1748
    #[inline(always)]
    pub fn b1748(&mut self) -> B1748_W<'_, VCTR54rs> {
        B1748_W::new(self, 20)
    }
    ///Bit 21 - B1749
    #[inline(always)]
    pub fn b1749(&mut self) -> B1749_W<'_, VCTR54rs> {
        B1749_W::new(self, 21)
    }
    ///Bit 22 - B1750
    #[inline(always)]
    pub fn b1750(&mut self) -> B1750_W<'_, VCTR54rs> {
        B1750_W::new(self, 22)
    }
    ///Bit 23 - B1751
    #[inline(always)]
    pub fn b1751(&mut self) -> B1751_W<'_, VCTR54rs> {
        B1751_W::new(self, 23)
    }
    ///Bit 24 - B1752
    #[inline(always)]
    pub fn b1752(&mut self) -> B1752_W<'_, VCTR54rs> {
        B1752_W::new(self, 24)
    }
    ///Bit 25 - B1753
    #[inline(always)]
    pub fn b1753(&mut self) -> B1753_W<'_, VCTR54rs> {
        B1753_W::new(self, 25)
    }
    ///Bit 26 - B1754
    #[inline(always)]
    pub fn b1754(&mut self) -> B1754_W<'_, VCTR54rs> {
        B1754_W::new(self, 26)
    }
    ///Bit 27 - B1755
    #[inline(always)]
    pub fn b1755(&mut self) -> B1755_W<'_, VCTR54rs> {
        B1755_W::new(self, 27)
    }
    ///Bit 28 - B1756
    #[inline(always)]
    pub fn b1756(&mut self) -> B1756_W<'_, VCTR54rs> {
        B1756_W::new(self, 28)
    }
    ///Bit 29 - B1757
    #[inline(always)]
    pub fn b1757(&mut self) -> B1757_W<'_, VCTR54rs> {
        B1757_W::new(self, 29)
    }
    ///Bit 30 - B1758
    #[inline(always)]
    pub fn b1758(&mut self) -> B1758_W<'_, VCTR54rs> {
        B1758_W::new(self, 30)
    }
    ///Bit 31 - B1759
    #[inline(always)]
    pub fn b1759(&mut self) -> B1759_W<'_, VCTR54rs> {
        B1759_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr54::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr54::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR54)*/
pub struct VCTR54rs;
impl crate::RegisterSpec for VCTR54rs {
    type Ux = u32;
}
///`read()` method returns [`vctr54::R`](R) reader structure
impl crate::Readable for VCTR54rs {}
///`write(|w| ..)` method takes [`vctr54::W`](W) writer structure
impl crate::Writable for VCTR54rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR54 to value 0xffff_ffff
impl crate::Resettable for VCTR54rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
