$date
	Thu Oct 25 13:13:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RegisterFileTester $end
$var reg 4 ! A_Address [3:0] $end
$upscope $end
$scope module RegisterFileTester $end
$var reg 4 " B_Address [3:0] $end
$upscope $end
$scope module RegisterFileTester $end
$var reg 4 # C_Address [3:0] $end
$upscope $end
$scope module RegisterFileTester $end
$var reg 32 $ Input_C [31:0] $end
$upscope $end
$scope module RegisterFileTester $end
$var reg 1 % E $end
$upscope $end
$scope module RegisterFileTester $end
$var reg 1 & clk $end
$upscope $end
$scope module RegisterFileTester $end
$var wire 32 ' Output_A [31:0] $end
$upscope $end
$scope module RegisterFileTester $end
$var wire 32 ( Output_B [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0xxxxxxxxxxxxxxxx (
b0xxxxxxxxxxxxxxxx '
0&
0%
b101 $
b0 #
b0 "
b0 !
$end
#5
1&
#10
b0 (
b0 '
0&
1%
b1 #
#15
1&
#20
0&
b10110 $
b10 #
#25
1&
#30
0&
b100001 $
b11 #
#35
1&
#40
0&
b101100 $
b100 #
#45
1&
#50
0&
b110111 $
b101 #
#55
1&
#60
0&
b1000010 $
b110 #
#65
1&
#70
0&
b1001101 $
b111 #
#75
1&
#80
0&
b1011000 $
b1000 #
#85
1&
#90
0&
b1100011 $
b1001 #
#95
1&
#100
0&
b1100101 $
b1010 #
#105
1&
#110
0&
b1101111 $
b1011 #
#115
1&
#120
0&
b1111001 $
b1100 #
#125
1&
#130
0&
b10000011 $
b1101 #
#135
1&
#140
0&
b10001101 $
b1110 #
#145
1&
#150
0&
b10010111 $
b1111 #
#155
1&
#160
0&
0%
b0 $
b0 #
#165
1&
#170
b10110 (
b101 '
0&
b10 "
b1 !
#175
1&
#180
b101100 (
b100001 '
0&
b100 "
b11 !
#185
1&
#190
b1000010 (
b110111 '
0&
b110 "
b101 !
#195
1&
#200
b1011000 (
b1001101 '
0&
b1000 "
b111 !
#205
1&
#210
b1100101 (
b1100011 '
0&
b1010 "
b1001 !
#215
1&
#220
b1111001 (
b1101111 '
0&
b1100 "
b1011 !
#225
1&
#230
b10001101 (
b10000011 '
0&
b1110 "
b1101 !
#235
1&
#240
b0 (
b10010111 '
0&
b0 "
b1111 !
#245
1&
#250
b1100101 '
0&
b1010 !
#255
1&
1%
b111110100 $
b1010 #
#260
b111110100 '
0&
#280
