-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "10/17/2020 20:57:01"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	projeto1 IS
    PORT (
	CLOCK_50 : IN std_logic;
	pinoTeste : OUT std_logic_vector(9 DOWNTO 0);
	t_outMem : OUT std_logic_vector(7 DOWNTO 0);
	habRAM : OUT std_logic;
	habDisplay : OUT std_logic;
	habSW : OUT std_logic;
	habKEY : OUT std_logic;
	habLED : OUT std_logic;
	habBT : OUT std_logic;
	us : OUT std_logic_vector(7 DOWNTO 0);
	ds : OUT std_logic_vector(7 DOWNTO 0);
	um : OUT std_logic_vector(7 DOWNTO 0);
	dm : OUT std_logic_vector(7 DOWNTO 0);
	uh : OUT std_logic_vector(7 DOWNTO 0);
	dh : OUT std_logic_vector(7 DOWNTO 0)
	);
END projeto1;

-- Design Ports Information
-- pinoTeste[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[7]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[8]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pinoTeste[9]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[0]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[4]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t_outMem[7]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habRAM	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habDisplay	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habSW	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habKEY	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habLED	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habBT	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[2]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[5]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- us[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[0]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[4]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[7]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[5]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- um[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[2]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[4]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[5]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[6]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dm[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[1]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[5]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[6]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uh[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[3]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[5]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[6]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dh[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF projeto1 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_pinoTeste : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_t_outMem : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_habRAM : std_logic;
SIGNAL ww_habDisplay : std_logic;
SIGNAL ww_habSW : std_logic;
SIGNAL ww_habKEY : std_logic;
SIGNAL ww_habLED : std_logic;
SIGNAL ww_habBT : std_logic;
SIGNAL ww_us : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ds : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_um : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_dm : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_uh : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_dh : std_logic_vector(7 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~1_sumout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~2\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~5_sumout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~30\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~34\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~37_sumout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~14_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~15_combout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~20_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~19_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~21_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~22_combout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~30_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~18_combout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~16_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~17_combout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~0_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~1_combout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~33_sumout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~12_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~13_combout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~6\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~9_sumout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~10\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~13_sumout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~14\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~17_sumout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~18\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~21_sumout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~22\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~26\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~29_sumout\ : std_logic;
SIGNAL \processador|fetch|muxPC|saida_MUX[7]~1_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~8_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~9_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~6_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~7_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~10_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~11_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~4_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~5_combout\ : std_logic;
SIGNAL \processador|UC|comb~2_combout\ : std_logic;
SIGNAL \processador|UC|comb~3_combout\ : std_logic;
SIGNAL \processador|UC|comb~1_combout\ : std_logic;
SIGNAL \processador|UC|comb~0_combout\ : std_logic;
SIGNAL \processador|UC|comb~4_combout\ : std_logic;
SIGNAL \processador|UC|comb~5_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Equal7~1_combout\ : std_logic;
SIGNAL \processador|UC|Equal7~1_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~59feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[7]~21_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Equal7~0_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~28_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~29_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~23_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~24_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~25_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~26_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~27_combout\ : std_logic;
SIGNAL \processador|UC|habilitaResgistrador~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~140_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~59_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~67feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~143_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~67_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~75feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~141_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~75_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~27feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~144_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~27_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~35feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~147_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~35_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~43feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~145_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~43_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~19feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~146_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~19_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~136_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~51feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~142_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~51_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~104_combout\ : std_logic;
SIGNAL \processador|UC|operacao[2]~0_combout\ : std_logic;
SIGNAL \RAM|Decoder0~2_combout\ : std_logic;
SIGNAL \RAM|Decoder0~30_combout\ : std_logic;
SIGNAL \RAM|ram[791][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~28_combout\ : std_logic;
SIGNAL \RAM|ram[787][7]~q\ : std_logic;
SIGNAL \RAM|ram[790][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~0_combout\ : std_logic;
SIGNAL \RAM|Decoder0~29_combout\ : std_logic;
SIGNAL \RAM|ram[790][7]~q\ : std_logic;
SIGNAL \RAM|ram[788][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~6_combout\ : std_logic;
SIGNAL \RAM|Decoder0~7_combout\ : std_logic;
SIGNAL \RAM|Decoder0~59_combout\ : std_logic;
SIGNAL \RAM|ram[788][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~9_combout\ : std_logic;
SIGNAL \RAM|Decoder0~60_combout\ : std_logic;
SIGNAL \RAM|ram[789][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~58_combout\ : std_logic;
SIGNAL \RAM|ram[785][7]~q\ : std_logic;
SIGNAL \RAM|ram[784][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~57_combout\ : std_logic;
SIGNAL \RAM|ram[784][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\ : std_logic;
SIGNAL \RAM|ram[786][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~27_combout\ : std_logic;
SIGNAL \RAM|ram[786][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~264_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\ : std_logic;
SIGNAL \RAM|Decoder0~19_combout\ : std_logic;
SIGNAL \RAM|ram[826][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~22_combout\ : std_logic;
SIGNAL \RAM|ram[811][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~20_combout\ : std_logic;
SIGNAL \RAM|ram[827][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~50_combout\ : std_logic;
SIGNAL \RAM|ram[825][7]~q\ : std_logic;
SIGNAL \RAM|ram[809][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~52_combout\ : std_logic;
SIGNAL \RAM|ram[809][7]~q\ : std_logic;
SIGNAL \RAM|ram[824][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~49_combout\ : std_logic;
SIGNAL \RAM|ram[824][7]~q\ : std_logic;
SIGNAL \RAM|ram[808][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~51_combout\ : std_logic;
SIGNAL \RAM|ram[808][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\ : std_logic;
SIGNAL \RAM|Decoder0~21_combout\ : std_logic;
SIGNAL \RAM|ram[810][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\ : std_logic;
SIGNAL \RAM|ram[818][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~11_combout\ : std_logic;
SIGNAL \RAM|ram[818][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~12_combout\ : std_logic;
SIGNAL \RAM|ram[819][7]~q\ : std_logic;
SIGNAL \RAM|ram[803][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~14_combout\ : std_logic;
SIGNAL \RAM|ram[803][7]~q\ : std_logic;
SIGNAL \RAM|ram[816][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~41_combout\ : std_logic;
SIGNAL \RAM|ram[816][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~42_combout\ : std_logic;
SIGNAL \RAM|ram[817][7]~q\ : std_logic;
SIGNAL \RAM|ram[801][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~44_combout\ : std_logic;
SIGNAL \RAM|ram[801][7]~q\ : std_logic;
SIGNAL \RAM|ram[800][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~43_combout\ : std_logic;
SIGNAL \RAM|ram[800][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\ : std_logic;
SIGNAL \RAM|ram[802][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~13_combout\ : std_logic;
SIGNAL \RAM|ram[802][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\ : std_logic;
SIGNAL \RAM|ram[830][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~23_combout\ : std_logic;
SIGNAL \RAM|ram[830][7]~q\ : std_logic;
SIGNAL \RAM|ram[815][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~26_combout\ : std_logic;
SIGNAL \RAM|ram[815][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~24_combout\ : std_logic;
SIGNAL \RAM|ram[831][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~54_combout\ : std_logic;
SIGNAL \RAM|ram[829][7]~q\ : std_logic;
SIGNAL \RAM|ram[828][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~53_combout\ : std_logic;
SIGNAL \RAM|ram[828][7]~q\ : std_logic;
SIGNAL \RAM|ram[813][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~56_combout\ : std_logic;
SIGNAL \RAM|ram[813][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~55_combout\ : std_logic;
SIGNAL \RAM|ram[812][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\ : std_logic;
SIGNAL \RAM|ram[814][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~25_combout\ : std_logic;
SIGNAL \RAM|ram[814][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\ : std_logic;
SIGNAL \RAM|Decoder0~15_combout\ : std_logic;
SIGNAL \RAM|ram[822][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~18_combout\ : std_logic;
SIGNAL \RAM|ram[807][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~16_combout\ : std_logic;
SIGNAL \RAM|ram[823][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~46_combout\ : std_logic;
SIGNAL \RAM|ram[821][7]~q\ : std_logic;
SIGNAL \RAM|ram[805][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~48_combout\ : std_logic;
SIGNAL \RAM|ram[805][7]~q\ : std_logic;
SIGNAL \RAM|ram[820][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~45_combout\ : std_logic;
SIGNAL \RAM|ram[820][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~47_combout\ : std_logic;
SIGNAL \RAM|ram[804][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\ : std_logic;
SIGNAL \RAM|Decoder0~17_combout\ : std_logic;
SIGNAL \RAM|ram[806][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ : std_logic;
SIGNAL \RAM|Decoder0~40_combout\ : std_logic;
SIGNAL \RAM|ram[783][7]~q\ : std_logic;
SIGNAL \RAM|ram[782][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~39_combout\ : std_logic;
SIGNAL \RAM|ram[782][7]~q\ : std_logic;
SIGNAL \RAM|ram[779][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~36_combout\ : std_logic;
SIGNAL \RAM|ram[779][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~67_combout\ : std_logic;
SIGNAL \RAM|ram[780][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~68_combout\ : std_logic;
SIGNAL \RAM|ram[781][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~64_combout\ : std_logic;
SIGNAL \RAM|ram[777][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~63_combout\ : std_logic;
SIGNAL \RAM|ram[776][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\ : std_logic;
SIGNAL \RAM|ram[778][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~35_combout\ : std_logic;
SIGNAL \RAM|ram[778][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~273_combout\ : std_logic;
SIGNAL \RAM|Decoder0~32_combout\ : std_logic;
SIGNAL \RAM|ram[775][7]~q\ : std_logic;
SIGNAL \RAM|ram[774][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~31_combout\ : std_logic;
SIGNAL \RAM|ram[774][7]~q\ : std_logic;
SIGNAL \RAM|ram[771][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~5_combout\ : std_logic;
SIGNAL \RAM|ram[771][7]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM|Decoder0~10_combout\ : std_logic;
SIGNAL \RAM|ram[773][7]~q\ : std_logic;
SIGNAL \RAM|ram[772][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~8_combout\ : std_logic;
SIGNAL \RAM|ram[772][7]~q\ : std_logic;
SIGNAL \RAM|ram[769][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~3_combout\ : std_logic;
SIGNAL \RAM|ram[769][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~1_combout\ : std_logic;
SIGNAL \RAM|ram[768][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\ : std_logic;
SIGNAL \RAM|ram[770][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~4_combout\ : std_logic;
SIGNAL \RAM|ram[770][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~277_combout\ : std_logic;
SIGNAL \RAM|Decoder0~38_combout\ : std_logic;
SIGNAL \RAM|ram[799][7]~q\ : std_logic;
SIGNAL \RAM|ram[798][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~37_combout\ : std_logic;
SIGNAL \RAM|ram[798][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~34_combout\ : std_logic;
SIGNAL \RAM|ram[795][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~66_combout\ : std_logic;
SIGNAL \RAM|ram[797][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~65_combout\ : std_logic;
SIGNAL \RAM|ram[796][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~62_combout\ : std_logic;
SIGNAL \RAM|ram[793][7]~q\ : std_logic;
SIGNAL \RAM|ram[792][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~61_combout\ : std_logic;
SIGNAL \RAM|ram[792][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\ : std_logic;
SIGNAL \RAM|ram[794][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~33_combout\ : std_logic;
SIGNAL \RAM|ram[794][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~269_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\ : std_logic;
SIGNAL \RAM|ram[823][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[823][6]~q\ : std_logic;
SIGNAL \RAM|ram[822][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[822][6]~q\ : std_logic;
SIGNAL \RAM|ram[807][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[807][6]~q\ : std_logic;
SIGNAL \RAM|ram[820][6]~q\ : std_logic;
SIGNAL \RAM|ram[805][6]~q\ : std_logic;
SIGNAL \RAM|ram[821][6]~q\ : std_logic;
SIGNAL \RAM|ram[804][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[804][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\ : std_logic;
SIGNAL \RAM|ram[806][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\ : std_logic;
SIGNAL \RAM|ram[827][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[827][6]~q\ : std_logic;
SIGNAL \RAM|ram[826][6]~q\ : std_logic;
SIGNAL \RAM|ram[811][6]~q\ : std_logic;
SIGNAL \RAM|ram[825][6]~q\ : std_logic;
SIGNAL \RAM|ram[824][6]~q\ : std_logic;
SIGNAL \RAM|ram[809][6]~q\ : std_logic;
SIGNAL \RAM|ram[808][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[808][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\ : std_logic;
SIGNAL \RAM|ram[810][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[810][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\ : std_logic;
SIGNAL \RAM|ram[819][6]~q\ : std_logic;
SIGNAL \RAM|ram[818][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][6]~q\ : std_logic;
SIGNAL \RAM|ram[803][6]~q\ : std_logic;
SIGNAL \RAM|ram[816][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[816][6]~q\ : std_logic;
SIGNAL \RAM|ram[817][6]~q\ : std_logic;
SIGNAL \RAM|ram[801][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[801][6]~q\ : std_logic;
SIGNAL \RAM|ram[800][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\ : std_logic;
SIGNAL \RAM|ram[802][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\ : std_logic;
SIGNAL \RAM|ram[830][6]~q\ : std_logic;
SIGNAL \RAM|ram[831][6]~q\ : std_logic;
SIGNAL \RAM|ram[815][6]~q\ : std_logic;
SIGNAL \RAM|ram[828][6]~q\ : std_logic;
SIGNAL \RAM|ram[829][6]~q\ : std_logic;
SIGNAL \RAM|ram[813][6]~q\ : std_logic;
SIGNAL \RAM|ram[812][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\ : std_logic;
SIGNAL \RAM|ram[814][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[814][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\ : std_logic;
SIGNAL \RAM|ram[791][6]~q\ : std_logic;
SIGNAL \RAM|ram[787][6]~q\ : std_logic;
SIGNAL \RAM|ram[790][6]~q\ : std_logic;
SIGNAL \RAM|ram[788][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[788][6]~q\ : std_logic;
SIGNAL \RAM|ram[789][6]~q\ : std_logic;
SIGNAL \RAM|ram[785][6]~q\ : std_logic;
SIGNAL \RAM|ram[784][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\ : std_logic;
SIGNAL \RAM|ram[786][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[786][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~228_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\ : std_logic;
SIGNAL \RAM|ram[775][6]~q\ : std_logic;
SIGNAL \RAM|ram[771][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[771][6]~q\ : std_logic;
SIGNAL \RAM|ram[774][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[774][6]~q\ : std_logic;
SIGNAL \RAM|ram[772][6]~q\ : std_logic;
SIGNAL \RAM|ram[773][6]~q\ : std_logic;
SIGNAL \RAM|ram[769][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[769][6]~q\ : std_logic;
SIGNAL \RAM|ram[768][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\ : std_logic;
SIGNAL \RAM|ram[770][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[770][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~241_combout\ : std_logic;
SIGNAL \RAM|ram[782][6]~q\ : std_logic;
SIGNAL \RAM|ram[783][6]~q\ : std_logic;
SIGNAL \RAM|ram[779][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[779][6]~q\ : std_logic;
SIGNAL \RAM|ram[781][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[781][6]~q\ : std_logic;
SIGNAL \RAM|ram[777][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[777][6]~q\ : std_logic;
SIGNAL \RAM|ram[780][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[780][6]~q\ : std_logic;
SIGNAL \RAM|ram[776][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[776][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\ : std_logic;
SIGNAL \RAM|ram[778][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[778][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~237_combout\ : std_logic;
SIGNAL \RAM|ram[799][6]~q\ : std_logic;
SIGNAL \RAM|ram[795][6]~q\ : std_logic;
SIGNAL \RAM|ram[798][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][6]~q\ : std_logic;
SIGNAL \RAM|ram[796][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[796][6]~q\ : std_logic;
SIGNAL \RAM|ram[797][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[797][6]~q\ : std_logic;
SIGNAL \RAM|ram[793][6]~q\ : std_logic;
SIGNAL \RAM|ram[792][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[792][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\ : std_logic;
SIGNAL \RAM|ram[794][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[794][6]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~233_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\ : std_logic;
SIGNAL \RAM|ram[791][5]~q\ : std_logic;
SIGNAL \RAM|ram[790][5]~q\ : std_logic;
SIGNAL \RAM|ram[775][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[775][5]~q\ : std_logic;
SIGNAL \RAM|ram[789][5]~q\ : std_logic;
SIGNAL \RAM|ram[788][5]~q\ : std_logic;
SIGNAL \RAM|ram[773][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[773][5]~q\ : std_logic;
SIGNAL \RAM|ram[772][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[772][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\ : std_logic;
SIGNAL \RAM|ram[774][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[774][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\ : std_logic;
SIGNAL \RAM|ram[794][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[794][5]~q\ : std_logic;
SIGNAL \RAM|ram[795][5]~q\ : std_logic;
SIGNAL \RAM|ram[779][5]~q\ : std_logic;
SIGNAL \RAM|ram[792][5]~q\ : std_logic;
SIGNAL \RAM|ram[793][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[793][5]~q\ : std_logic;
SIGNAL \RAM|ram[777][5]~q\ : std_logic;
SIGNAL \RAM|ram[776][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[776][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\ : std_logic;
SIGNAL \RAM|ram[778][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\ : std_logic;
SIGNAL \RAM|ram[786][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[786][5]~q\ : std_logic;
SIGNAL \RAM|ram[787][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[787][5]~q\ : std_logic;
SIGNAL \RAM|ram[771][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[771][5]~q\ : std_logic;
SIGNAL \RAM|ram[785][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[785][5]~q\ : std_logic;
SIGNAL \RAM|ram[784][5]~q\ : std_logic;
SIGNAL \RAM|ram[769][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[769][5]~q\ : std_logic;
SIGNAL \RAM|ram[768][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[768][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\ : std_logic;
SIGNAL \RAM|ram[770][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[770][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\ : std_logic;
SIGNAL \RAM|ram[798][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][5]~q\ : std_logic;
SIGNAL \RAM|ram[799][5]~q\ : std_logic;
SIGNAL \RAM|ram[783][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[783][5]~q\ : std_logic;
SIGNAL \RAM|ram[796][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[796][5]~q\ : std_logic;
SIGNAL \RAM|ram[797][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[797][5]~q\ : std_logic;
SIGNAL \RAM|ram[781][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[781][5]~q\ : std_logic;
SIGNAL \RAM|ram[780][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[780][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\ : std_logic;
SIGNAL \RAM|ram[782][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[782][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\ : std_logic;
SIGNAL \RAM|ram[831][5]~q\ : std_logic;
SIGNAL \RAM|ram[830][5]~q\ : std_logic;
SIGNAL \RAM|ram[815][5]~q\ : std_logic;
SIGNAL \RAM|ram[828][5]~q\ : std_logic;
SIGNAL \RAM|ram[829][5]~q\ : std_logic;
SIGNAL \RAM|ram[813][5]~q\ : std_logic;
SIGNAL \RAM|ram[812][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[812][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\ : std_logic;
SIGNAL \RAM|ram[814][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[814][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\ : std_logic;
SIGNAL \RAM|ram[826][5]~q\ : std_logic;
SIGNAL \RAM|ram[811][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[811][5]~q\ : std_logic;
SIGNAL \RAM|ram[827][5]~q\ : std_logic;
SIGNAL \RAM|ram[825][5]~q\ : std_logic;
SIGNAL \RAM|ram[824][5]~q\ : std_logic;
SIGNAL \RAM|ram[809][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[809][5]~q\ : std_logic;
SIGNAL \RAM|ram[808][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[808][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\ : std_logic;
SIGNAL \RAM|ram[810][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\ : std_logic;
SIGNAL \RAM|ram[822][5]~q\ : std_logic;
SIGNAL \RAM|ram[823][5]~q\ : std_logic;
SIGNAL \RAM|ram[807][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[807][5]~q\ : std_logic;
SIGNAL \RAM|ram[821][5]~q\ : std_logic;
SIGNAL \RAM|ram[820][5]~q\ : std_logic;
SIGNAL \RAM|ram[805][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[805][5]~q\ : std_logic;
SIGNAL \RAM|ram[804][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[804][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\ : std_logic;
SIGNAL \RAM|ram[806][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\ : std_logic;
SIGNAL \RAM|ram[819][5]~q\ : std_logic;
SIGNAL \RAM|ram[803][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[803][5]~q\ : std_logic;
SIGNAL \RAM|ram[818][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][5]~q\ : std_logic;
SIGNAL \RAM|ram[816][5]~q\ : std_logic;
SIGNAL \RAM|ram[817][5]~q\ : std_logic;
SIGNAL \RAM|ram[801][5]~q\ : std_logic;
SIGNAL \RAM|ram[800][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[800][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\ : std_logic;
SIGNAL \RAM|ram[802][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[802][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~34_cout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~5_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~68feeder_combout\ : std_logic;
SIGNAL \RAM|ram[823][0]~q\ : std_logic;
SIGNAL \RAM|ram[822][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[822][0]~q\ : std_logic;
SIGNAL \RAM|ram[807][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[807][0]~q\ : std_logic;
SIGNAL \RAM|ram[821][0]~q\ : std_logic;
SIGNAL \RAM|ram[805][0]~q\ : std_logic;
SIGNAL \RAM|ram[820][0]~q\ : std_logic;
SIGNAL \RAM|ram[804][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\ : std_logic;
SIGNAL \RAM|ram[806][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[806][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\ : std_logic;
SIGNAL \RAM|ram[818][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][0]~q\ : std_logic;
SIGNAL \RAM|ram[803][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[803][0]~q\ : std_logic;
SIGNAL \RAM|ram[819][0]~q\ : std_logic;
SIGNAL \RAM|ram[817][0]~q\ : std_logic;
SIGNAL \RAM|ram[816][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[816][0]~q\ : std_logic;
SIGNAL \RAM|ram[801][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[801][0]~q\ : std_logic;
SIGNAL \RAM|ram[800][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[800][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\ : std_logic;
SIGNAL \RAM|ram[802][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[802][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\ : std_logic;
SIGNAL \RAM|ram[831][0]~q\ : std_logic;
SIGNAL \RAM|ram[830][0]~q\ : std_logic;
SIGNAL \RAM|ram[815][0]~q\ : std_logic;
SIGNAL \RAM|ram[829][0]~q\ : std_logic;
SIGNAL \RAM|ram[828][0]~q\ : std_logic;
SIGNAL \RAM|ram[813][0]~q\ : std_logic;
SIGNAL \RAM|ram[812][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\ : std_logic;
SIGNAL \RAM|ram[814][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\ : std_logic;
SIGNAL \RAM|ram[826][0]~q\ : std_logic;
SIGNAL \RAM|ram[811][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[811][0]~q\ : std_logic;
SIGNAL \RAM|ram[827][0]~q\ : std_logic;
SIGNAL \RAM|ram[824][0]~q\ : std_logic;
SIGNAL \RAM|ram[825][0]~q\ : std_logic;
SIGNAL \RAM|ram[809][0]~q\ : std_logic;
SIGNAL \RAM|ram[808][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[808][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\ : std_logic;
SIGNAL \RAM|ram[810][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[0]~15_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~68_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~52feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~52_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~60feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~60_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~36feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~36_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~20feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~20_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~28feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~28_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~12feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~12_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~108_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~44feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~44_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~76_combout\ : std_logic;
SIGNAL \RAM|ram[791][0]~q\ : std_logic;
SIGNAL \RAM|ram[790][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[790][0]~q\ : std_logic;
SIGNAL \RAM|ram[775][0]~q\ : std_logic;
SIGNAL \RAM|ram[788][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[788][0]~q\ : std_logic;
SIGNAL \RAM|ram[789][0]~q\ : std_logic;
SIGNAL \RAM|ram[773][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[773][0]~q\ : std_logic;
SIGNAL \RAM|ram[772][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\ : std_logic;
SIGNAL \RAM|ram[774][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\ : std_logic;
SIGNAL \RAM|ram[794][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[794][0]~q\ : std_logic;
SIGNAL \RAM|ram[779][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[779][0]~q\ : std_logic;
SIGNAL \RAM|ram[795][0]~q\ : std_logic;
SIGNAL \RAM|ram[793][0]~q\ : std_logic;
SIGNAL \RAM|ram[792][0]~q\ : std_logic;
SIGNAL \RAM|ram[777][0]~q\ : std_logic;
SIGNAL \RAM|ram[776][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[776][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\ : std_logic;
SIGNAL \RAM|ram[778][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[778][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\ : std_logic;
SIGNAL \RAM|ram[787][0]~q\ : std_logic;
SIGNAL \RAM|ram[771][0]~q\ : std_logic;
SIGNAL \RAM|ram[786][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[786][0]~q\ : std_logic;
SIGNAL \RAM|ram[784][0]~q\ : std_logic;
SIGNAL \RAM|ram[785][0]~q\ : std_logic;
SIGNAL \RAM|ram[769][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[769][0]~q\ : std_logic;
SIGNAL \RAM|ram[768][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[768][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\ : std_logic;
SIGNAL \RAM|ram[770][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[770][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\ : std_logic;
SIGNAL \RAM|ram[799][0]~q\ : std_logic;
SIGNAL \RAM|ram[798][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][0]~q\ : std_logic;
SIGNAL \RAM|ram[783][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[783][0]~q\ : std_logic;
SIGNAL \RAM|ram[796][0]~q\ : std_logic;
SIGNAL \RAM|ram[797][0]~q\ : std_logic;
SIGNAL \RAM|ram[781][0]~q\ : std_logic;
SIGNAL \RAM|ram[780][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[780][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\ : std_logic;
SIGNAL \RAM|ram[782][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[782][0]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[0]~284_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~6\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~9_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~53feeder_combout\ : std_logic;
SIGNAL \RAM|ram[826][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[826][1]~q\ : std_logic;
SIGNAL \RAM|ram[827][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[827][1]~q\ : std_logic;
SIGNAL \RAM|ram[811][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[811][1]~q\ : std_logic;
SIGNAL \RAM|ram[825][1]~q\ : std_logic;
SIGNAL \RAM|ram[824][1]~q\ : std_logic;
SIGNAL \RAM|ram[809][1]~q\ : std_logic;
SIGNAL \RAM|ram[808][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\ : std_logic;
SIGNAL \RAM|ram[810][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\ : std_logic;
SIGNAL \RAM|ram[822][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[822][1]~q\ : std_logic;
SIGNAL \RAM|ram[807][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[807][1]~q\ : std_logic;
SIGNAL \RAM|ram[823][1]~q\ : std_logic;
SIGNAL \RAM|ram[820][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[820][1]~q\ : std_logic;
SIGNAL \RAM|ram[805][1]~q\ : std_logic;
SIGNAL \RAM|ram[821][1]~q\ : std_logic;
SIGNAL \RAM|ram[804][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[804][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\ : std_logic;
SIGNAL \RAM|ram[806][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\ : std_logic;
SIGNAL \RAM|ram[818][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][1]~q\ : std_logic;
SIGNAL \RAM|ram[819][1]~q\ : std_logic;
SIGNAL \RAM|ram[803][1]~q\ : std_logic;
SIGNAL \RAM|ram[816][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[816][1]~q\ : std_logic;
SIGNAL \RAM|ram[817][1]~q\ : std_logic;
SIGNAL \RAM|ram[801][1]~q\ : std_logic;
SIGNAL \RAM|ram[800][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[800][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\ : std_logic;
SIGNAL \RAM|ram[802][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[802][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\ : std_logic;
SIGNAL \RAM|ram[830][1]~q\ : std_logic;
SIGNAL \RAM|ram[815][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[815][1]~q\ : std_logic;
SIGNAL \RAM|ram[831][1]~q\ : std_logic;
SIGNAL \RAM|ram[829][1]~q\ : std_logic;
SIGNAL \RAM|ram[828][1]~q\ : std_logic;
SIGNAL \RAM|ram[813][1]~q\ : std_logic;
SIGNAL \RAM|ram[812][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[812][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\ : std_logic;
SIGNAL \RAM|ram[814][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[814][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[1]~16_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~53_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~61feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~61_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~69feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~69_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~21feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~21_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~37feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~37_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~29feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~29_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~13feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~13_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~112_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~45feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~45_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~80_combout\ : std_logic;
SIGNAL \RAM|ram[795][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[795][1]~q\ : std_logic;
SIGNAL \RAM|ram[794][1]~q\ : std_logic;
SIGNAL \RAM|ram[779][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[779][1]~q\ : std_logic;
SIGNAL \RAM|ram[793][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[793][1]~q\ : std_logic;
SIGNAL \RAM|ram[792][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[792][1]~q\ : std_logic;
SIGNAL \RAM|ram[777][1]~q\ : std_logic;
SIGNAL \RAM|ram[776][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\ : std_logic;
SIGNAL \RAM|ram[778][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[778][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\ : std_logic;
SIGNAL \RAM|ram[799][1]~q\ : std_logic;
SIGNAL \RAM|ram[783][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[783][1]~q\ : std_logic;
SIGNAL \RAM|ram[798][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][1]~q\ : std_logic;
SIGNAL \RAM|ram[796][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[796][1]~q\ : std_logic;
SIGNAL \RAM|ram[781][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[781][1]~q\ : std_logic;
SIGNAL \RAM|ram[797][1]~q\ : std_logic;
SIGNAL \RAM|ram[780][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[780][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\ : std_logic;
SIGNAL \RAM|ram[782][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[782][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\ : std_logic;
SIGNAL \RAM|ram[786][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[786][1]~q\ : std_logic;
SIGNAL \RAM|ram[771][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[771][1]~q\ : std_logic;
SIGNAL \RAM|ram[787][1]~q\ : std_logic;
SIGNAL \RAM|ram[784][1]~q\ : std_logic;
SIGNAL \RAM|ram[785][1]~q\ : std_logic;
SIGNAL \RAM|ram[769][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[769][1]~q\ : std_logic;
SIGNAL \RAM|ram[768][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[768][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\ : std_logic;
SIGNAL \RAM|ram[770][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[770][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\ : std_logic;
SIGNAL \RAM|ram[791][1]~q\ : std_logic;
SIGNAL \RAM|ram[790][1]~q\ : std_logic;
SIGNAL \RAM|ram[775][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[775][1]~q\ : std_logic;
SIGNAL \RAM|ram[788][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[788][1]~q\ : std_logic;
SIGNAL \RAM|ram[789][1]~q\ : std_logic;
SIGNAL \RAM|ram[773][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[773][1]~q\ : std_logic;
SIGNAL \RAM|ram[772][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[772][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\ : std_logic;
SIGNAL \RAM|ram[774][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[774][1]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[1]~285_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~10\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~13_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~54feeder_combout\ : std_logic;
SIGNAL \RAM|ram[790][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[790][2]~q\ : std_logic;
SIGNAL \RAM|ram[791][2]~q\ : std_logic;
SIGNAL \RAM|ram[775][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[775][2]~q\ : std_logic;
SIGNAL \RAM|ram[789][2]~q\ : std_logic;
SIGNAL \RAM|ram[788][2]~q\ : std_logic;
SIGNAL \RAM|ram[773][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[773][2]~q\ : std_logic;
SIGNAL \RAM|ram[772][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[772][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\ : std_logic;
SIGNAL \RAM|ram[774][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[774][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\ : std_logic;
SIGNAL \RAM|ram[795][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[795][2]~q\ : std_logic;
SIGNAL \RAM|ram[794][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[794][2]~q\ : std_logic;
SIGNAL \RAM|ram[779][2]~q\ : std_logic;
SIGNAL \RAM|ram[792][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[792][2]~q\ : std_logic;
SIGNAL \RAM|ram[793][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[793][2]~q\ : std_logic;
SIGNAL \RAM|ram[777][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[777][2]~q\ : std_logic;
SIGNAL \RAM|ram[776][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[776][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\ : std_logic;
SIGNAL \RAM|ram[778][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\ : std_logic;
SIGNAL \RAM|ram[787][2]~q\ : std_logic;
SIGNAL \RAM|ram[786][2]~q\ : std_logic;
SIGNAL \RAM|ram[771][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[771][2]~q\ : std_logic;
SIGNAL \RAM|ram[784][2]~q\ : std_logic;
SIGNAL \RAM|ram[785][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[785][2]~q\ : std_logic;
SIGNAL \RAM|ram[769][2]~q\ : std_logic;
SIGNAL \RAM|ram[768][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\ : std_logic;
SIGNAL \RAM|ram[770][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\ : std_logic;
SIGNAL \RAM|ram[798][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][2]~q\ : std_logic;
SIGNAL \RAM|ram[799][2]~q\ : std_logic;
SIGNAL \RAM|ram[783][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[783][2]~q\ : std_logic;
SIGNAL \RAM|ram[797][2]~q\ : std_logic;
SIGNAL \RAM|ram[796][2]~q\ : std_logic;
SIGNAL \RAM|ram[781][2]~q\ : std_logic;
SIGNAL \RAM|ram[780][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\ : std_logic;
SIGNAL \RAM|ram[782][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[782][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[2]~17_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~54_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~62feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~62_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~70feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~70_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~22feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~22_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~30feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~30_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~38feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~38_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~14feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~14_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~116_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~46feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~46_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~84_combout\ : std_logic;
SIGNAL \RAM|ram[818][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][2]~q\ : std_logic;
SIGNAL \RAM|ram[803][2]~q\ : std_logic;
SIGNAL \RAM|ram[819][2]~q\ : std_logic;
SIGNAL \RAM|ram[816][2]~q\ : std_logic;
SIGNAL \RAM|ram[817][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[817][2]~q\ : std_logic;
SIGNAL \RAM|ram[801][2]~q\ : std_logic;
SIGNAL \RAM|ram[800][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[800][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\ : std_logic;
SIGNAL \RAM|ram[802][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[802][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\ : std_logic;
SIGNAL \RAM|ram[831][2]~q\ : std_logic;
SIGNAL \RAM|ram[830][2]~q\ : std_logic;
SIGNAL \RAM|ram[815][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[815][2]~q\ : std_logic;
SIGNAL \RAM|ram[828][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[828][2]~q\ : std_logic;
SIGNAL \RAM|ram[813][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[813][2]~q\ : std_logic;
SIGNAL \RAM|ram[829][2]~q\ : std_logic;
SIGNAL \RAM|ram[812][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[812][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\ : std_logic;
SIGNAL \RAM|ram[814][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[814][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\ : std_logic;
SIGNAL \RAM|ram[827][2]~q\ : std_logic;
SIGNAL \RAM|ram[811][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[811][2]~q\ : std_logic;
SIGNAL \RAM|ram[826][2]~q\ : std_logic;
SIGNAL \RAM|ram[824][2]~q\ : std_logic;
SIGNAL \RAM|ram[825][2]~q\ : std_logic;
SIGNAL \RAM|ram[809][2]~q\ : std_logic;
SIGNAL \RAM|ram[808][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[808][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\ : std_logic;
SIGNAL \RAM|ram[810][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\ : std_logic;
SIGNAL \RAM|ram[822][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[822][2]~q\ : std_logic;
SIGNAL \RAM|ram[807][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[807][2]~q\ : std_logic;
SIGNAL \RAM|ram[823][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[823][2]~q\ : std_logic;
SIGNAL \RAM|ram[821][2]~q\ : std_logic;
SIGNAL \RAM|ram[820][2]~q\ : std_logic;
SIGNAL \RAM|ram[805][2]~q\ : std_logic;
SIGNAL \RAM|ram[804][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[804][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\ : std_logic;
SIGNAL \RAM|ram[806][2]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[2]~286_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~14\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~17_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~71feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][3]~q\ : std_logic;
SIGNAL \RAM|ram[799][3]~q\ : std_logic;
SIGNAL \RAM|ram[783][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[783][3]~q\ : std_logic;
SIGNAL \RAM|ram[796][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[796][3]~q\ : std_logic;
SIGNAL \RAM|ram[797][3]~q\ : std_logic;
SIGNAL \RAM|ram[781][3]~q\ : std_logic;
SIGNAL \RAM|ram[780][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\ : std_logic;
SIGNAL \RAM|ram[782][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[782][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\ : std_logic;
SIGNAL \RAM|ram[790][3]~q\ : std_logic;
SIGNAL \RAM|ram[775][3]~q\ : std_logic;
SIGNAL \RAM|ram[791][3]~q\ : std_logic;
SIGNAL \RAM|ram[788][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[788][3]~q\ : std_logic;
SIGNAL \RAM|ram[789][3]~q\ : std_logic;
SIGNAL \RAM|ram[773][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[773][3]~q\ : std_logic;
SIGNAL \RAM|ram[772][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\ : std_logic;
SIGNAL \RAM|ram[774][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[774][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\ : std_logic;
SIGNAL \RAM|ram[794][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[794][3]~q\ : std_logic;
SIGNAL \RAM|ram[779][3]~q\ : std_logic;
SIGNAL \RAM|ram[795][3]~q\ : std_logic;
SIGNAL \RAM|ram[792][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[792][3]~q\ : std_logic;
SIGNAL \RAM|ram[777][3]~q\ : std_logic;
SIGNAL \RAM|ram[793][3]~q\ : std_logic;
SIGNAL \RAM|ram[776][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\ : std_logic;
SIGNAL \RAM|ram[778][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\ : std_logic;
SIGNAL \RAM|ram[786][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[786][3]~q\ : std_logic;
SIGNAL \RAM|ram[787][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[787][3]~q\ : std_logic;
SIGNAL \RAM|ram[771][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[771][3]~q\ : std_logic;
SIGNAL \RAM|ram[785][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[785][3]~q\ : std_logic;
SIGNAL \RAM|ram[784][3]~q\ : std_logic;
SIGNAL \RAM|ram[769][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[769][3]~q\ : std_logic;
SIGNAL \RAM|ram[768][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\ : std_logic;
SIGNAL \RAM|ram[770][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[770][3]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[3]~18_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~71_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~63feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~63_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~55feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~55_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~39feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~39_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~31feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~31_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~23feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~23_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~15feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~15_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~120_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~47feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~47_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~88_combout\ : std_logic;
SIGNAL \RAM|ram[819][3]~q\ : std_logic;
SIGNAL \RAM|ram[803][3]~q\ : std_logic;
SIGNAL \RAM|ram[818][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][3]~q\ : std_logic;
SIGNAL \RAM|ram[816][3]~q\ : std_logic;
SIGNAL \RAM|ram[817][3]~q\ : std_logic;
SIGNAL \RAM|ram[801][3]~q\ : std_logic;
SIGNAL \RAM|ram[800][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[800][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\ : std_logic;
SIGNAL \RAM|ram[802][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[802][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\ : std_logic;
SIGNAL \RAM|ram[830][3]~q\ : std_logic;
SIGNAL \RAM|ram[831][3]~q\ : std_logic;
SIGNAL \RAM|ram[815][3]~q\ : std_logic;
SIGNAL \RAM|ram[829][3]~q\ : std_logic;
SIGNAL \RAM|ram[828][3]~q\ : std_logic;
SIGNAL \RAM|ram[813][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[813][3]~q\ : std_logic;
SIGNAL \RAM|ram[812][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[812][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\ : std_logic;
SIGNAL \RAM|ram[814][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[814][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\ : std_logic;
SIGNAL \RAM|ram[826][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[826][3]~q\ : std_logic;
SIGNAL \RAM|ram[811][3]~q\ : std_logic;
SIGNAL \RAM|ram[827][3]~q\ : std_logic;
SIGNAL \RAM|ram[824][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[824][3]~q\ : std_logic;
SIGNAL \RAM|ram[825][3]~q\ : std_logic;
SIGNAL \RAM|ram[809][3]~q\ : std_logic;
SIGNAL \RAM|ram[808][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[808][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\ : std_logic;
SIGNAL \RAM|ram[810][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\ : std_logic;
SIGNAL \RAM|ram[823][3]~q\ : std_logic;
SIGNAL \RAM|ram[822][3]~q\ : std_logic;
SIGNAL \RAM|ram[807][3]~q\ : std_logic;
SIGNAL \RAM|ram[821][3]~q\ : std_logic;
SIGNAL \RAM|ram[820][3]~q\ : std_logic;
SIGNAL \RAM|ram[805][3]~q\ : std_logic;
SIGNAL \RAM|ram[804][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[804][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\ : std_logic;
SIGNAL \RAM|ram[806][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[806][3]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[3]~287_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~18\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~21_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~56feeder_combout\ : std_logic;
SIGNAL \RAM|ram[830][4]~q\ : std_logic;
SIGNAL \RAM|ram[815][4]~q\ : std_logic;
SIGNAL \RAM|ram[831][4]~q\ : std_logic;
SIGNAL \RAM|ram[828][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[828][4]~q\ : std_logic;
SIGNAL \RAM|ram[829][4]~q\ : std_logic;
SIGNAL \RAM|ram[813][4]~q\ : std_logic;
SIGNAL \RAM|ram[812][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[812][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\ : std_logic;
SIGNAL \RAM|ram[814][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[814][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\ : std_logic;
SIGNAL \RAM|ram[819][4]~q\ : std_logic;
SIGNAL \RAM|ram[818][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[818][4]~q\ : std_logic;
SIGNAL \RAM|ram[803][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[803][4]~q\ : std_logic;
SIGNAL \RAM|ram[817][4]~q\ : std_logic;
SIGNAL \RAM|ram[816][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[816][4]~q\ : std_logic;
SIGNAL \RAM|ram[801][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[801][4]~q\ : std_logic;
SIGNAL \RAM|ram[800][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[800][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\ : std_logic;
SIGNAL \RAM|ram[802][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[802][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\ : std_logic;
SIGNAL \RAM|ram[822][4]~q\ : std_logic;
SIGNAL \RAM|ram[807][4]~q\ : std_logic;
SIGNAL \RAM|ram[823][4]~q\ : std_logic;
SIGNAL \RAM|ram[820][4]~q\ : std_logic;
SIGNAL \RAM|ram[821][4]~q\ : std_logic;
SIGNAL \RAM|ram[805][4]~q\ : std_logic;
SIGNAL \RAM|ram[804][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[804][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\ : std_logic;
SIGNAL \RAM|ram[806][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[806][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\ : std_logic;
SIGNAL \RAM|ram[827][4]~q\ : std_logic;
SIGNAL \RAM|ram[826][4]~q\ : std_logic;
SIGNAL \RAM|ram[811][4]~q\ : std_logic;
SIGNAL \RAM|ram[824][4]~q\ : std_logic;
SIGNAL \RAM|ram[825][4]~q\ : std_logic;
SIGNAL \RAM|ram[809][4]~q\ : std_logic;
SIGNAL \RAM|ram[808][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[808][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\ : std_logic;
SIGNAL \RAM|ram[810][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[4]~19_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~56_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~72feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~72_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~64feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~64_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~24feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~24_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~40feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~40_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~32feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~32_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~16feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~16_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~124_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~48feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~48_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~92_combout\ : std_logic;
SIGNAL \RAM|ram[795][4]~q\ : std_logic;
SIGNAL \RAM|ram[779][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[779][4]~q\ : std_logic;
SIGNAL \RAM|ram[794][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[794][4]~q\ : std_logic;
SIGNAL \RAM|ram[792][4]~q\ : std_logic;
SIGNAL \RAM|ram[793][4]~q\ : std_logic;
SIGNAL \RAM|ram[777][4]~q\ : std_logic;
SIGNAL \RAM|ram[776][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\ : std_logic;
SIGNAL \RAM|ram[778][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[778][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\ : std_logic;
SIGNAL \RAM|ram[787][4]~q\ : std_logic;
SIGNAL \RAM|ram[786][4]~q\ : std_logic;
SIGNAL \RAM|ram[771][4]~q\ : std_logic;
SIGNAL \RAM|ram[785][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[785][4]~q\ : std_logic;
SIGNAL \RAM|ram[784][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[784][4]~q\ : std_logic;
SIGNAL \RAM|ram[769][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[769][4]~q\ : std_logic;
SIGNAL \RAM|ram[768][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[768][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\ : std_logic;
SIGNAL \RAM|ram[770][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[770][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\ : std_logic;
SIGNAL \RAM|ram[798][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[798][4]~q\ : std_logic;
SIGNAL \RAM|ram[799][4]~q\ : std_logic;
SIGNAL \RAM|ram[783][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[783][4]~q\ : std_logic;
SIGNAL \RAM|ram[797][4]~q\ : std_logic;
SIGNAL \RAM|ram[796][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[796][4]~q\ : std_logic;
SIGNAL \RAM|ram[781][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[781][4]~q\ : std_logic;
SIGNAL \RAM|ram[780][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[780][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\ : std_logic;
SIGNAL \RAM|ram[782][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[782][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\ : std_logic;
SIGNAL \RAM|ram[790][4]~q\ : std_logic;
SIGNAL \RAM|ram[775][4]~q\ : std_logic;
SIGNAL \RAM|ram[791][4]~q\ : std_logic;
SIGNAL \RAM|ram[788][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[788][4]~q\ : std_logic;
SIGNAL \RAM|ram[773][4]~q\ : std_logic;
SIGNAL \RAM|ram[789][4]~q\ : std_logic;
SIGNAL \RAM|ram[772][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\ : std_logic;
SIGNAL \RAM|ram[774][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|ram[774][4]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|saida_MUX[4]~544_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~22\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~25_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~73feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[5]~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~73_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~57feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~57_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~65feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~65_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~41feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~41_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~25feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~25_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~33feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~33_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~17feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~17_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~128_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~49feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~49_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~96_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~26\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~29_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~74feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[6]~20_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~74_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~66feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~66_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~58feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~58_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~42feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~42_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~26feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~26_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~34feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~34_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~18feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~18_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~132_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~50feeder_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~50_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|registrador~100_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~30\ : std_logic;
SIGNAL \processador|arquitetura|ULA|Add0~1_sumout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~1_combout\ : std_logic;
SIGNAL \processador|UC|Equal7~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[3]~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[0]~1_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[1]~2_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[2]~3_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[4]~5_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[0]~6_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[7]~11_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[6]~8_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[6]~9_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[6]~10_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[7]~13_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[7]~12_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[7]~14_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|saida[6]~7_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~2_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~3_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~5_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|DOUT~q\ : std_logic;
SIGNAL \processador|UC|sel_muxJump~0_combout\ : std_logic;
SIGNAL \processador|fetch|somPC|Add0~25_sumout\ : std_logic;
SIGNAL \processador|fetch|muxPC|saida_MUX[6]~0_combout\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~2_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|memROM~3_combout\ : std_logic;
SIGNAL \RAM|ram[768][6]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM|ram[770][1]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM|ram[770][3]~q\ : std_logic;
SIGNAL \RAM|ram[770][4]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM|ram[771][7]~q\ : std_logic;
SIGNAL \RAM|ram[772][2]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM|ram[773][0]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|DOUT\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \processador|UC|operacao\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM|ALT_INV_ram[797][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][5]~q\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~544_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][7]~q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~259_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~255_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~251_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~247_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~241_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~237_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~233_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~228_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~222_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~218_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~214_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~210_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~204_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~200_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~196_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~192_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~187_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~183_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~179_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~175_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~169_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~165_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~161_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~157_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~152_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~148_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~144_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~140_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~134_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~130_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~126_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~122_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~117_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~113_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~109_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~105_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~99_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~95_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~91_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~87_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~82_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~78_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~74_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~70_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~64_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~60_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~56_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~52_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~47_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~43_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~39_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~35_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~29_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~25_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~21_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~17_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~12_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~8_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~67_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~136_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~51_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~75_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~59_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~66_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~132_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~50_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~74_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~58_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~65_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~128_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~49_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~73_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~57_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~64_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~124_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~48_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~72_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~56_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~63_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~120_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~47_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~71_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~55_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~62_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~116_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~46_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~70_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~54_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~61_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~112_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~45_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~69_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~53_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~60_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~108_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~44_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~68_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~52_q\ : std_logic;
SIGNAL \processador|fetch|somPC|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|fetch|somPC|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[769][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[768][0]~q\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~540_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~536_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~532_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~528_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~524_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~520_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~516_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~512_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~508_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~504_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~500_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~496_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~492_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~488_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~484_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~480_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~476_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~472_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~468_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~464_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~460_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~456_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~452_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~448_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~444_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~440_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~436_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~432_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~428_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~424_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~420_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~416_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~412_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~408_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~404_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~400_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~396_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~392_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~388_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~384_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~380_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~376_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~372_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~368_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~364_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~360_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~356_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~352_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~348_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~344_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~340_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~336_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~332_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~328_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~324_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~320_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~316_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~312_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~308_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~304_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~300_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~296_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~292_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~288_combout\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~35_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~19_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~43_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~27_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~34_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~18_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~42_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~26_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~33_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~17_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~41_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~25_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~32_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~16_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~40_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~24_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~31_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~15_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~39_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~23_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~30_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~14_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~38_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~22_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~29_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~13_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~37_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~21_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~28_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~12_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~36_q\ : std_logic;
SIGNAL \processador|arquitetura|memReg|ALT_INV_registrador~20_q\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~277_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~273_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~269_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~264_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~29_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~28_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~3_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~2_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[7]~14_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[7]~13_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[7]~12_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[7]~11_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~281_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~268_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~263_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[6]~10_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[6]~9_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[6]~8_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[6]~7_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~246_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~245_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~232_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~226_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[0]~6_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[4]~5_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~209_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~208_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~191_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[3]~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~174_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~173_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~156_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[2]~3_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~139_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~138_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~121_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[1]~2_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~104_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~103_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~86_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[0]~1_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~69_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~68_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~51_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~1_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_saida[5]~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~34_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~33_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~16_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_operacao[2]~0_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~27_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~26_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~25_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~24_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~23_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~22_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~21_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~20_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~19_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~18_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~17_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~16_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~15_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~14_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~13_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~12_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_sel_muxJump~0_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~11_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~10_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~9_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~8_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~7_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~5_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~q\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[773][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[772][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][0]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][5]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][5]~q\ : std_logic;
SIGNAL \processador|UC|ALT_INV_comb~5_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_comb~4_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~287_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~286_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~285_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~284_combout\ : std_logic;
SIGNAL \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_comb~3_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~283_combout\ : std_logic;
SIGNAL \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~282_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_habilitaResgistrador~0_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[830][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[811][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[810][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[827][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[826][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[807][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[806][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[823][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[822][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[803][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[802][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[819][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[818][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[783][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[782][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[799][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[798][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[779][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[778][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[795][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[794][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[775][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[774][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[791][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[790][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[787][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[786][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[815][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[814][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[831][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][6]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][4]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][3]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[828][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[809][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[808][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[825][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[824][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[805][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[804][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[821][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[820][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[801][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[800][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[817][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[816][2]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][1]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][1]~q\ : std_logic;
SIGNAL \processador|UC|ALT_INV_operacao\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \processador|fetch|ROM|ALT_INV_memROM~30_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[777][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[776][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[781][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[780][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[793][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[792][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[797][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[796][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[785][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[784][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[789][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[788][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[813][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[812][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[829][7]~q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[771][7]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM|ALT_INV_ram[770][3]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[5]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[1]~DUPLICATE_q\ : std_logic;
SIGNAL \processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
pinoTeste <= ww_pinoTeste;
t_outMem <= ww_t_outMem;
habRAM <= ww_habRAM;
habDisplay <= ww_habDisplay;
habSW <= ww_habSW;
habKEY <= ww_habKEY;
habLED <= ww_habLED;
habBT <= ww_habBT;
us <= ww_us;
ds <= ww_ds;
um <= ww_um;
dm <= ww_dm;
uh <= ww_uh;
dh <= ww_dh;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\RAM|ALT_INV_ram[797][1]~q\ <= NOT \RAM|ram[797][1]~q\;
\RAM|ALT_INV_ram[796][1]~q\ <= NOT \RAM|ram[796][1]~q\;
\RAM|ALT_INV_ram[777][1]~q\ <= NOT \RAM|ram[777][1]~q\;
\RAM|ALT_INV_ram[776][1]~q\ <= NOT \RAM|ram[776][1]~q\;
\RAM|ALT_INV_ram[793][1]~q\ <= NOT \RAM|ram[793][1]~q\;
\RAM|ALT_INV_ram[792][1]~q\ <= NOT \RAM|ram[792][1]~q\;
\RAM|ALT_INV_ram[789][1]~q\ <= NOT \RAM|ram[789][1]~q\;
\RAM|ALT_INV_ram[788][1]~q\ <= NOT \RAM|ram[788][1]~q\;
\RAM|ALT_INV_ram[785][1]~q\ <= NOT \RAM|ram[785][1]~q\;
\RAM|ALT_INV_ram[784][1]~q\ <= NOT \RAM|ram[784][1]~q\;
\RAM|ALT_INV_ram[813][1]~q\ <= NOT \RAM|ram[813][1]~q\;
\RAM|ALT_INV_ram[812][1]~q\ <= NOT \RAM|ram[812][1]~q\;
\RAM|ALT_INV_ram[829][1]~q\ <= NOT \RAM|ram[829][1]~q\;
\RAM|ALT_INV_ram[828][1]~q\ <= NOT \RAM|ram[828][1]~q\;
\RAM|ALT_INV_ram[809][1]~q\ <= NOT \RAM|ram[809][1]~q\;
\RAM|ALT_INV_ram[808][1]~q\ <= NOT \RAM|ram[808][1]~q\;
\RAM|ALT_INV_ram[825][1]~q\ <= NOT \RAM|ram[825][1]~q\;
\RAM|ALT_INV_ram[824][1]~q\ <= NOT \RAM|ram[824][1]~q\;
\RAM|ALT_INV_ram[805][1]~q\ <= NOT \RAM|ram[805][1]~q\;
\RAM|ALT_INV_ram[804][1]~q\ <= NOT \RAM|ram[804][1]~q\;
\RAM|ALT_INV_ram[821][1]~q\ <= NOT \RAM|ram[821][1]~q\;
\RAM|ALT_INV_ram[820][1]~q\ <= NOT \RAM|ram[820][1]~q\;
\RAM|ALT_INV_ram[801][1]~q\ <= NOT \RAM|ram[801][1]~q\;
\RAM|ALT_INV_ram[800][1]~q\ <= NOT \RAM|ram[800][1]~q\;
\RAM|ALT_INV_ram[817][1]~q\ <= NOT \RAM|ram[817][1]~q\;
\RAM|ALT_INV_ram[816][1]~q\ <= NOT \RAM|ram[816][1]~q\;
\RAM|ALT_INV_ram[781][0]~q\ <= NOT \RAM|ram[781][0]~q\;
\RAM|ALT_INV_ram[780][0]~q\ <= NOT \RAM|ram[780][0]~q\;
\RAM|ALT_INV_ram[797][0]~q\ <= NOT \RAM|ram[797][0]~q\;
\RAM|ALT_INV_ram[796][0]~q\ <= NOT \RAM|ram[796][0]~q\;
\RAM|ALT_INV_ram[777][0]~q\ <= NOT \RAM|ram[777][0]~q\;
\RAM|ALT_INV_ram[776][0]~q\ <= NOT \RAM|ram[776][0]~q\;
\RAM|ALT_INV_ram[793][0]~q\ <= NOT \RAM|ram[793][0]~q\;
\RAM|ALT_INV_ram[792][0]~q\ <= NOT \RAM|ram[792][0]~q\;
\RAM|ALT_INV_ram[789][0]~q\ <= NOT \RAM|ram[789][0]~q\;
\RAM|ALT_INV_ram[788][0]~q\ <= NOT \RAM|ram[788][0]~q\;
\RAM|ALT_INV_ram[785][0]~q\ <= NOT \RAM|ram[785][0]~q\;
\RAM|ALT_INV_ram[784][0]~q\ <= NOT \RAM|ram[784][0]~q\;
\RAM|ALT_INV_ram[813][0]~q\ <= NOT \RAM|ram[813][0]~q\;
\RAM|ALT_INV_ram[812][0]~q\ <= NOT \RAM|ram[812][0]~q\;
\RAM|ALT_INV_ram[829][0]~q\ <= NOT \RAM|ram[829][0]~q\;
\RAM|ALT_INV_ram[828][0]~q\ <= NOT \RAM|ram[828][0]~q\;
\RAM|ALT_INV_ram[809][0]~q\ <= NOT \RAM|ram[809][0]~q\;
\RAM|ALT_INV_ram[808][0]~q\ <= NOT \RAM|ram[808][0]~q\;
\RAM|ALT_INV_ram[825][0]~q\ <= NOT \RAM|ram[825][0]~q\;
\RAM|ALT_INV_ram[824][0]~q\ <= NOT \RAM|ram[824][0]~q\;
\RAM|ALT_INV_ram[805][0]~q\ <= NOT \RAM|ram[805][0]~q\;
\RAM|ALT_INV_ram[804][0]~q\ <= NOT \RAM|ram[804][0]~q\;
\RAM|ALT_INV_ram[821][0]~q\ <= NOT \RAM|ram[821][0]~q\;
\RAM|ALT_INV_ram[820][0]~q\ <= NOT \RAM|ram[820][0]~q\;
\RAM|ALT_INV_ram[801][0]~q\ <= NOT \RAM|ram[801][0]~q\;
\RAM|ALT_INV_ram[800][0]~q\ <= NOT \RAM|ram[800][0]~q\;
\RAM|ALT_INV_ram[817][0]~q\ <= NOT \RAM|ram[817][0]~q\;
\RAM|ALT_INV_ram[816][0]~q\ <= NOT \RAM|ram[816][0]~q\;
\RAM|ALT_INV_ram[781][5]~q\ <= NOT \RAM|ram[781][5]~q\;
\RAM|ALT_INV_ram[780][5]~q\ <= NOT \RAM|ram[780][5]~q\;
\RAM|ALT_INV_ram[797][5]~q\ <= NOT \RAM|ram[797][5]~q\;
\RAM|ALT_INV_ram[796][5]~q\ <= NOT \RAM|ram[796][5]~q\;
\RAM|ALT_INV_ram[777][5]~q\ <= NOT \RAM|ram[777][5]~q\;
\RAM|ALT_INV_ram[776][5]~q\ <= NOT \RAM|ram[776][5]~q\;
\RAM|ALT_INV_ram[793][5]~q\ <= NOT \RAM|ram[793][5]~q\;
\RAM|ALT_INV_ram[792][5]~q\ <= NOT \RAM|ram[792][5]~q\;
\RAM|ALT_INV_ram[789][5]~q\ <= NOT \RAM|ram[789][5]~q\;
\RAM|ALT_INV_ram[788][5]~q\ <= NOT \RAM|ram[788][5]~q\;
\RAM|ALT_INV_ram[785][5]~q\ <= NOT \RAM|ram[785][5]~q\;
\RAM|ALT_INV_ram[784][5]~q\ <= NOT \RAM|ram[784][5]~q\;
\RAM|ALT_INV_ram[813][5]~q\ <= NOT \RAM|ram[813][5]~q\;
\RAM|ALT_INV_ram[812][5]~q\ <= NOT \RAM|ram[812][5]~q\;
\RAM|ALT_INV_ram[829][5]~q\ <= NOT \RAM|ram[829][5]~q\;
\RAM|ALT_INV_ram[828][5]~q\ <= NOT \RAM|ram[828][5]~q\;
\RAM|ALT_INV_ram[809][5]~q\ <= NOT \RAM|ram[809][5]~q\;
\RAM|ALT_INV_ram[808][5]~q\ <= NOT \RAM|ram[808][5]~q\;
\RAM|ALT_INV_ram[825][5]~q\ <= NOT \RAM|ram[825][5]~q\;
\RAM|ALT_INV_ram[824][5]~q\ <= NOT \RAM|ram[824][5]~q\;
\RAM|ALT_INV_ram[805][5]~q\ <= NOT \RAM|ram[805][5]~q\;
\RAM|ALT_INV_ram[804][5]~q\ <= NOT \RAM|ram[804][5]~q\;
\RAM|ALT_INV_ram[821][5]~q\ <= NOT \RAM|ram[821][5]~q\;
\RAM|ALT_INV_ram[820][5]~q\ <= NOT \RAM|ram[820][5]~q\;
\RAM|ALT_INV_ram[801][5]~q\ <= NOT \RAM|ram[801][5]~q\;
\RAM|ALT_INV_ram[800][5]~q\ <= NOT \RAM|ram[800][5]~q\;
\RAM|ALT_INV_ram[817][5]~q\ <= NOT \RAM|ram[817][5]~q\;
\RAM|ALT_INV_ram[816][5]~q\ <= NOT \RAM|ram[816][5]~q\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~544_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~544_combout\;
\RAM|ALT_INV_ram[775][7]~q\ <= NOT \RAM|ram[775][7]~q\;
\RAM|ALT_INV_ram[774][7]~q\ <= NOT \RAM|ram[774][7]~q\;
\RAM|ALT_INV_ram[779][7]~q\ <= NOT \RAM|ram[779][7]~q\;
\RAM|ALT_INV_ram[778][7]~q\ <= NOT \RAM|ram[778][7]~q\;
\RAM|ALT_INV_ram[783][7]~q\ <= NOT \RAM|ram[783][7]~q\;
\RAM|ALT_INV_ram[782][7]~q\ <= NOT \RAM|ram[782][7]~q\;
\RAM|ALT_INV_ram[795][7]~q\ <= NOT \RAM|ram[795][7]~q\;
\RAM|ALT_INV_ram[794][7]~q\ <= NOT \RAM|ram[794][7]~q\;
\RAM|ALT_INV_ram[799][7]~q\ <= NOT \RAM|ram[799][7]~q\;
\RAM|ALT_INV_ram[798][7]~q\ <= NOT \RAM|ram[798][7]~q\;
\processador|arquitetura|memReg|ALT_INV_registrador~104_combout\ <= NOT \processador|arquitetura|memReg|registrador~104_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~100_combout\ <= NOT \processador|arquitetura|memReg|registrador~100_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~96_combout\ <= NOT \processador|arquitetura|memReg|registrador~96_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~92_combout\ <= NOT \processador|arquitetura|memReg|registrador~92_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~88_combout\ <= NOT \processador|arquitetura|memReg|registrador~88_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~84_combout\ <= NOT \processador|arquitetura|memReg|registrador~84_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~80_combout\ <= NOT \processador|arquitetura|memReg|registrador~80_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~76_combout\ <= NOT \processador|arquitetura|memReg|registrador~76_combout\;
\processador|fetch|registerPC|ALT_INV_DOUT\(9) <= NOT \processador|fetch|registerPC|DOUT\(9);
\processador|fetch|registerPC|ALT_INV_DOUT\(8) <= NOT \processador|fetch|registerPC|DOUT\(8);
\processador|fetch|registerPC|ALT_INV_DOUT\(5) <= NOT \processador|fetch|registerPC|DOUT\(5);
\processador|fetch|registerPC|ALT_INV_DOUT\(4) <= NOT \processador|fetch|registerPC|DOUT\(4);
\processador|fetch|registerPC|ALT_INV_DOUT\(3) <= NOT \processador|fetch|registerPC|DOUT\(3);
\processador|fetch|registerPC|ALT_INV_DOUT\(2) <= NOT \processador|fetch|registerPC|DOUT\(2);
\processador|fetch|registerPC|ALT_INV_DOUT\(1) <= NOT \processador|fetch|registerPC|DOUT\(1);
\processador|fetch|registerPC|ALT_INV_DOUT\(0) <= NOT \processador|fetch|registerPC|DOUT\(0);
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~259_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~255_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~251_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~247_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~241_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~241_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~237_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~237_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~233_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~233_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~228_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~228_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~222_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~218_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~214_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~210_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~204_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~200_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~196_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~192_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~187_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~183_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~179_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~175_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~169_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~165_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~161_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~157_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~152_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~148_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~144_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~140_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~134_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~130_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~126_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~122_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~117_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~113_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~109_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~105_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~99_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~95_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~91_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~87_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~82_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~78_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~74_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~70_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~64_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~60_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~56_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~52_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~47_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~43_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~39_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~35_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~29_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~25_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~21_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~17_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~12_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~8_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~4_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~0_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\;
\processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\ <= NOT \processador|arquitetura|ULA|Add0~17_sumout\;
\processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\ <= NOT \processador|arquitetura|ULA|Add0~13_sumout\;
\processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\ <= NOT \processador|arquitetura|ULA|Add0~9_sumout\;
\processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\ <= NOT \processador|arquitetura|ULA|Add0~5_sumout\;
\processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\ <= NOT \processador|arquitetura|ULA|Add0~1_sumout\;
\processador|arquitetura|memReg|ALT_INV_registrador~67_q\ <= NOT \processador|arquitetura|memReg|registrador~67_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~136_combout\ <= NOT \processador|arquitetura|memReg|registrador~136_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~51_q\ <= NOT \processador|arquitetura|memReg|registrador~51_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~75_q\ <= NOT \processador|arquitetura|memReg|registrador~75_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~59_q\ <= NOT \processador|arquitetura|memReg|registrador~59_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~66_q\ <= NOT \processador|arquitetura|memReg|registrador~66_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~132_combout\ <= NOT \processador|arquitetura|memReg|registrador~132_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~50_q\ <= NOT \processador|arquitetura|memReg|registrador~50_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~74_q\ <= NOT \processador|arquitetura|memReg|registrador~74_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~58_q\ <= NOT \processador|arquitetura|memReg|registrador~58_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~65_q\ <= NOT \processador|arquitetura|memReg|registrador~65_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~128_combout\ <= NOT \processador|arquitetura|memReg|registrador~128_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~49_q\ <= NOT \processador|arquitetura|memReg|registrador~49_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~73_q\ <= NOT \processador|arquitetura|memReg|registrador~73_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~57_q\ <= NOT \processador|arquitetura|memReg|registrador~57_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~64_q\ <= NOT \processador|arquitetura|memReg|registrador~64_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~124_combout\ <= NOT \processador|arquitetura|memReg|registrador~124_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~48_q\ <= NOT \processador|arquitetura|memReg|registrador~48_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~72_q\ <= NOT \processador|arquitetura|memReg|registrador~72_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~56_q\ <= NOT \processador|arquitetura|memReg|registrador~56_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~63_q\ <= NOT \processador|arquitetura|memReg|registrador~63_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~120_combout\ <= NOT \processador|arquitetura|memReg|registrador~120_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~47_q\ <= NOT \processador|arquitetura|memReg|registrador~47_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~71_q\ <= NOT \processador|arquitetura|memReg|registrador~71_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~55_q\ <= NOT \processador|arquitetura|memReg|registrador~55_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~62_q\ <= NOT \processador|arquitetura|memReg|registrador~62_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~116_combout\ <= NOT \processador|arquitetura|memReg|registrador~116_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~46_q\ <= NOT \processador|arquitetura|memReg|registrador~46_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~70_q\ <= NOT \processador|arquitetura|memReg|registrador~70_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~54_q\ <= NOT \processador|arquitetura|memReg|registrador~54_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~61_q\ <= NOT \processador|arquitetura|memReg|registrador~61_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~112_combout\ <= NOT \processador|arquitetura|memReg|registrador~112_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~45_q\ <= NOT \processador|arquitetura|memReg|registrador~45_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~69_q\ <= NOT \processador|arquitetura|memReg|registrador~69_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~53_q\ <= NOT \processador|arquitetura|memReg|registrador~53_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~60_q\ <= NOT \processador|arquitetura|memReg|registrador~60_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~108_combout\ <= NOT \processador|arquitetura|memReg|registrador~108_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~44_q\ <= NOT \processador|arquitetura|memReg|registrador~44_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~68_q\ <= NOT \processador|arquitetura|memReg|registrador~68_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~52_q\ <= NOT \processador|arquitetura|memReg|registrador~52_q\;
\processador|fetch|somPC|ALT_INV_Add0~29_sumout\ <= NOT \processador|fetch|somPC|Add0~29_sumout\;
\processador|fetch|somPC|ALT_INV_Add0~25_sumout\ <= NOT \processador|fetch|somPC|Add0~25_sumout\;
\RAM|ALT_INV_ram[769][7]~q\ <= NOT \RAM|ram[769][7]~q\;
\RAM|ALT_INV_ram[769][6]~q\ <= NOT \RAM|ram[769][6]~q\;
\RAM|ALT_INV_ram[769][5]~q\ <= NOT \RAM|ram[769][5]~q\;
\RAM|ALT_INV_ram[769][4]~q\ <= NOT \RAM|ram[769][4]~q\;
\RAM|ALT_INV_ram[769][3]~q\ <= NOT \RAM|ram[769][3]~q\;
\RAM|ALT_INV_ram[769][2]~q\ <= NOT \RAM|ram[769][2]~q\;
\RAM|ALT_INV_ram[769][1]~q\ <= NOT \RAM|ram[769][1]~q\;
\RAM|ALT_INV_ram[769][0]~q\ <= NOT \RAM|ram[769][0]~q\;
\RAM|ALT_INV_ram[768][7]~q\ <= NOT \RAM|ram[768][7]~q\;
\RAM|ALT_INV_ram[768][6]~q\ <= NOT \RAM|ram[768][6]~q\;
\RAM|ALT_INV_ram[768][5]~q\ <= NOT \RAM|ram[768][5]~q\;
\RAM|ALT_INV_ram[768][4]~q\ <= NOT \RAM|ram[768][4]~q\;
\RAM|ALT_INV_ram[768][3]~q\ <= NOT \RAM|ram[768][3]~q\;
\RAM|ALT_INV_ram[768][2]~q\ <= NOT \RAM|ram[768][2]~q\;
\RAM|ALT_INV_ram[768][1]~q\ <= NOT \RAM|ram[768][1]~q\;
\RAM|ALT_INV_ram[768][0]~q\ <= NOT \RAM|ram[768][0]~q\;
\processador|fetch|ROM|ALT_INV_memROM~1_combout\ <= NOT \processador|fetch|ROM|memROM~1_combout\;
\processador|fetch|ROM|ALT_INV_memROM~0_combout\ <= NOT \processador|fetch|ROM|memROM~0_combout\;
\processador|fetch|registerPC|ALT_INV_DOUT\(7) <= NOT \processador|fetch|registerPC|DOUT\(7);
\processador|fetch|registerPC|ALT_INV_DOUT\(6) <= NOT \processador|fetch|registerPC|DOUT\(6);
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~540_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~536_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~532_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~528_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~524_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~520_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~516_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~512_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~508_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~504_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~500_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~496_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~492_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~488_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~484_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~480_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~476_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~472_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~468_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~464_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~460_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~456_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~452_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~448_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~444_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~440_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~436_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~432_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~428_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~424_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~420_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~416_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~412_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~408_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~404_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~400_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~396_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~392_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~388_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~384_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~380_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~376_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~372_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~368_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~364_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~360_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~356_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~352_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~348_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~344_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~340_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~336_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~332_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~328_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~324_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~320_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~316_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~312_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~308_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~304_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~300_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~296_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~292_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~288_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\;
\processador|arquitetura|memReg|ALT_INV_registrador~35_q\ <= NOT \processador|arquitetura|memReg|registrador~35_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~19_q\ <= NOT \processador|arquitetura|memReg|registrador~19_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~43_q\ <= NOT \processador|arquitetura|memReg|registrador~43_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~27_q\ <= NOT \processador|arquitetura|memReg|registrador~27_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~34_q\ <= NOT \processador|arquitetura|memReg|registrador~34_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~18_q\ <= NOT \processador|arquitetura|memReg|registrador~18_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~42_q\ <= NOT \processador|arquitetura|memReg|registrador~42_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~26_q\ <= NOT \processador|arquitetura|memReg|registrador~26_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~33_q\ <= NOT \processador|arquitetura|memReg|registrador~33_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~17_q\ <= NOT \processador|arquitetura|memReg|registrador~17_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~41_q\ <= NOT \processador|arquitetura|memReg|registrador~41_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~25_q\ <= NOT \processador|arquitetura|memReg|registrador~25_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~32_q\ <= NOT \processador|arquitetura|memReg|registrador~32_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~16_q\ <= NOT \processador|arquitetura|memReg|registrador~16_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~40_q\ <= NOT \processador|arquitetura|memReg|registrador~40_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~24_q\ <= NOT \processador|arquitetura|memReg|registrador~24_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~31_q\ <= NOT \processador|arquitetura|memReg|registrador~31_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~15_q\ <= NOT \processador|arquitetura|memReg|registrador~15_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~39_q\ <= NOT \processador|arquitetura|memReg|registrador~39_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~23_q\ <= NOT \processador|arquitetura|memReg|registrador~23_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~30_q\ <= NOT \processador|arquitetura|memReg|registrador~30_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~14_q\ <= NOT \processador|arquitetura|memReg|registrador~14_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~38_q\ <= NOT \processador|arquitetura|memReg|registrador~38_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~22_q\ <= NOT \processador|arquitetura|memReg|registrador~22_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~29_q\ <= NOT \processador|arquitetura|memReg|registrador~29_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~13_q\ <= NOT \processador|arquitetura|memReg|registrador~13_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~37_q\ <= NOT \processador|arquitetura|memReg|registrador~37_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~21_q\ <= NOT \processador|arquitetura|memReg|registrador~21_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~28_q\ <= NOT \processador|arquitetura|memReg|registrador~28_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~12_q\ <= NOT \processador|arquitetura|memReg|registrador~12_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~36_q\ <= NOT \processador|arquitetura|memReg|registrador~36_q\;
\processador|arquitetura|memReg|ALT_INV_registrador~20_q\ <= NOT \processador|arquitetura|memReg|registrador~20_q\;
\processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\ <= NOT \processador|arquitetura|ULA|Add0~29_sumout\;
\processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\ <= NOT \processador|arquitetura|ULA|Add0~25_sumout\;
\processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\ <= NOT \processador|arquitetura|ULA|Add0~21_sumout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~277_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~277_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~273_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~273_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~269_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~269_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~264_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~264_combout\;
\processador|fetch|ROM|ALT_INV_memROM~29_combout\ <= NOT \processador|fetch|ROM|memROM~29_combout\;
\processador|fetch|ROM|ALT_INV_memROM~28_combout\ <= NOT \processador|fetch|ROM|memROM~28_combout\;
\processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~4_combout\ <= NOT \processador|arquitetura|flag|flipFlop|DOUT~4_combout\;
\processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~3_combout\ <= NOT \processador|arquitetura|flag|flipFlop|DOUT~3_combout\;
\processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~2_combout\ <= NOT \processador|arquitetura|flag|flipFlop|DOUT~2_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[7]~14_combout\ <= NOT \processador|arquitetura|ULA|saida[7]~14_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[7]~13_combout\ <= NOT \processador|arquitetura|ULA|saida[7]~13_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[7]~12_combout\ <= NOT \processador|arquitetura|ULA|saida[7]~12_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[7]~11_combout\ <= NOT \processador|arquitetura|ULA|saida[7]~11_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~281_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~268_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~263_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[6]~10_combout\ <= NOT \processador|arquitetura|ULA|saida[6]~10_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[6]~9_combout\ <= NOT \processador|arquitetura|ULA|saida[6]~9_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[6]~8_combout\ <= NOT \processador|arquitetura|ULA|saida[6]~8_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[6]~7_combout\ <= NOT \processador|arquitetura|ULA|saida[6]~7_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~246_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~245_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~232_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~226_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[0]~6_combout\ <= NOT \processador|arquitetura|ULA|saida[0]~6_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[4]~5_combout\ <= NOT \processador|arquitetura|ULA|saida[4]~5_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~209_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~208_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~191_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[3]~4_combout\ <= NOT \processador|arquitetura|ULA|saida[3]~4_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~174_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~173_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~156_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[2]~3_combout\ <= NOT \processador|arquitetura|ULA|saida[2]~3_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~139_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~138_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~121_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[1]~2_combout\ <= NOT \processador|arquitetura|ULA|saida[1]~2_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~104_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~103_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~86_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[0]~1_combout\ <= NOT \processador|arquitetura|ULA|saida[0]~1_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~69_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~68_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~51_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\;
\processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~1_combout\ <= NOT \processador|arquitetura|flag|flipFlop|DOUT~1_combout\;
\processador|arquitetura|ULA|ALT_INV_saida[5]~0_combout\ <= NOT \processador|arquitetura|ULA|saida[5]~0_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~34_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~33_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~16_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\;
\processador|UC|ALT_INV_Equal7~1_combout\ <= NOT \processador|UC|Equal7~1_combout\;
\processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~0_combout\ <= NOT \processador|arquitetura|flag|flipFlop|DOUT~0_combout\;
\processador|UC|ALT_INV_Equal7~0_combout\ <= NOT \processador|UC|Equal7~0_combout\;
\processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\ <= NOT \processador|arquitetura|ULA|Equal7~0_combout\;
\RAM|ALT_INV_Decoder0~9_combout\ <= NOT \RAM|Decoder0~9_combout\;
\RAM|ALT_INV_Decoder0~7_combout\ <= NOT \RAM|Decoder0~7_combout\;
\RAM|ALT_INV_Decoder0~6_combout\ <= NOT \RAM|Decoder0~6_combout\;
\RAM|ALT_INV_Decoder0~2_combout\ <= NOT \RAM|Decoder0~2_combout\;
\RAM|ALT_INV_Decoder0~0_combout\ <= NOT \RAM|Decoder0~0_combout\;
\processador|UC|ALT_INV_operacao[2]~0_combout\ <= NOT \processador|UC|operacao[2]~0_combout\;
\processador|fetch|ROM|ALT_INV_memROM~27_combout\ <= NOT \processador|fetch|ROM|memROM~27_combout\;
\processador|fetch|ROM|ALT_INV_memROM~26_combout\ <= NOT \processador|fetch|ROM|memROM~26_combout\;
\processador|fetch|ROM|ALT_INV_memROM~25_combout\ <= NOT \processador|fetch|ROM|memROM~25_combout\;
\processador|fetch|ROM|ALT_INV_memROM~24_combout\ <= NOT \processador|fetch|ROM|memROM~24_combout\;
\processador|fetch|ROM|ALT_INV_memROM~23_combout\ <= NOT \processador|fetch|ROM|memROM~23_combout\;
\processador|fetch|ROM|ALT_INV_memROM~22_combout\ <= NOT \processador|fetch|ROM|memROM~22_combout\;
\processador|fetch|ROM|ALT_INV_memROM~21_combout\ <= NOT \processador|fetch|ROM|memROM~21_combout\;
\processador|fetch|ROM|ALT_INV_memROM~20_combout\ <= NOT \processador|fetch|ROM|memROM~20_combout\;
\processador|fetch|ROM|ALT_INV_memROM~19_combout\ <= NOT \processador|fetch|ROM|memROM~19_combout\;
\processador|fetch|ROM|ALT_INV_memROM~18_combout\ <= NOT \processador|fetch|ROM|memROM~18_combout\;
\processador|fetch|ROM|ALT_INV_memROM~17_combout\ <= NOT \processador|fetch|ROM|memROM~17_combout\;
\processador|fetch|ROM|ALT_INV_memROM~16_combout\ <= NOT \processador|fetch|ROM|memROM~16_combout\;
\processador|fetch|ROM|ALT_INV_memROM~15_combout\ <= NOT \processador|fetch|ROM|memROM~15_combout\;
\processador|fetch|ROM|ALT_INV_memROM~14_combout\ <= NOT \processador|fetch|ROM|memROM~14_combout\;
\processador|fetch|ROM|ALT_INV_memROM~13_combout\ <= NOT \processador|fetch|ROM|memROM~13_combout\;
\processador|fetch|ROM|ALT_INV_memROM~12_combout\ <= NOT \processador|fetch|ROM|memROM~12_combout\;
\processador|UC|ALT_INV_sel_muxJump~0_combout\ <= NOT \processador|UC|sel_muxJump~0_combout\;
\processador|fetch|ROM|ALT_INV_memROM~11_combout\ <= NOT \processador|fetch|ROM|memROM~11_combout\;
\processador|fetch|ROM|ALT_INV_memROM~10_combout\ <= NOT \processador|fetch|ROM|memROM~10_combout\;
\processador|fetch|ROM|ALT_INV_memROM~9_combout\ <= NOT \processador|fetch|ROM|memROM~9_combout\;
\processador|fetch|ROM|ALT_INV_memROM~8_combout\ <= NOT \processador|fetch|ROM|memROM~8_combout\;
\processador|fetch|ROM|ALT_INV_memROM~7_combout\ <= NOT \processador|fetch|ROM|memROM~7_combout\;
\processador|fetch|ROM|ALT_INV_memROM~6_combout\ <= NOT \processador|fetch|ROM|memROM~6_combout\;
\processador|fetch|ROM|ALT_INV_memROM~5_combout\ <= NOT \processador|fetch|ROM|memROM~5_combout\;
\processador|fetch|ROM|ALT_INV_memROM~4_combout\ <= NOT \processador|fetch|ROM|memROM~4_combout\;
\processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~q\ <= NOT \processador|arquitetura|flag|flipFlop|DOUT~q\;
\processador|fetch|ROM|ALT_INV_memROM~3_combout\ <= NOT \processador|fetch|ROM|memROM~3_combout\;
\processador|fetch|ROM|ALT_INV_memROM~2_combout\ <= NOT \processador|fetch|ROM|memROM~2_combout\;
\RAM|ALT_INV_ram[773][7]~q\ <= NOT \RAM|ram[773][7]~q\;
\RAM|ALT_INV_ram[773][6]~q\ <= NOT \RAM|ram[773][6]~q\;
\RAM|ALT_INV_ram[773][5]~q\ <= NOT \RAM|ram[773][5]~q\;
\RAM|ALT_INV_ram[773][4]~q\ <= NOT \RAM|ram[773][4]~q\;
\RAM|ALT_INV_ram[773][3]~q\ <= NOT \RAM|ram[773][3]~q\;
\RAM|ALT_INV_ram[773][2]~q\ <= NOT \RAM|ram[773][2]~q\;
\RAM|ALT_INV_ram[773][1]~q\ <= NOT \RAM|ram[773][1]~q\;
\RAM|ALT_INV_ram[773][0]~q\ <= NOT \RAM|ram[773][0]~q\;
\RAM|ALT_INV_ram[772][7]~q\ <= NOT \RAM|ram[772][7]~q\;
\RAM|ALT_INV_ram[772][6]~q\ <= NOT \RAM|ram[772][6]~q\;
\RAM|ALT_INV_ram[772][5]~q\ <= NOT \RAM|ram[772][5]~q\;
\RAM|ALT_INV_ram[772][4]~q\ <= NOT \RAM|ram[772][4]~q\;
\RAM|ALT_INV_ram[772][3]~q\ <= NOT \RAM|ram[772][3]~q\;
\RAM|ALT_INV_ram[772][2]~q\ <= NOT \RAM|ram[772][2]~q\;
\RAM|ALT_INV_ram[772][1]~q\ <= NOT \RAM|ram[772][1]~q\;
\RAM|ALT_INV_ram[772][0]~q\ <= NOT \RAM|ram[772][0]~q\;
\RAM|ALT_INV_ram[771][6]~q\ <= NOT \RAM|ram[771][6]~q\;
\RAM|ALT_INV_ram[771][5]~q\ <= NOT \RAM|ram[771][5]~q\;
\RAM|ALT_INV_ram[771][4]~q\ <= NOT \RAM|ram[771][4]~q\;
\RAM|ALT_INV_ram[771][3]~q\ <= NOT \RAM|ram[771][3]~q\;
\RAM|ALT_INV_ram[771][2]~q\ <= NOT \RAM|ram[771][2]~q\;
\RAM|ALT_INV_ram[771][1]~q\ <= NOT \RAM|ram[771][1]~q\;
\RAM|ALT_INV_ram[771][0]~q\ <= NOT \RAM|ram[771][0]~q\;
\RAM|ALT_INV_ram[770][7]~q\ <= NOT \RAM|ram[770][7]~q\;
\RAM|ALT_INV_ram[770][6]~q\ <= NOT \RAM|ram[770][6]~q\;
\RAM|ALT_INV_ram[770][5]~q\ <= NOT \RAM|ram[770][5]~q\;
\RAM|ALT_INV_ram[770][4]~q\ <= NOT \RAM|ram[770][4]~q\;
\RAM|ALT_INV_ram[770][2]~q\ <= NOT \RAM|ram[770][2]~q\;
\RAM|ALT_INV_ram[770][1]~q\ <= NOT \RAM|ram[770][1]~q\;
\RAM|ALT_INV_ram[770][0]~q\ <= NOT \RAM|ram[770][0]~q\;
\RAM|ALT_INV_ram[830][2]~q\ <= NOT \RAM|ram[830][2]~q\;
\RAM|ALT_INV_ram[811][2]~q\ <= NOT \RAM|ram[811][2]~q\;
\RAM|ALT_INV_ram[810][2]~q\ <= NOT \RAM|ram[810][2]~q\;
\RAM|ALT_INV_ram[827][2]~q\ <= NOT \RAM|ram[827][2]~q\;
\RAM|ALT_INV_ram[826][2]~q\ <= NOT \RAM|ram[826][2]~q\;
\RAM|ALT_INV_ram[807][2]~q\ <= NOT \RAM|ram[807][2]~q\;
\RAM|ALT_INV_ram[806][2]~q\ <= NOT \RAM|ram[806][2]~q\;
\RAM|ALT_INV_ram[823][2]~q\ <= NOT \RAM|ram[823][2]~q\;
\RAM|ALT_INV_ram[822][2]~q\ <= NOT \RAM|ram[822][2]~q\;
\RAM|ALT_INV_ram[803][2]~q\ <= NOT \RAM|ram[803][2]~q\;
\RAM|ALT_INV_ram[802][2]~q\ <= NOT \RAM|ram[802][2]~q\;
\RAM|ALT_INV_ram[819][2]~q\ <= NOT \RAM|ram[819][2]~q\;
\RAM|ALT_INV_ram[818][2]~q\ <= NOT \RAM|ram[818][2]~q\;
\RAM|ALT_INV_ram[783][1]~q\ <= NOT \RAM|ram[783][1]~q\;
\RAM|ALT_INV_ram[782][1]~q\ <= NOT \RAM|ram[782][1]~q\;
\RAM|ALT_INV_ram[799][1]~q\ <= NOT \RAM|ram[799][1]~q\;
\RAM|ALT_INV_ram[798][1]~q\ <= NOT \RAM|ram[798][1]~q\;
\RAM|ALT_INV_ram[779][1]~q\ <= NOT \RAM|ram[779][1]~q\;
\RAM|ALT_INV_ram[778][1]~q\ <= NOT \RAM|ram[778][1]~q\;
\RAM|ALT_INV_ram[795][1]~q\ <= NOT \RAM|ram[795][1]~q\;
\RAM|ALT_INV_ram[794][1]~q\ <= NOT \RAM|ram[794][1]~q\;
\RAM|ALT_INV_ram[775][1]~q\ <= NOT \RAM|ram[775][1]~q\;
\RAM|ALT_INV_ram[774][1]~q\ <= NOT \RAM|ram[774][1]~q\;
\RAM|ALT_INV_ram[791][1]~q\ <= NOT \RAM|ram[791][1]~q\;
\RAM|ALT_INV_ram[790][1]~q\ <= NOT \RAM|ram[790][1]~q\;
\RAM|ALT_INV_ram[787][1]~q\ <= NOT \RAM|ram[787][1]~q\;
\RAM|ALT_INV_ram[786][1]~q\ <= NOT \RAM|ram[786][1]~q\;
\RAM|ALT_INV_ram[815][1]~q\ <= NOT \RAM|ram[815][1]~q\;
\RAM|ALT_INV_ram[814][1]~q\ <= NOT \RAM|ram[814][1]~q\;
\RAM|ALT_INV_ram[831][1]~q\ <= NOT \RAM|ram[831][1]~q\;
\RAM|ALT_INV_ram[830][1]~q\ <= NOT \RAM|ram[830][1]~q\;
\RAM|ALT_INV_ram[811][1]~q\ <= NOT \RAM|ram[811][1]~q\;
\RAM|ALT_INV_ram[810][1]~q\ <= NOT \RAM|ram[810][1]~q\;
\RAM|ALT_INV_ram[827][1]~q\ <= NOT \RAM|ram[827][1]~q\;
\RAM|ALT_INV_ram[826][1]~q\ <= NOT \RAM|ram[826][1]~q\;
\RAM|ALT_INV_ram[807][1]~q\ <= NOT \RAM|ram[807][1]~q\;
\RAM|ALT_INV_ram[806][1]~q\ <= NOT \RAM|ram[806][1]~q\;
\RAM|ALT_INV_ram[823][1]~q\ <= NOT \RAM|ram[823][1]~q\;
\RAM|ALT_INV_ram[822][1]~q\ <= NOT \RAM|ram[822][1]~q\;
\RAM|ALT_INV_ram[803][1]~q\ <= NOT \RAM|ram[803][1]~q\;
\RAM|ALT_INV_ram[802][1]~q\ <= NOT \RAM|ram[802][1]~q\;
\RAM|ALT_INV_ram[819][1]~q\ <= NOT \RAM|ram[819][1]~q\;
\RAM|ALT_INV_ram[818][1]~q\ <= NOT \RAM|ram[818][1]~q\;
\RAM|ALT_INV_ram[783][0]~q\ <= NOT \RAM|ram[783][0]~q\;
\RAM|ALT_INV_ram[782][0]~q\ <= NOT \RAM|ram[782][0]~q\;
\RAM|ALT_INV_ram[799][0]~q\ <= NOT \RAM|ram[799][0]~q\;
\RAM|ALT_INV_ram[798][0]~q\ <= NOT \RAM|ram[798][0]~q\;
\RAM|ALT_INV_ram[779][0]~q\ <= NOT \RAM|ram[779][0]~q\;
\RAM|ALT_INV_ram[778][0]~q\ <= NOT \RAM|ram[778][0]~q\;
\RAM|ALT_INV_ram[795][0]~q\ <= NOT \RAM|ram[795][0]~q\;
\RAM|ALT_INV_ram[794][0]~q\ <= NOT \RAM|ram[794][0]~q\;
\RAM|ALT_INV_ram[775][0]~q\ <= NOT \RAM|ram[775][0]~q\;
\RAM|ALT_INV_ram[774][0]~q\ <= NOT \RAM|ram[774][0]~q\;
\RAM|ALT_INV_ram[791][0]~q\ <= NOT \RAM|ram[791][0]~q\;
\RAM|ALT_INV_ram[790][0]~q\ <= NOT \RAM|ram[790][0]~q\;
\RAM|ALT_INV_ram[787][0]~q\ <= NOT \RAM|ram[787][0]~q\;
\RAM|ALT_INV_ram[786][0]~q\ <= NOT \RAM|ram[786][0]~q\;
\RAM|ALT_INV_ram[815][0]~q\ <= NOT \RAM|ram[815][0]~q\;
\RAM|ALT_INV_ram[814][0]~q\ <= NOT \RAM|ram[814][0]~q\;
\RAM|ALT_INV_ram[831][0]~q\ <= NOT \RAM|ram[831][0]~q\;
\RAM|ALT_INV_ram[830][0]~q\ <= NOT \RAM|ram[830][0]~q\;
\RAM|ALT_INV_ram[811][0]~q\ <= NOT \RAM|ram[811][0]~q\;
\RAM|ALT_INV_ram[810][0]~q\ <= NOT \RAM|ram[810][0]~q\;
\RAM|ALT_INV_ram[827][0]~q\ <= NOT \RAM|ram[827][0]~q\;
\RAM|ALT_INV_ram[826][0]~q\ <= NOT \RAM|ram[826][0]~q\;
\RAM|ALT_INV_ram[807][0]~q\ <= NOT \RAM|ram[807][0]~q\;
\RAM|ALT_INV_ram[806][0]~q\ <= NOT \RAM|ram[806][0]~q\;
\RAM|ALT_INV_ram[823][0]~q\ <= NOT \RAM|ram[823][0]~q\;
\RAM|ALT_INV_ram[822][0]~q\ <= NOT \RAM|ram[822][0]~q\;
\RAM|ALT_INV_ram[803][0]~q\ <= NOT \RAM|ram[803][0]~q\;
\RAM|ALT_INV_ram[802][0]~q\ <= NOT \RAM|ram[802][0]~q\;
\RAM|ALT_INV_ram[819][0]~q\ <= NOT \RAM|ram[819][0]~q\;
\RAM|ALT_INV_ram[818][0]~q\ <= NOT \RAM|ram[818][0]~q\;
\RAM|ALT_INV_ram[783][5]~q\ <= NOT \RAM|ram[783][5]~q\;
\RAM|ALT_INV_ram[782][5]~q\ <= NOT \RAM|ram[782][5]~q\;
\RAM|ALT_INV_ram[799][5]~q\ <= NOT \RAM|ram[799][5]~q\;
\RAM|ALT_INV_ram[798][5]~q\ <= NOT \RAM|ram[798][5]~q\;
\RAM|ALT_INV_ram[779][5]~q\ <= NOT \RAM|ram[779][5]~q\;
\RAM|ALT_INV_ram[778][5]~q\ <= NOT \RAM|ram[778][5]~q\;
\RAM|ALT_INV_ram[795][5]~q\ <= NOT \RAM|ram[795][5]~q\;
\RAM|ALT_INV_ram[794][5]~q\ <= NOT \RAM|ram[794][5]~q\;
\RAM|ALT_INV_ram[775][5]~q\ <= NOT \RAM|ram[775][5]~q\;
\RAM|ALT_INV_ram[774][5]~q\ <= NOT \RAM|ram[774][5]~q\;
\RAM|ALT_INV_ram[791][5]~q\ <= NOT \RAM|ram[791][5]~q\;
\RAM|ALT_INV_ram[790][5]~q\ <= NOT \RAM|ram[790][5]~q\;
\RAM|ALT_INV_ram[787][5]~q\ <= NOT \RAM|ram[787][5]~q\;
\RAM|ALT_INV_ram[786][5]~q\ <= NOT \RAM|ram[786][5]~q\;
\RAM|ALT_INV_ram[815][5]~q\ <= NOT \RAM|ram[815][5]~q\;
\RAM|ALT_INV_ram[814][5]~q\ <= NOT \RAM|ram[814][5]~q\;
\RAM|ALT_INV_ram[831][5]~q\ <= NOT \RAM|ram[831][5]~q\;
\RAM|ALT_INV_ram[830][5]~q\ <= NOT \RAM|ram[830][5]~q\;
\RAM|ALT_INV_ram[811][5]~q\ <= NOT \RAM|ram[811][5]~q\;
\RAM|ALT_INV_ram[810][5]~q\ <= NOT \RAM|ram[810][5]~q\;
\RAM|ALT_INV_ram[827][5]~q\ <= NOT \RAM|ram[827][5]~q\;
\RAM|ALT_INV_ram[826][5]~q\ <= NOT \RAM|ram[826][5]~q\;
\RAM|ALT_INV_ram[807][5]~q\ <= NOT \RAM|ram[807][5]~q\;
\RAM|ALT_INV_ram[806][5]~q\ <= NOT \RAM|ram[806][5]~q\;
\RAM|ALT_INV_ram[823][5]~q\ <= NOT \RAM|ram[823][5]~q\;
\RAM|ALT_INV_ram[822][5]~q\ <= NOT \RAM|ram[822][5]~q\;
\RAM|ALT_INV_ram[803][5]~q\ <= NOT \RAM|ram[803][5]~q\;
\RAM|ALT_INV_ram[802][5]~q\ <= NOT \RAM|ram[802][5]~q\;
\RAM|ALT_INV_ram[819][5]~q\ <= NOT \RAM|ram[819][5]~q\;
\RAM|ALT_INV_ram[818][5]~q\ <= NOT \RAM|ram[818][5]~q\;
\processador|UC|ALT_INV_comb~5_combout\ <= NOT \processador|UC|comb~5_combout\;
\processador|UC|ALT_INV_comb~4_combout\ <= NOT \processador|UC|comb~4_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~287_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[3]~287_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~286_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[2]~286_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~285_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[1]~285_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~284_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[0]~284_combout\;
\processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\ <= NOT \processador|arquitetura|ULA|Equal7~1_combout\;
\processador|UC|ALT_INV_comb~3_combout\ <= NOT \processador|UC|comb~3_combout\;
\processador|UC|ALT_INV_comb~2_combout\ <= NOT \processador|UC|comb~2_combout\;
\processador|UC|ALT_INV_comb~1_combout\ <= NOT \processador|UC|comb~1_combout\;
\processador|UC|ALT_INV_comb~0_combout\ <= NOT \processador|UC|comb~0_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~283_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\;
\processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~282_combout\ <= NOT \processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\;
\processador|UC|ALT_INV_habilitaResgistrador~0_combout\ <= NOT \processador|UC|habilitaResgistrador~0_combout\;
\RAM|ALT_INV_ram[787][7]~q\ <= NOT \RAM|ram[787][7]~q\;
\RAM|ALT_INV_ram[786][7]~q\ <= NOT \RAM|ram[786][7]~q\;
\RAM|ALT_INV_ram[791][7]~q\ <= NOT \RAM|ram[791][7]~q\;
\RAM|ALT_INV_ram[790][7]~q\ <= NOT \RAM|ram[790][7]~q\;
\RAM|ALT_INV_ram[815][7]~q\ <= NOT \RAM|ram[815][7]~q\;
\RAM|ALT_INV_ram[814][7]~q\ <= NOT \RAM|ram[814][7]~q\;
\RAM|ALT_INV_ram[831][7]~q\ <= NOT \RAM|ram[831][7]~q\;
\RAM|ALT_INV_ram[830][7]~q\ <= NOT \RAM|ram[830][7]~q\;
\RAM|ALT_INV_ram[811][7]~q\ <= NOT \RAM|ram[811][7]~q\;
\RAM|ALT_INV_ram[810][7]~q\ <= NOT \RAM|ram[810][7]~q\;
\RAM|ALT_INV_ram[827][7]~q\ <= NOT \RAM|ram[827][7]~q\;
\RAM|ALT_INV_ram[826][7]~q\ <= NOT \RAM|ram[826][7]~q\;
\RAM|ALT_INV_ram[807][7]~q\ <= NOT \RAM|ram[807][7]~q\;
\RAM|ALT_INV_ram[806][7]~q\ <= NOT \RAM|ram[806][7]~q\;
\RAM|ALT_INV_ram[823][7]~q\ <= NOT \RAM|ram[823][7]~q\;
\RAM|ALT_INV_ram[822][7]~q\ <= NOT \RAM|ram[822][7]~q\;
\RAM|ALT_INV_ram[803][7]~q\ <= NOT \RAM|ram[803][7]~q\;
\RAM|ALT_INV_ram[802][7]~q\ <= NOT \RAM|ram[802][7]~q\;
\RAM|ALT_INV_ram[819][7]~q\ <= NOT \RAM|ram[819][7]~q\;
\RAM|ALT_INV_ram[818][7]~q\ <= NOT \RAM|ram[818][7]~q\;
\RAM|ALT_INV_ram[775][6]~q\ <= NOT \RAM|ram[775][6]~q\;
\RAM|ALT_INV_ram[774][6]~q\ <= NOT \RAM|ram[774][6]~q\;
\RAM|ALT_INV_ram[779][6]~q\ <= NOT \RAM|ram[779][6]~q\;
\RAM|ALT_INV_ram[778][6]~q\ <= NOT \RAM|ram[778][6]~q\;
\RAM|ALT_INV_ram[783][6]~q\ <= NOT \RAM|ram[783][6]~q\;
\RAM|ALT_INV_ram[782][6]~q\ <= NOT \RAM|ram[782][6]~q\;
\RAM|ALT_INV_ram[795][6]~q\ <= NOT \RAM|ram[795][6]~q\;
\RAM|ALT_INV_ram[794][6]~q\ <= NOT \RAM|ram[794][6]~q\;
\RAM|ALT_INV_ram[799][6]~q\ <= NOT \RAM|ram[799][6]~q\;
\RAM|ALT_INV_ram[798][6]~q\ <= NOT \RAM|ram[798][6]~q\;
\RAM|ALT_INV_ram[787][6]~q\ <= NOT \RAM|ram[787][6]~q\;
\RAM|ALT_INV_ram[786][6]~q\ <= NOT \RAM|ram[786][6]~q\;
\RAM|ALT_INV_ram[791][6]~q\ <= NOT \RAM|ram[791][6]~q\;
\RAM|ALT_INV_ram[790][6]~q\ <= NOT \RAM|ram[790][6]~q\;
\RAM|ALT_INV_ram[815][6]~q\ <= NOT \RAM|ram[815][6]~q\;
\RAM|ALT_INV_ram[814][6]~q\ <= NOT \RAM|ram[814][6]~q\;
\RAM|ALT_INV_ram[831][6]~q\ <= NOT \RAM|ram[831][6]~q\;
\RAM|ALT_INV_ram[830][6]~q\ <= NOT \RAM|ram[830][6]~q\;
\RAM|ALT_INV_ram[811][6]~q\ <= NOT \RAM|ram[811][6]~q\;
\RAM|ALT_INV_ram[810][6]~q\ <= NOT \RAM|ram[810][6]~q\;
\RAM|ALT_INV_ram[827][6]~q\ <= NOT \RAM|ram[827][6]~q\;
\RAM|ALT_INV_ram[826][6]~q\ <= NOT \RAM|ram[826][6]~q\;
\RAM|ALT_INV_ram[807][6]~q\ <= NOT \RAM|ram[807][6]~q\;
\RAM|ALT_INV_ram[806][6]~q\ <= NOT \RAM|ram[806][6]~q\;
\RAM|ALT_INV_ram[823][6]~q\ <= NOT \RAM|ram[823][6]~q\;
\RAM|ALT_INV_ram[822][6]~q\ <= NOT \RAM|ram[822][6]~q\;
\RAM|ALT_INV_ram[803][6]~q\ <= NOT \RAM|ram[803][6]~q\;
\RAM|ALT_INV_ram[802][6]~q\ <= NOT \RAM|ram[802][6]~q\;
\RAM|ALT_INV_ram[819][6]~q\ <= NOT \RAM|ram[819][6]~q\;
\RAM|ALT_INV_ram[818][6]~q\ <= NOT \RAM|ram[818][6]~q\;
\RAM|ALT_INV_ram[783][4]~q\ <= NOT \RAM|ram[783][4]~q\;
\RAM|ALT_INV_ram[782][4]~q\ <= NOT \RAM|ram[782][4]~q\;
\RAM|ALT_INV_ram[799][4]~q\ <= NOT \RAM|ram[799][4]~q\;
\RAM|ALT_INV_ram[798][4]~q\ <= NOT \RAM|ram[798][4]~q\;
\RAM|ALT_INV_ram[779][4]~q\ <= NOT \RAM|ram[779][4]~q\;
\RAM|ALT_INV_ram[778][4]~q\ <= NOT \RAM|ram[778][4]~q\;
\RAM|ALT_INV_ram[795][4]~q\ <= NOT \RAM|ram[795][4]~q\;
\RAM|ALT_INV_ram[794][4]~q\ <= NOT \RAM|ram[794][4]~q\;
\RAM|ALT_INV_ram[775][4]~q\ <= NOT \RAM|ram[775][4]~q\;
\RAM|ALT_INV_ram[774][4]~q\ <= NOT \RAM|ram[774][4]~q\;
\RAM|ALT_INV_ram[791][4]~q\ <= NOT \RAM|ram[791][4]~q\;
\RAM|ALT_INV_ram[790][4]~q\ <= NOT \RAM|ram[790][4]~q\;
\RAM|ALT_INV_ram[787][4]~q\ <= NOT \RAM|ram[787][4]~q\;
\RAM|ALT_INV_ram[786][4]~q\ <= NOT \RAM|ram[786][4]~q\;
\RAM|ALT_INV_ram[815][4]~q\ <= NOT \RAM|ram[815][4]~q\;
\RAM|ALT_INV_ram[814][4]~q\ <= NOT \RAM|ram[814][4]~q\;
\RAM|ALT_INV_ram[831][4]~q\ <= NOT \RAM|ram[831][4]~q\;
\RAM|ALT_INV_ram[830][4]~q\ <= NOT \RAM|ram[830][4]~q\;
\RAM|ALT_INV_ram[811][4]~q\ <= NOT \RAM|ram[811][4]~q\;
\RAM|ALT_INV_ram[810][4]~q\ <= NOT \RAM|ram[810][4]~q\;
\RAM|ALT_INV_ram[827][4]~q\ <= NOT \RAM|ram[827][4]~q\;
\RAM|ALT_INV_ram[826][4]~q\ <= NOT \RAM|ram[826][4]~q\;
\RAM|ALT_INV_ram[807][4]~q\ <= NOT \RAM|ram[807][4]~q\;
\RAM|ALT_INV_ram[806][4]~q\ <= NOT \RAM|ram[806][4]~q\;
\RAM|ALT_INV_ram[823][4]~q\ <= NOT \RAM|ram[823][4]~q\;
\RAM|ALT_INV_ram[822][4]~q\ <= NOT \RAM|ram[822][4]~q\;
\RAM|ALT_INV_ram[803][4]~q\ <= NOT \RAM|ram[803][4]~q\;
\RAM|ALT_INV_ram[802][4]~q\ <= NOT \RAM|ram[802][4]~q\;
\RAM|ALT_INV_ram[819][4]~q\ <= NOT \RAM|ram[819][4]~q\;
\RAM|ALT_INV_ram[818][4]~q\ <= NOT \RAM|ram[818][4]~q\;
\RAM|ALT_INV_ram[783][3]~q\ <= NOT \RAM|ram[783][3]~q\;
\RAM|ALT_INV_ram[782][3]~q\ <= NOT \RAM|ram[782][3]~q\;
\RAM|ALT_INV_ram[799][3]~q\ <= NOT \RAM|ram[799][3]~q\;
\RAM|ALT_INV_ram[798][3]~q\ <= NOT \RAM|ram[798][3]~q\;
\RAM|ALT_INV_ram[779][3]~q\ <= NOT \RAM|ram[779][3]~q\;
\RAM|ALT_INV_ram[778][3]~q\ <= NOT \RAM|ram[778][3]~q\;
\RAM|ALT_INV_ram[795][3]~q\ <= NOT \RAM|ram[795][3]~q\;
\RAM|ALT_INV_ram[794][3]~q\ <= NOT \RAM|ram[794][3]~q\;
\RAM|ALT_INV_ram[775][3]~q\ <= NOT \RAM|ram[775][3]~q\;
\RAM|ALT_INV_ram[774][3]~q\ <= NOT \RAM|ram[774][3]~q\;
\RAM|ALT_INV_ram[791][3]~q\ <= NOT \RAM|ram[791][3]~q\;
\RAM|ALT_INV_ram[790][3]~q\ <= NOT \RAM|ram[790][3]~q\;
\RAM|ALT_INV_ram[787][3]~q\ <= NOT \RAM|ram[787][3]~q\;
\RAM|ALT_INV_ram[786][3]~q\ <= NOT \RAM|ram[786][3]~q\;
\RAM|ALT_INV_ram[815][3]~q\ <= NOT \RAM|ram[815][3]~q\;
\RAM|ALT_INV_ram[814][3]~q\ <= NOT \RAM|ram[814][3]~q\;
\RAM|ALT_INV_ram[831][3]~q\ <= NOT \RAM|ram[831][3]~q\;
\RAM|ALT_INV_ram[830][3]~q\ <= NOT \RAM|ram[830][3]~q\;
\RAM|ALT_INV_ram[811][3]~q\ <= NOT \RAM|ram[811][3]~q\;
\RAM|ALT_INV_ram[810][3]~q\ <= NOT \RAM|ram[810][3]~q\;
\RAM|ALT_INV_ram[827][3]~q\ <= NOT \RAM|ram[827][3]~q\;
\RAM|ALT_INV_ram[826][3]~q\ <= NOT \RAM|ram[826][3]~q\;
\RAM|ALT_INV_ram[807][3]~q\ <= NOT \RAM|ram[807][3]~q\;
\RAM|ALT_INV_ram[806][3]~q\ <= NOT \RAM|ram[806][3]~q\;
\RAM|ALT_INV_ram[823][3]~q\ <= NOT \RAM|ram[823][3]~q\;
\RAM|ALT_INV_ram[822][3]~q\ <= NOT \RAM|ram[822][3]~q\;
\RAM|ALT_INV_ram[803][3]~q\ <= NOT \RAM|ram[803][3]~q\;
\RAM|ALT_INV_ram[802][3]~q\ <= NOT \RAM|ram[802][3]~q\;
\RAM|ALT_INV_ram[819][3]~q\ <= NOT \RAM|ram[819][3]~q\;
\RAM|ALT_INV_ram[818][3]~q\ <= NOT \RAM|ram[818][3]~q\;
\RAM|ALT_INV_ram[783][2]~q\ <= NOT \RAM|ram[783][2]~q\;
\RAM|ALT_INV_ram[782][2]~q\ <= NOT \RAM|ram[782][2]~q\;
\RAM|ALT_INV_ram[799][2]~q\ <= NOT \RAM|ram[799][2]~q\;
\RAM|ALT_INV_ram[798][2]~q\ <= NOT \RAM|ram[798][2]~q\;
\RAM|ALT_INV_ram[779][2]~q\ <= NOT \RAM|ram[779][2]~q\;
\RAM|ALT_INV_ram[778][2]~q\ <= NOT \RAM|ram[778][2]~q\;
\RAM|ALT_INV_ram[795][2]~q\ <= NOT \RAM|ram[795][2]~q\;
\RAM|ALT_INV_ram[794][2]~q\ <= NOT \RAM|ram[794][2]~q\;
\RAM|ALT_INV_ram[775][2]~q\ <= NOT \RAM|ram[775][2]~q\;
\RAM|ALT_INV_ram[774][2]~q\ <= NOT \RAM|ram[774][2]~q\;
\RAM|ALT_INV_ram[791][2]~q\ <= NOT \RAM|ram[791][2]~q\;
\RAM|ALT_INV_ram[790][2]~q\ <= NOT \RAM|ram[790][2]~q\;
\RAM|ALT_INV_ram[787][2]~q\ <= NOT \RAM|ram[787][2]~q\;
\RAM|ALT_INV_ram[786][2]~q\ <= NOT \RAM|ram[786][2]~q\;
\RAM|ALT_INV_ram[815][2]~q\ <= NOT \RAM|ram[815][2]~q\;
\RAM|ALT_INV_ram[814][2]~q\ <= NOT \RAM|ram[814][2]~q\;
\RAM|ALT_INV_ram[831][2]~q\ <= NOT \RAM|ram[831][2]~q\;
\RAM|ALT_INV_ram[828][7]~q\ <= NOT \RAM|ram[828][7]~q\;
\RAM|ALT_INV_ram[809][7]~q\ <= NOT \RAM|ram[809][7]~q\;
\RAM|ALT_INV_ram[808][7]~q\ <= NOT \RAM|ram[808][7]~q\;
\RAM|ALT_INV_ram[825][7]~q\ <= NOT \RAM|ram[825][7]~q\;
\RAM|ALT_INV_ram[824][7]~q\ <= NOT \RAM|ram[824][7]~q\;
\RAM|ALT_INV_ram[805][7]~q\ <= NOT \RAM|ram[805][7]~q\;
\RAM|ALT_INV_ram[804][7]~q\ <= NOT \RAM|ram[804][7]~q\;
\RAM|ALT_INV_ram[821][7]~q\ <= NOT \RAM|ram[821][7]~q\;
\RAM|ALT_INV_ram[820][7]~q\ <= NOT \RAM|ram[820][7]~q\;
\RAM|ALT_INV_ram[801][7]~q\ <= NOT \RAM|ram[801][7]~q\;
\RAM|ALT_INV_ram[800][7]~q\ <= NOT \RAM|ram[800][7]~q\;
\RAM|ALT_INV_ram[817][7]~q\ <= NOT \RAM|ram[817][7]~q\;
\RAM|ALT_INV_ram[816][7]~q\ <= NOT \RAM|ram[816][7]~q\;
\RAM|ALT_INV_ram[777][6]~q\ <= NOT \RAM|ram[777][6]~q\;
\RAM|ALT_INV_ram[776][6]~q\ <= NOT \RAM|ram[776][6]~q\;
\RAM|ALT_INV_ram[781][6]~q\ <= NOT \RAM|ram[781][6]~q\;
\RAM|ALT_INV_ram[780][6]~q\ <= NOT \RAM|ram[780][6]~q\;
\RAM|ALT_INV_ram[793][6]~q\ <= NOT \RAM|ram[793][6]~q\;
\RAM|ALT_INV_ram[792][6]~q\ <= NOT \RAM|ram[792][6]~q\;
\RAM|ALT_INV_ram[797][6]~q\ <= NOT \RAM|ram[797][6]~q\;
\RAM|ALT_INV_ram[796][6]~q\ <= NOT \RAM|ram[796][6]~q\;
\RAM|ALT_INV_ram[785][6]~q\ <= NOT \RAM|ram[785][6]~q\;
\RAM|ALT_INV_ram[784][6]~q\ <= NOT \RAM|ram[784][6]~q\;
\RAM|ALT_INV_ram[789][6]~q\ <= NOT \RAM|ram[789][6]~q\;
\RAM|ALT_INV_ram[788][6]~q\ <= NOT \RAM|ram[788][6]~q\;
\RAM|ALT_INV_ram[813][6]~q\ <= NOT \RAM|ram[813][6]~q\;
\RAM|ALT_INV_ram[812][6]~q\ <= NOT \RAM|ram[812][6]~q\;
\RAM|ALT_INV_ram[829][6]~q\ <= NOT \RAM|ram[829][6]~q\;
\RAM|ALT_INV_ram[828][6]~q\ <= NOT \RAM|ram[828][6]~q\;
\RAM|ALT_INV_ram[809][6]~q\ <= NOT \RAM|ram[809][6]~q\;
\RAM|ALT_INV_ram[808][6]~q\ <= NOT \RAM|ram[808][6]~q\;
\RAM|ALT_INV_ram[825][6]~q\ <= NOT \RAM|ram[825][6]~q\;
\RAM|ALT_INV_ram[824][6]~q\ <= NOT \RAM|ram[824][6]~q\;
\RAM|ALT_INV_ram[805][6]~q\ <= NOT \RAM|ram[805][6]~q\;
\RAM|ALT_INV_ram[804][6]~q\ <= NOT \RAM|ram[804][6]~q\;
\RAM|ALT_INV_ram[821][6]~q\ <= NOT \RAM|ram[821][6]~q\;
\RAM|ALT_INV_ram[820][6]~q\ <= NOT \RAM|ram[820][6]~q\;
\RAM|ALT_INV_ram[801][6]~q\ <= NOT \RAM|ram[801][6]~q\;
\RAM|ALT_INV_ram[800][6]~q\ <= NOT \RAM|ram[800][6]~q\;
\RAM|ALT_INV_ram[817][6]~q\ <= NOT \RAM|ram[817][6]~q\;
\RAM|ALT_INV_ram[816][6]~q\ <= NOT \RAM|ram[816][6]~q\;
\RAM|ALT_INV_ram[781][4]~q\ <= NOT \RAM|ram[781][4]~q\;
\RAM|ALT_INV_ram[780][4]~q\ <= NOT \RAM|ram[780][4]~q\;
\RAM|ALT_INV_ram[797][4]~q\ <= NOT \RAM|ram[797][4]~q\;
\RAM|ALT_INV_ram[796][4]~q\ <= NOT \RAM|ram[796][4]~q\;
\RAM|ALT_INV_ram[777][4]~q\ <= NOT \RAM|ram[777][4]~q\;
\RAM|ALT_INV_ram[776][4]~q\ <= NOT \RAM|ram[776][4]~q\;
\RAM|ALT_INV_ram[793][4]~q\ <= NOT \RAM|ram[793][4]~q\;
\RAM|ALT_INV_ram[792][4]~q\ <= NOT \RAM|ram[792][4]~q\;
\RAM|ALT_INV_ram[789][4]~q\ <= NOT \RAM|ram[789][4]~q\;
\RAM|ALT_INV_ram[788][4]~q\ <= NOT \RAM|ram[788][4]~q\;
\RAM|ALT_INV_ram[785][4]~q\ <= NOT \RAM|ram[785][4]~q\;
\RAM|ALT_INV_ram[784][4]~q\ <= NOT \RAM|ram[784][4]~q\;
\RAM|ALT_INV_ram[813][4]~q\ <= NOT \RAM|ram[813][4]~q\;
\RAM|ALT_INV_ram[812][4]~q\ <= NOT \RAM|ram[812][4]~q\;
\RAM|ALT_INV_ram[829][4]~q\ <= NOT \RAM|ram[829][4]~q\;
\RAM|ALT_INV_ram[828][4]~q\ <= NOT \RAM|ram[828][4]~q\;
\RAM|ALT_INV_ram[809][4]~q\ <= NOT \RAM|ram[809][4]~q\;
\RAM|ALT_INV_ram[808][4]~q\ <= NOT \RAM|ram[808][4]~q\;
\RAM|ALT_INV_ram[825][4]~q\ <= NOT \RAM|ram[825][4]~q\;
\RAM|ALT_INV_ram[824][4]~q\ <= NOT \RAM|ram[824][4]~q\;
\RAM|ALT_INV_ram[805][4]~q\ <= NOT \RAM|ram[805][4]~q\;
\RAM|ALT_INV_ram[804][4]~q\ <= NOT \RAM|ram[804][4]~q\;
\RAM|ALT_INV_ram[821][4]~q\ <= NOT \RAM|ram[821][4]~q\;
\RAM|ALT_INV_ram[820][4]~q\ <= NOT \RAM|ram[820][4]~q\;
\RAM|ALT_INV_ram[801][4]~q\ <= NOT \RAM|ram[801][4]~q\;
\RAM|ALT_INV_ram[800][4]~q\ <= NOT \RAM|ram[800][4]~q\;
\RAM|ALT_INV_ram[817][4]~q\ <= NOT \RAM|ram[817][4]~q\;
\RAM|ALT_INV_ram[816][4]~q\ <= NOT \RAM|ram[816][4]~q\;
\RAM|ALT_INV_ram[781][3]~q\ <= NOT \RAM|ram[781][3]~q\;
\RAM|ALT_INV_ram[780][3]~q\ <= NOT \RAM|ram[780][3]~q\;
\RAM|ALT_INV_ram[797][3]~q\ <= NOT \RAM|ram[797][3]~q\;
\RAM|ALT_INV_ram[796][3]~q\ <= NOT \RAM|ram[796][3]~q\;
\RAM|ALT_INV_ram[777][3]~q\ <= NOT \RAM|ram[777][3]~q\;
\RAM|ALT_INV_ram[776][3]~q\ <= NOT \RAM|ram[776][3]~q\;
\RAM|ALT_INV_ram[793][3]~q\ <= NOT \RAM|ram[793][3]~q\;
\RAM|ALT_INV_ram[792][3]~q\ <= NOT \RAM|ram[792][3]~q\;
\RAM|ALT_INV_ram[789][3]~q\ <= NOT \RAM|ram[789][3]~q\;
\RAM|ALT_INV_ram[788][3]~q\ <= NOT \RAM|ram[788][3]~q\;
\RAM|ALT_INV_ram[785][3]~q\ <= NOT \RAM|ram[785][3]~q\;
\RAM|ALT_INV_ram[784][3]~q\ <= NOT \RAM|ram[784][3]~q\;
\RAM|ALT_INV_ram[813][3]~q\ <= NOT \RAM|ram[813][3]~q\;
\RAM|ALT_INV_ram[812][3]~q\ <= NOT \RAM|ram[812][3]~q\;
\RAM|ALT_INV_ram[829][3]~q\ <= NOT \RAM|ram[829][3]~q\;
\RAM|ALT_INV_ram[828][3]~q\ <= NOT \RAM|ram[828][3]~q\;
\RAM|ALT_INV_ram[809][3]~q\ <= NOT \RAM|ram[809][3]~q\;
\RAM|ALT_INV_ram[808][3]~q\ <= NOT \RAM|ram[808][3]~q\;
\RAM|ALT_INV_ram[825][3]~q\ <= NOT \RAM|ram[825][3]~q\;
\RAM|ALT_INV_ram[824][3]~q\ <= NOT \RAM|ram[824][3]~q\;
\RAM|ALT_INV_ram[805][3]~q\ <= NOT \RAM|ram[805][3]~q\;
\RAM|ALT_INV_ram[804][3]~q\ <= NOT \RAM|ram[804][3]~q\;
\RAM|ALT_INV_ram[821][3]~q\ <= NOT \RAM|ram[821][3]~q\;
\RAM|ALT_INV_ram[820][3]~q\ <= NOT \RAM|ram[820][3]~q\;
\RAM|ALT_INV_ram[801][3]~q\ <= NOT \RAM|ram[801][3]~q\;
\RAM|ALT_INV_ram[800][3]~q\ <= NOT \RAM|ram[800][3]~q\;
\RAM|ALT_INV_ram[817][3]~q\ <= NOT \RAM|ram[817][3]~q\;
\RAM|ALT_INV_ram[816][3]~q\ <= NOT \RAM|ram[816][3]~q\;
\RAM|ALT_INV_ram[781][2]~q\ <= NOT \RAM|ram[781][2]~q\;
\RAM|ALT_INV_ram[780][2]~q\ <= NOT \RAM|ram[780][2]~q\;
\RAM|ALT_INV_ram[797][2]~q\ <= NOT \RAM|ram[797][2]~q\;
\RAM|ALT_INV_ram[796][2]~q\ <= NOT \RAM|ram[796][2]~q\;
\RAM|ALT_INV_ram[777][2]~q\ <= NOT \RAM|ram[777][2]~q\;
\RAM|ALT_INV_ram[776][2]~q\ <= NOT \RAM|ram[776][2]~q\;
\RAM|ALT_INV_ram[793][2]~q\ <= NOT \RAM|ram[793][2]~q\;
\RAM|ALT_INV_ram[792][2]~q\ <= NOT \RAM|ram[792][2]~q\;
\RAM|ALT_INV_ram[789][2]~q\ <= NOT \RAM|ram[789][2]~q\;
\RAM|ALT_INV_ram[788][2]~q\ <= NOT \RAM|ram[788][2]~q\;
\RAM|ALT_INV_ram[785][2]~q\ <= NOT \RAM|ram[785][2]~q\;
\RAM|ALT_INV_ram[784][2]~q\ <= NOT \RAM|ram[784][2]~q\;
\RAM|ALT_INV_ram[813][2]~q\ <= NOT \RAM|ram[813][2]~q\;
\RAM|ALT_INV_ram[812][2]~q\ <= NOT \RAM|ram[812][2]~q\;
\RAM|ALT_INV_ram[829][2]~q\ <= NOT \RAM|ram[829][2]~q\;
\RAM|ALT_INV_ram[828][2]~q\ <= NOT \RAM|ram[828][2]~q\;
\RAM|ALT_INV_ram[809][2]~q\ <= NOT \RAM|ram[809][2]~q\;
\RAM|ALT_INV_ram[808][2]~q\ <= NOT \RAM|ram[808][2]~q\;
\RAM|ALT_INV_ram[825][2]~q\ <= NOT \RAM|ram[825][2]~q\;
\RAM|ALT_INV_ram[824][2]~q\ <= NOT \RAM|ram[824][2]~q\;
\RAM|ALT_INV_ram[805][2]~q\ <= NOT \RAM|ram[805][2]~q\;
\RAM|ALT_INV_ram[804][2]~q\ <= NOT \RAM|ram[804][2]~q\;
\RAM|ALT_INV_ram[821][2]~q\ <= NOT \RAM|ram[821][2]~q\;
\RAM|ALT_INV_ram[820][2]~q\ <= NOT \RAM|ram[820][2]~q\;
\RAM|ALT_INV_ram[801][2]~q\ <= NOT \RAM|ram[801][2]~q\;
\RAM|ALT_INV_ram[800][2]~q\ <= NOT \RAM|ram[800][2]~q\;
\RAM|ALT_INV_ram[817][2]~q\ <= NOT \RAM|ram[817][2]~q\;
\RAM|ALT_INV_ram[816][2]~q\ <= NOT \RAM|ram[816][2]~q\;
\RAM|ALT_INV_ram[781][1]~q\ <= NOT \RAM|ram[781][1]~q\;
\RAM|ALT_INV_ram[780][1]~q\ <= NOT \RAM|ram[780][1]~q\;
\processador|UC|ALT_INV_operacao\(0) <= NOT \processador|UC|operacao\(0);
\processador|UC|ALT_INV_operacao\(2) <= NOT \processador|UC|operacao\(2);
\processador|UC|ALT_INV_operacao\(1) <= NOT \processador|UC|operacao\(1);
\processador|fetch|ROM|ALT_INV_memROM~30_combout\ <= NOT \processador|fetch|ROM|memROM~30_combout\;
\RAM|ALT_INV_ram[777][7]~q\ <= NOT \RAM|ram[777][7]~q\;
\RAM|ALT_INV_ram[776][7]~q\ <= NOT \RAM|ram[776][7]~q\;
\RAM|ALT_INV_ram[781][7]~q\ <= NOT \RAM|ram[781][7]~q\;
\RAM|ALT_INV_ram[780][7]~q\ <= NOT \RAM|ram[780][7]~q\;
\RAM|ALT_INV_ram[793][7]~q\ <= NOT \RAM|ram[793][7]~q\;
\RAM|ALT_INV_ram[792][7]~q\ <= NOT \RAM|ram[792][7]~q\;
\RAM|ALT_INV_ram[797][7]~q\ <= NOT \RAM|ram[797][7]~q\;
\RAM|ALT_INV_ram[796][7]~q\ <= NOT \RAM|ram[796][7]~q\;
\RAM|ALT_INV_ram[785][7]~q\ <= NOT \RAM|ram[785][7]~q\;
\RAM|ALT_INV_ram[784][7]~q\ <= NOT \RAM|ram[784][7]~q\;
\RAM|ALT_INV_ram[789][7]~q\ <= NOT \RAM|ram[789][7]~q\;
\RAM|ALT_INV_ram[788][7]~q\ <= NOT \RAM|ram[788][7]~q\;
\RAM|ALT_INV_ram[813][7]~q\ <= NOT \RAM|ram[813][7]~q\;
\RAM|ALT_INV_ram[812][7]~q\ <= NOT \RAM|ram[812][7]~q\;
\RAM|ALT_INV_ram[829][7]~q\ <= NOT \RAM|ram[829][7]~q\;
\RAM|ALT_INV_ram[771][7]~DUPLICATE_q\ <= NOT \RAM|ram[771][7]~DUPLICATE_q\;
\RAM|ALT_INV_ram[770][3]~DUPLICATE_q\ <= NOT \RAM|ram[770][3]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[5]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[1]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\;
\processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\ <= NOT \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\;

-- Location: IOOBUF_X12_Y0_N19
\pinoTeste[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT\(0),
	devoe => ww_devoe,
	o => ww_pinoTeste(0));

-- Location: IOOBUF_X18_Y0_N53
\pinoTeste[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pinoTeste(1));

-- Location: IOOBUF_X11_Y0_N2
\pinoTeste[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pinoTeste(2));

-- Location: IOOBUF_X12_Y0_N2
\pinoTeste[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT\(3),
	devoe => ww_devoe,
	o => ww_pinoTeste(3));

-- Location: IOOBUF_X11_Y0_N19
\pinoTeste[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pinoTeste(4));

-- Location: IOOBUF_X54_Y14_N79
\pinoTeste[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pinoTeste(5));

-- Location: IOOBUF_X54_Y14_N62
\pinoTeste[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT\(6),
	devoe => ww_devoe,
	o => ww_pinoTeste(6));

-- Location: IOOBUF_X0_Y18_N96
\pinoTeste[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT\(7),
	devoe => ww_devoe,
	o => ww_pinoTeste(7));

-- Location: IOOBUF_X14_Y0_N2
\pinoTeste[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pinoTeste(8));

-- Location: IOOBUF_X0_Y18_N79
\pinoTeste[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pinoTeste(9));

-- Location: IOOBUF_X14_Y0_N36
\t_outMem[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~76_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(0));

-- Location: IOOBUF_X11_Y0_N53
\t_outMem[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~80_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(1));

-- Location: IOOBUF_X14_Y0_N53
\t_outMem[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~84_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(2));

-- Location: IOOBUF_X10_Y0_N76
\t_outMem[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~88_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(3));

-- Location: IOOBUF_X12_Y0_N53
\t_outMem[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~92_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(4));

-- Location: IOOBUF_X12_Y0_N36
\t_outMem[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~96_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(5));

-- Location: IOOBUF_X14_Y0_N19
\t_outMem[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~100_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(6));

-- Location: IOOBUF_X16_Y0_N76
\t_outMem[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|arquitetura|memReg|registrador~104_combout\,
	devoe => ww_devoe,
	o => ww_t_outMem(7));

-- Location: IOOBUF_X0_Y18_N62
\habRAM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|fetch|ROM|memROM~1_combout\,
	devoe => ww_devoe,
	o => ww_habRAM);

-- Location: IOOBUF_X46_Y0_N36
\habDisplay~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_habDisplay);

-- Location: IOOBUF_X54_Y21_N56
\habSW~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_habSW);

-- Location: IOOBUF_X0_Y19_N39
\habKEY~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_habKEY);

-- Location: IOOBUF_X34_Y0_N2
\habLED~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_habLED);

-- Location: IOOBUF_X42_Y45_N53
\habBT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_habBT);

-- Location: IOOBUF_X25_Y0_N53
\us[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][0]~q\,
	devoe => ww_devoe,
	o => ww_us(0));

-- Location: IOOBUF_X22_Y0_N36
\us[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][1]~q\,
	devoe => ww_devoe,
	o => ww_us(1));

-- Location: IOOBUF_X22_Y0_N2
\us[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][2]~q\,
	devoe => ww_devoe,
	o => ww_us(2));

-- Location: IOOBUF_X0_Y18_N45
\us[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][3]~q\,
	devoe => ww_devoe,
	o => ww_us(3));

-- Location: IOOBUF_X10_Y0_N93
\us[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][4]~q\,
	devoe => ww_devoe,
	o => ww_us(4));

-- Location: IOOBUF_X24_Y0_N2
\us[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][5]~q\,
	devoe => ww_devoe,
	o => ww_us(5));

-- Location: IOOBUF_X25_Y0_N2
\us[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][6]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_us(6));

-- Location: IOOBUF_X20_Y45_N36
\us[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[768][7]~q\,
	devoe => ww_devoe,
	o => ww_us(7));

-- Location: IOOBUF_X11_Y0_N36
\ds[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][0]~q\,
	devoe => ww_devoe,
	o => ww_ds(0));

-- Location: IOOBUF_X36_Y0_N53
\ds[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][1]~q\,
	devoe => ww_devoe,
	o => ww_ds(1));

-- Location: IOOBUF_X48_Y0_N76
\ds[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][2]~q\,
	devoe => ww_devoe,
	o => ww_ds(2));

-- Location: IOOBUF_X18_Y0_N36
\ds[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][3]~q\,
	devoe => ww_devoe,
	o => ww_ds(3));

-- Location: IOOBUF_X24_Y0_N19
\ds[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][4]~q\,
	devoe => ww_devoe,
	o => ww_ds(4));

-- Location: IOOBUF_X16_Y0_N59
\ds[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][5]~q\,
	devoe => ww_devoe,
	o => ww_ds(5));

-- Location: IOOBUF_X24_Y0_N36
\ds[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][6]~q\,
	devoe => ww_devoe,
	o => ww_ds(6));

-- Location: IOOBUF_X8_Y45_N76
\ds[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[769][7]~q\,
	devoe => ww_devoe,
	o => ww_ds(7));

-- Location: IOOBUF_X10_Y0_N42
\um[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][0]~q\,
	devoe => ww_devoe,
	o => ww_um(0));

-- Location: IOOBUF_X40_Y0_N42
\um[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_um(1));

-- Location: IOOBUF_X16_Y0_N42
\um[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][2]~q\,
	devoe => ww_devoe,
	o => ww_um(2));

-- Location: IOOBUF_X10_Y0_N59
\um[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][3]~q\,
	devoe => ww_devoe,
	o => ww_um(3));

-- Location: IOOBUF_X36_Y0_N19
\um[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][4]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_um(4));

-- Location: IOOBUF_X16_Y0_N93
\um[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][5]~q\,
	devoe => ww_devoe,
	o => ww_um(5));

-- Location: IOOBUF_X23_Y0_N93
\um[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][6]~q\,
	devoe => ww_devoe,
	o => ww_um(6));

-- Location: IOOBUF_X18_Y0_N19
\um[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[770][7]~q\,
	devoe => ww_devoe,
	o => ww_um(7));

-- Location: IOOBUF_X23_Y0_N42
\dm[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][0]~q\,
	devoe => ww_devoe,
	o => ww_dm(0));

-- Location: IOOBUF_X24_Y0_N53
\dm[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][1]~q\,
	devoe => ww_devoe,
	o => ww_dm(1));

-- Location: IOOBUF_X0_Y20_N22
\dm[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][2]~q\,
	devoe => ww_devoe,
	o => ww_dm(2));

-- Location: IOOBUF_X38_Y0_N36
\dm[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][3]~q\,
	devoe => ww_devoe,
	o => ww_dm(3));

-- Location: IOOBUF_X0_Y19_N5
\dm[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][4]~q\,
	devoe => ww_devoe,
	o => ww_dm(4));

-- Location: IOOBUF_X0_Y19_N22
\dm[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][5]~q\,
	devoe => ww_devoe,
	o => ww_dm(5));

-- Location: IOOBUF_X14_Y45_N19
\dm[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][6]~q\,
	devoe => ww_devoe,
	o => ww_dm(6));

-- Location: IOOBUF_X33_Y0_N93
\dm[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[771][7]~q\,
	devoe => ww_devoe,
	o => ww_dm(7));

-- Location: IOOBUF_X18_Y0_N2
\uh[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][0]~q\,
	devoe => ww_devoe,
	o => ww_uh(0));

-- Location: IOOBUF_X29_Y0_N53
\uh[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][1]~q\,
	devoe => ww_devoe,
	o => ww_uh(1));

-- Location: IOOBUF_X29_Y0_N19
\uh[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_uh(2));

-- Location: IOOBUF_X19_Y0_N36
\uh[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][3]~q\,
	devoe => ww_devoe,
	o => ww_uh(3));

-- Location: IOOBUF_X23_Y0_N59
\uh[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][4]~q\,
	devoe => ww_devoe,
	o => ww_uh(4));

-- Location: IOOBUF_X19_Y0_N2
\uh[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][5]~q\,
	devoe => ww_devoe,
	o => ww_uh(5));

-- Location: IOOBUF_X0_Y20_N5
\uh[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][6]~q\,
	devoe => ww_devoe,
	o => ww_uh(6));

-- Location: IOOBUF_X19_Y0_N53
\uh[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[772][7]~q\,
	devoe => ww_devoe,
	o => ww_uh(7));

-- Location: IOOBUF_X22_Y0_N53
\dh[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_dh(0));

-- Location: IOOBUF_X22_Y0_N19
\dh[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][1]~q\,
	devoe => ww_devoe,
	o => ww_dh(1));

-- Location: IOOBUF_X38_Y0_N19
\dh[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][2]~q\,
	devoe => ww_devoe,
	o => ww_dh(2));

-- Location: IOOBUF_X54_Y17_N56
\dh[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][3]~q\,
	devoe => ww_devoe,
	o => ww_dh(3));

-- Location: IOOBUF_X25_Y0_N19
\dh[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][4]~q\,
	devoe => ww_devoe,
	o => ww_dh(4));

-- Location: IOOBUF_X23_Y0_N76
\dh[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][5]~q\,
	devoe => ww_devoe,
	o => ww_dh(5));

-- Location: IOOBUF_X0_Y19_N56
\dh[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][6]~q\,
	devoe => ww_devoe,
	o => ww_dh(6));

-- Location: IOOBUF_X19_Y0_N19
\dh[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram[773][7]~q\,
	devoe => ww_devoe,
	o => ww_dh(7));

-- Location: IOIBUF_X54_Y18_N61
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G10
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X6_Y6_N30
\processador|fetch|somPC|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~1_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(0) ) + ( VCC ) + ( !VCC ))
-- \processador|fetch|somPC|Add0~2\ = CARRY(( \processador|fetch|registerPC|DOUT\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	cin => GND,
	sumout => \processador|fetch|somPC|Add0~1_sumout\,
	cout => \processador|fetch|somPC|Add0~2\);

-- Location: FF_X5_Y6_N58
\processador|fetch|registerPC|DOUT[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|muxPC|saida_MUX[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\);

-- Location: FF_X6_Y6_N22
\processador|fetch|registerPC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|muxPC|saida_MUX[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(6));

-- Location: LABCELL_X6_Y6_N33
\processador|fetch|somPC|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~5_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(1) ) + ( GND ) + ( \processador|fetch|somPC|Add0~2\ ))
-- \processador|fetch|somPC|Add0~6\ = CARRY(( \processador|fetch|registerPC|DOUT\(1) ) + ( GND ) + ( \processador|fetch|somPC|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	cin => \processador|fetch|somPC|Add0~2\,
	sumout => \processador|fetch|somPC|Add0~5_sumout\,
	cout => \processador|fetch|somPC|Add0~6\);

-- Location: FF_X6_Y6_N58
\processador|fetch|registerPC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~37_sumout\,
	asdata => \processador|fetch|ROM|memROM~1_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(9));

-- Location: LABCELL_X6_Y6_N51
\processador|fetch|somPC|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~29_sumout\ = SUM(( \processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\ ) + ( GND ) + ( \processador|fetch|somPC|Add0~26\ ))
-- \processador|fetch|somPC|Add0~30\ = CARRY(( \processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\ ) + ( GND ) + ( \processador|fetch|somPC|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\,
	cin => \processador|fetch|somPC|Add0~26\,
	sumout => \processador|fetch|somPC|Add0~29_sumout\,
	cout => \processador|fetch|somPC|Add0~30\);

-- Location: LABCELL_X6_Y6_N54
\processador|fetch|somPC|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~33_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(8) ) + ( GND ) + ( \processador|fetch|somPC|Add0~30\ ))
-- \processador|fetch|somPC|Add0~34\ = CARRY(( \processador|fetch|registerPC|DOUT\(8) ) + ( GND ) + ( \processador|fetch|somPC|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	cin => \processador|fetch|somPC|Add0~30\,
	sumout => \processador|fetch|somPC|Add0~33_sumout\,
	cout => \processador|fetch|somPC|Add0~34\);

-- Location: LABCELL_X6_Y6_N57
\processador|fetch|somPC|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~37_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(9) ) + ( GND ) + ( \processador|fetch|somPC|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(9),
	cin => \processador|fetch|somPC|Add0~34\,
	sumout => \processador|fetch|somPC|Add0~37_sumout\);

-- Location: FF_X6_Y6_N59
\processador|fetch|registerPC|DOUT[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~37_sumout\,
	asdata => \processador|fetch|ROM|memROM~1_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\);

-- Location: FF_X6_Y6_N35
\processador|fetch|registerPC|DOUT[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~5_sumout\,
	asdata => \processador|fetch|ROM|memROM~13_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N18
\processador|fetch|ROM|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~14_combout\ = ( \processador|fetch|registerPC|DOUT\(3) & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(0) & (((!\processador|fetch|registerPC|DOUT\(5) & 
-- !\processador|fetch|registerPC|DOUT\(2))))) # (\processador|fetch|registerPC|DOUT\(0) & ((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(2)))) # (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & 
-- (!\processador|fetch|registerPC|DOUT\(5) & \processador|fetch|registerPC|DOUT\(2))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(3) & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & 
-- (((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & !\processador|fetch|registerPC|DOUT\(2))))) # (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(0) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ $ 
-- (!\processador|fetch|registerPC|DOUT\(2))))) ) ) ) # ( \processador|fetch|registerPC|DOUT\(3) & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(0) & 
-- ((\processador|fetch|registerPC|DOUT\(2))))) # (\processador|fetch|registerPC|DOUT\(5) & (((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & !\processador|fetch|registerPC|DOUT\(2))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(3) & ( 
-- !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(0) $ (\processador|fetch|registerPC|DOUT\(2))))) # 
-- (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(0) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ $ (!\processador|fetch|registerPC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000011000000011001010000000110010000010001110010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~14_combout\);

-- Location: MLABCELL_X9_Y6_N57
\processador|fetch|ROM|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~15_combout\ = ( !\processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\ & ( \processador|fetch|ROM|memROM~14_combout\ & ( (!\processador|fetch|registerPC|DOUT\(9) & (!\processador|fetch|registerPC|DOUT\(6) & 
-- !\processador|fetch|registerPC|DOUT\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(9),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(6),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~14_combout\,
	combout => \processador|fetch|ROM|memROM~15_combout\);

-- Location: FF_X6_Y6_N38
\processador|fetch|registerPC|DOUT[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~9_sumout\,
	asdata => \processador|fetch|ROM|memROM~15_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N3
\processador|fetch|ROM|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~20_combout\ = ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(0) & (!\processador|fetch|registerPC|DOUT\(3) $ (\processador|fetch|registerPC|DOUT\(2)))) ) ) # ( 
-- !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(0) & (!\processador|fetch|registerPC|DOUT\(3) & \processador|fetch|registerPC|DOUT\(2))) # (\processador|fetch|registerPC|DOUT\(0) & (\processador|fetch|registerPC|DOUT\(3) 
-- & !\processador|fetch|registerPC|DOUT\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000001011010000010100000000010101010000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~20_combout\);

-- Location: MLABCELL_X9_Y6_N48
\processador|fetch|ROM|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~19_combout\ = ( !\processador|fetch|registerPC|DOUT\(6) & ( !\processador|fetch|registerPC|DOUT\(8) & ( (!\processador|fetch|registerPC|DOUT\(9) & !\processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(9),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(6),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	combout => \processador|fetch|ROM|memROM~19_combout\);

-- Location: LABCELL_X12_Y6_N51
\processador|fetch|ROM|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~21_combout\ = ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT\(2) & \processador|fetch|registerPC|DOUT\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~21_combout\);

-- Location: LABCELL_X12_Y6_N12
\processador|fetch|ROM|memROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~22_combout\ = ( \processador|fetch|ROM|memROM~19_combout\ & ( \processador|fetch|ROM|memROM~21_combout\ & ( (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (((\processador|fetch|registerPC|DOUT\(5) & 
-- \processador|fetch|ROM|memROM~20_combout\)))) # (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(0))) ) ) ) # ( \processador|fetch|ROM|memROM~19_combout\ & ( !\processador|fetch|ROM|memROM~21_combout\ & ( 
-- (\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|ROM|memROM~20_combout\ & !\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000000000000000000000001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datac => \processador|fetch|ROM|ALT_INV_memROM~20_combout\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~19_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~21_combout\,
	combout => \processador|fetch|ROM|memROM~22_combout\);

-- Location: FF_X6_Y6_N47
\processador|fetch|registerPC|DOUT[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~21_sumout\,
	asdata => \processador|fetch|ROM|memROM~22_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\);

-- Location: FF_X6_Y6_N32
\processador|fetch|registerPC|DOUT[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~1_sumout\,
	asdata => \processador|fetch|ROM|memROM~3_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y6_N6
\processador|fetch|ROM|memROM~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~30_combout\ = ( \processador|fetch|registerPC|DOUT\(3) & ( \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(4) & 
-- !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\)) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(3) & ( \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & 
-- (!\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(4) & \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\))) ) ) ) # ( \processador|fetch|registerPC|DOUT\(3) & ( !\processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ 
-- & ( (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(4) & !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000010000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[5]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(4),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT[1]~DUPLICATE_q\,
	combout => \processador|fetch|ROM|memROM~30_combout\);

-- Location: LABCELL_X6_Y6_N3
\processador|fetch|ROM|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~18_combout\ = ( \processador|fetch|ROM|memROM~30_combout\ & ( (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\ 
-- & !\processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~30_combout\,
	combout => \processador|fetch|ROM|memROM~18_combout\);

-- Location: FF_X6_Y6_N43
\processador|fetch|registerPC|DOUT[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~17_sumout\,
	asdata => \processador|fetch|ROM|memROM~18_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N12
\processador|fetch|ROM|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~16_combout\ = ( \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(5) & 
-- (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & \processador|fetch|registerPC|DOUT\(2))) # (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & !\processador|fetch|registerPC|DOUT\(2))))) ) ) ) # ( 
-- !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT\(1) & ( (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT\(2)))) ) ) ) # ( \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & 
-- (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(5) $ (!\processador|fetch|registerPC|DOUT\(2))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT\(1) & ( 
-- (!\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ $ (!\processador|fetch|registerPC|DOUT\(2))))) # (\processador|fetch|registerPC|DOUT\(5) & 
-- (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & \processador|fetch|registerPC|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001001000000001000000100001000000000000000100000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~16_combout\);

-- Location: MLABCELL_X9_Y6_N33
\processador|fetch|ROM|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~17_combout\ = ( !\processador|fetch|registerPC|DOUT\(7) & ( \processador|fetch|ROM|memROM~16_combout\ & ( (!\processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(6) & 
-- !\processador|fetch|registerPC|DOUT\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(6),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(9),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	dataf => \processador|fetch|ROM|ALT_INV_memROM~16_combout\,
	combout => \processador|fetch|ROM|memROM~17_combout\);

-- Location: FF_X6_Y6_N41
\processador|fetch|registerPC|DOUT[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~13_sumout\,
	asdata => \processador|fetch|ROM|memROM~17_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\);

-- Location: LABCELL_X5_Y6_N48
\processador|fetch|ROM|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~0_combout\ = ( !\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & 
-- \processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\)) # (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010000000011110101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[1]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	combout => \processador|fetch|ROM|memROM~0_combout\);

-- Location: LABCELL_X5_Y6_N21
\processador|fetch|ROM|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~1_combout\ = ( !\processador|fetch|registerPC|DOUT\(5) & ( \processador|fetch|ROM|memROM~0_combout\ & ( (!\processador|fetch|registerPC|DOUT\(8) & (!\processador|fetch|registerPC|DOUT\(7) & 
-- (!\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ & !\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	dataf => \processador|fetch|ROM|ALT_INV_memROM~0_combout\,
	combout => \processador|fetch|ROM|memROM~1_combout\);

-- Location: FF_X6_Y6_N55
\processador|fetch|registerPC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~33_sumout\,
	asdata => \processador|fetch|ROM|memROM~1_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(8));

-- Location: FF_X6_Y6_N56
\processador|fetch|registerPC|DOUT[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~33_sumout\,
	asdata => \processador|fetch|ROM|memROM~1_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y6_N12
\processador|fetch|ROM|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~12_combout\ = ( \processador|fetch|registerPC|DOUT\(3) & ( \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(4) & 
-- (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ $ (\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & 
-- (!\processador|fetch|registerPC|DOUT\(4) & \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(3) & ( \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( 
-- (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(4) & (!\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ $ (!\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\)))) # 
-- (\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(4) & !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\))) ) ) ) # ( \processador|fetch|registerPC|DOUT\(3) 
-- & ( !\processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\))) # 
-- (\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(4) & (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ $ (\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\processador|fetch|registerPC|DOUT\(3) & ( !\processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(4) & (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ $ 
-- (\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(4) $ 
-- (!\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100100100010001001000000010010000010000000100000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[5]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(4),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT[1]~DUPLICATE_q\,
	combout => \processador|fetch|ROM|memROM~12_combout\);

-- Location: LABCELL_X6_Y6_N18
\processador|fetch|ROM|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~13_combout\ = ( \processador|fetch|ROM|memROM~12_combout\ & ( (!\processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ 
-- & !\processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~12_combout\,
	combout => \processador|fetch|ROM|memROM~13_combout\);

-- Location: FF_X6_Y6_N34
\processador|fetch|registerPC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~5_sumout\,
	asdata => \processador|fetch|ROM|memROM~13_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(1));

-- Location: LABCELL_X6_Y6_N36
\processador|fetch|somPC|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~9_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(2) ) + ( GND ) + ( \processador|fetch|somPC|Add0~6\ ))
-- \processador|fetch|somPC|Add0~10\ = CARRY(( \processador|fetch|registerPC|DOUT\(2) ) + ( GND ) + ( \processador|fetch|somPC|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	cin => \processador|fetch|somPC|Add0~6\,
	sumout => \processador|fetch|somPC|Add0~9_sumout\,
	cout => \processador|fetch|somPC|Add0~10\);

-- Location: FF_X6_Y6_N37
\processador|fetch|registerPC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~9_sumout\,
	asdata => \processador|fetch|ROM|memROM~15_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(2));

-- Location: LABCELL_X6_Y6_N39
\processador|fetch|somPC|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~13_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(3) ) + ( GND ) + ( \processador|fetch|somPC|Add0~10\ ))
-- \processador|fetch|somPC|Add0~14\ = CARRY(( \processador|fetch|registerPC|DOUT\(3) ) + ( GND ) + ( \processador|fetch|somPC|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	cin => \processador|fetch|somPC|Add0~10\,
	sumout => \processador|fetch|somPC|Add0~13_sumout\,
	cout => \processador|fetch|somPC|Add0~14\);

-- Location: FF_X6_Y6_N40
\processador|fetch|registerPC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~13_sumout\,
	asdata => \processador|fetch|ROM|memROM~17_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(3));

-- Location: LABCELL_X6_Y6_N42
\processador|fetch|somPC|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~17_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(4) ) + ( GND ) + ( \processador|fetch|somPC|Add0~14\ ))
-- \processador|fetch|somPC|Add0~18\ = CARRY(( \processador|fetch|registerPC|DOUT\(4) ) + ( GND ) + ( \processador|fetch|somPC|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(4),
	cin => \processador|fetch|somPC|Add0~14\,
	sumout => \processador|fetch|somPC|Add0~17_sumout\,
	cout => \processador|fetch|somPC|Add0~18\);

-- Location: FF_X6_Y6_N44
\processador|fetch|registerPC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~17_sumout\,
	asdata => \processador|fetch|ROM|memROM~18_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(4));

-- Location: LABCELL_X6_Y6_N45
\processador|fetch|somPC|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~21_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(5) ) + ( GND ) + ( \processador|fetch|somPC|Add0~18\ ))
-- \processador|fetch|somPC|Add0~22\ = CARRY(( \processador|fetch|registerPC|DOUT\(5) ) + ( GND ) + ( \processador|fetch|somPC|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	cin => \processador|fetch|somPC|Add0~18\,
	sumout => \processador|fetch|somPC|Add0~21_sumout\,
	cout => \processador|fetch|somPC|Add0~22\);

-- Location: FF_X6_Y6_N46
\processador|fetch|registerPC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~21_sumout\,
	asdata => \processador|fetch|ROM|memROM~22_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(5));

-- Location: LABCELL_X6_Y6_N48
\processador|fetch|somPC|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|somPC|Add0~25_sumout\ = SUM(( \processador|fetch|registerPC|DOUT\(6) ) + ( GND ) + ( \processador|fetch|somPC|Add0~22\ ))
-- \processador|fetch|somPC|Add0~26\ = CARRY(( \processador|fetch|registerPC|DOUT\(6) ) + ( GND ) + ( \processador|fetch|somPC|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(6),
	cin => \processador|fetch|somPC|Add0~22\,
	sumout => \processador|fetch|somPC|Add0~25_sumout\,
	cout => \processador|fetch|somPC|Add0~26\);

-- Location: LABCELL_X5_Y6_N57
\processador|fetch|muxPC|saida_MUX[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|muxPC|saida_MUX[7]~1_combout\ = ( !\processador|UC|sel_muxJump~0_combout\ & ( \processador|fetch|somPC|Add0~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|somPC|ALT_INV_Add0~29_sumout\,
	dataf => \processador|UC|ALT_INV_sel_muxJump~0_combout\,
	combout => \processador|fetch|muxPC|saida_MUX[7]~1_combout\);

-- Location: FF_X5_Y6_N59
\processador|fetch|registerPC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|muxPC|saida_MUX[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(7));

-- Location: LABCELL_X10_Y6_N6
\processador|fetch|ROM|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~8_combout\ = ( \processador|fetch|registerPC|DOUT\(2) & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (((\processador|fetch|registerPC|DOUT\(0) & 
-- \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)) # (\processador|fetch|registerPC|DOUT\(3)))) # (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(0)) # 
-- (\processador|fetch|registerPC|DOUT\(3))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(2) & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & 
-- ((!\processador|fetch|registerPC|DOUT\(3)) # (!\processador|fetch|registerPC|DOUT\(0))))) # (\processador|fetch|registerPC|DOUT\(5) & ((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\) # ((!\processador|fetch|registerPC|DOUT\(3) & 
-- !\processador|fetch|registerPC|DOUT\(0))))) ) ) ) # ( \processador|fetch|registerPC|DOUT\(2) & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)) # 
-- (\processador|fetch|registerPC|DOUT\(3)))) # (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(3)) # (\processador|fetch|registerPC|DOUT\(0))))) ) ) ) # ( 
-- !\processador|fetch|registerPC|DOUT\(2) & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(0)) # 
-- (\processador|fetch|registerPC|DOUT\(3))))) # (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ $ (((!\processador|fetch|registerPC|DOUT\(3) & !\processador|fetch|registerPC|DOUT\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111100010011001111010101001010101111010000111001100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~8_combout\);

-- Location: LABCELL_X5_Y6_N30
\processador|fetch|ROM|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~9_combout\ = ( \processador|fetch|ROM|memROM~8_combout\ & ( (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(7) & (!\processador|fetch|registerPC|DOUT\(8) & 
-- !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~8_combout\,
	combout => \processador|fetch|ROM|memROM~9_combout\);

-- Location: LABCELL_X10_Y6_N24
\processador|fetch|ROM|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~6_combout\ = ( \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT\(1) & ( (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(5) & 
-- (\processador|fetch|registerPC|DOUT\(2))) # (\processador|fetch|registerPC|DOUT\(5) & ((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT\(1) & ( 
-- (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(2) $ (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & 
-- ((!\processador|fetch|registerPC|DOUT\(5) & ((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))) # (\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(2) & !\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) ) ) ) # ( 
-- \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT\(5) $ 
-- (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT\(5) & \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))) ) 
-- ) ) # ( !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & 
-- ((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ $ (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010101000000000100110000000000110010110000001010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~6_combout\);

-- Location: LABCELL_X5_Y6_N24
\processador|fetch|ROM|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~7_combout\ = ( \processador|fetch|ROM|memROM~6_combout\ & ( (!\processador|fetch|registerPC|DOUT\(8) & (!\processador|fetch|registerPC|DOUT\(7) & (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~6_combout\,
	combout => \processador|fetch|ROM|memROM~7_combout\);

-- Location: LABCELL_X10_Y6_N42
\processador|fetch|ROM|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~10_combout\ = ( \processador|fetch|registerPC|DOUT\(2) & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(3) & ((!\processador|fetch|registerPC|DOUT\(5) & 
-- (!\processador|fetch|registerPC|DOUT\(0) & \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)) # (\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT\(0) & !\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\processador|fetch|registerPC|DOUT\(2) & ( \processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(5) & ((!\processador|fetch|registerPC|DOUT\(3) & ((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))) # 
-- (\processador|fetch|registerPC|DOUT\(3) & (\processador|fetch|registerPC|DOUT\(0) & \processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) ) ) ) # ( \processador|fetch|registerPC|DOUT\(2) & ( !\processador|fetch|registerPC|DOUT\(1) & ( 
-- (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & ((!\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(3))) # (\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT\(3) & 
-- !\processador|fetch|registerPC|DOUT\(0))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(2) & ( !\processador|fetch|registerPC|DOUT\(1) & ( (!\processador|fetch|registerPC|DOUT\(3) & ((!\processador|fetch|registerPC|DOUT\(0) & 
-- ((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))) # (\processador|fetch|registerPC|DOUT\(0) & ((!\processador|fetch|registerPC|DOUT\(5)) # (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000001100100110000000000010001000000000100000010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	combout => \processador|fetch|ROM|memROM~10_combout\);

-- Location: LABCELL_X5_Y6_N27
\processador|fetch|ROM|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~11_combout\ = ( \processador|fetch|ROM|memROM~10_combout\ & ( (!\processador|fetch|registerPC|DOUT\(8) & (!\processador|fetch|registerPC|DOUT\(7) & (!\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~10_combout\,
	combout => \processador|fetch|ROM|memROM~11_combout\);

-- Location: LABCELL_X10_Y6_N0
\processador|fetch|ROM|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~4_combout\ = ( \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT\(2) & 
-- (!\processador|fetch|registerPC|DOUT\(1) $ (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT\(5) & ((!\processador|fetch|registerPC|DOUT\(2) $ (!\processador|fetch|registerPC|DOUT\(1))) # 
-- (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))) ) ) ) # ( !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT\(2) & 
-- ((!\processador|fetch|registerPC|DOUT\(1) & (\processador|fetch|registerPC|DOUT\(5))) # (\processador|fetch|registerPC|DOUT\(1) & ((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))))) # (\processador|fetch|registerPC|DOUT\(2) & 
-- ((!\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(1))) # (\processador|fetch|registerPC|DOUT\(5) & ((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))))) ) ) ) # ( \processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( 
-- !\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT\(2) & (\processador|fetch|registerPC|DOUT\(5) & ((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\) # (\processador|fetch|registerPC|DOUT\(1))))) # 
-- (\processador|fetch|registerPC|DOUT\(2) & (((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) ) ) ) # ( !\processador|fetch|registerPC|DOUT[0]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ( 
-- (!\processador|fetch|registerPC|DOUT\(2) & (((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) # (\processador|fetch|registerPC|DOUT\(2) & (\processador|fetch|registerPC|DOUT\(5) & ((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\) # 
-- (\processador|fetch|registerPC|DOUT\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111011101010001000011011101100000011111010011010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[0]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\,
	combout => \processador|fetch|ROM|memROM~4_combout\);

-- Location: LABCELL_X5_Y6_N33
\processador|fetch|ROM|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~5_combout\ = ( !\processador|fetch|ROM|memROM~4_combout\ & ( (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(7) & (!\processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~4_combout\,
	combout => \processador|fetch|ROM|memROM~5_combout\);

-- Location: LABCELL_X5_Y6_N51
\processador|UC|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|comb~2_combout\ = ( \processador|fetch|ROM|memROM~7_combout\ & ( (!\processador|fetch|ROM|memROM~9_combout\ & ((!\processador|fetch|ROM|memROM~11_combout\))) # (\processador|fetch|ROM|memROM~9_combout\ & 
-- (\processador|fetch|ROM|memROM~5_combout\)) ) ) # ( !\processador|fetch|ROM|memROM~7_combout\ & ( (!\processador|fetch|ROM|memROM~11_combout\ & (!\processador|fetch|ROM|memROM~5_combout\)) # (\processador|fetch|ROM|memROM~11_combout\ & 
-- ((!\processador|fetch|ROM|memROM~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000110011001111000011110011000000111111001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	combout => \processador|UC|comb~2_combout\);

-- Location: MLABCELL_X4_Y8_N39
\processador|UC|comb~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|comb~3_combout\ = ( \processador|fetch|ROM|memROM~11_combout\ & ( \processador|fetch|ROM|memROM~9_combout\ & ( \processador|fetch|ROM|memROM~7_combout\ ) ) ) # ( !\processador|fetch|ROM|memROM~11_combout\ & ( 
-- \processador|fetch|ROM|memROM~9_combout\ ) ) # ( \processador|fetch|ROM|memROM~11_combout\ & ( !\processador|fetch|ROM|memROM~9_combout\ & ( !\processador|fetch|ROM|memROM~7_combout\ ) ) ) # ( !\processador|fetch|ROM|memROM~11_combout\ & ( 
-- !\processador|fetch|ROM|memROM~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110000000011111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	combout => \processador|UC|comb~3_combout\);

-- Location: MLABCELL_X4_Y6_N6
\processador|UC|operacao[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|operacao\(2) = ( \processador|UC|comb~3_combout\ & ( \processador|UC|operacao\(2) & ( !\processador|UC|comb~2_combout\ ) ) ) # ( !\processador|UC|comb~3_combout\ & ( \processador|UC|operacao\(2) & ( !\processador|UC|comb~2_combout\ ) ) ) # 
-- ( !\processador|UC|comb~3_combout\ & ( !\processador|UC|operacao\(2) & ( !\processador|UC|comb~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|UC|ALT_INV_comb~2_combout\,
	datae => \processador|UC|ALT_INV_comb~3_combout\,
	dataf => \processador|UC|ALT_INV_operacao\(2),
	combout => \processador|UC|operacao\(2));

-- Location: MLABCELL_X4_Y7_N54
\processador|UC|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|comb~1_combout\ = ( \processador|fetch|ROM|memROM~11_combout\ & ( (!\processador|fetch|ROM|memROM~9_combout\ & (!\processador|fetch|ROM|memROM~7_combout\ & !\processador|fetch|ROM|memROM~5_combout\)) # 
-- (\processador|fetch|ROM|memROM~9_combout\ & ((!\processador|fetch|ROM|memROM~7_combout\) # (!\processador|fetch|ROM|memROM~5_combout\))) ) ) # ( !\processador|fetch|ROM|memROM~11_combout\ & ( ((\processador|fetch|ROM|memROM~5_combout\) # 
-- (\processador|fetch|ROM|memROM~7_combout\)) # (\processador|fetch|ROM|memROM~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111111010100110101001101010011010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	combout => \processador|UC|comb~1_combout\);

-- Location: MLABCELL_X4_Y7_N27
\processador|UC|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|comb~0_combout\ = ( \processador|fetch|ROM|memROM~11_combout\ & ( (!\processador|fetch|ROM|memROM~7_combout\ & ((!\processador|fetch|ROM|memROM~5_combout\) # (\processador|fetch|ROM|memROM~9_combout\))) ) ) # ( 
-- !\processador|fetch|ROM|memROM~11_combout\ & ( !\processador|fetch|ROM|memROM~7_combout\ $ (((!\processador|fetch|ROM|memROM~9_combout\) # (\processador|fetch|ROM|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101101001011010010110100101111010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	combout => \processador|UC|comb~0_combout\);

-- Location: MLABCELL_X4_Y7_N24
\processador|UC|operacao[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|operacao\(1) = ( \processador|UC|operacao\(1) & ( !\processador|UC|comb~0_combout\ ) ) # ( !\processador|UC|operacao\(1) & ( (!\processador|UC|comb~1_combout\ & !\processador|UC|comb~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|UC|ALT_INV_comb~1_combout\,
	datad => \processador|UC|ALT_INV_comb~0_combout\,
	dataf => \processador|UC|ALT_INV_operacao\(1),
	combout => \processador|UC|operacao\(1));

-- Location: MLABCELL_X4_Y7_N48
\processador|UC|comb~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|comb~4_combout\ = ( \processador|fetch|ROM|memROM~5_combout\ & ( (\processador|fetch|ROM|memROM~7_combout\ & ((\processador|fetch|ROM|memROM~11_combout\) # (\processador|fetch|ROM|memROM~9_combout\))) ) ) # ( 
-- !\processador|fetch|ROM|memROM~5_combout\ & ( (!\processador|fetch|ROM|memROM~7_combout\ & (\processador|fetch|ROM|memROM~9_combout\ & \processador|fetch|ROM|memROM~11_combout\)) # (\processador|fetch|ROM|memROM~7_combout\ & 
-- (!\processador|fetch|ROM|memROM~9_combout\ & !\processador|fetch|ROM|memROM~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000001100001100000000110000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|UC|comb~4_combout\);

-- Location: MLABCELL_X4_Y7_N21
\processador|UC|comb~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|comb~5_combout\ = ( \processador|fetch|ROM|memROM~11_combout\ & ( (!\processador|fetch|ROM|memROM~5_combout\ & (\processador|fetch|ROM|memROM~9_combout\)) # (\processador|fetch|ROM|memROM~5_combout\ & 
-- ((\processador|fetch|ROM|memROM~7_combout\))) ) ) # ( !\processador|fetch|ROM|memROM~11_combout\ & ( (!\processador|fetch|ROM|memROM~7_combout\ & ((\processador|fetch|ROM|memROM~5_combout\))) # (\processador|fetch|ROM|memROM~7_combout\ & 
-- ((!\processador|fetch|ROM|memROM~5_combout\) # (\processador|fetch|ROM|memROM~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110100111101001111010011110101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	combout => \processador|UC|comb~5_combout\);

-- Location: MLABCELL_X4_Y7_N30
\processador|UC|operacao[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|operacao\(0) = ( \processador|UC|comb~5_combout\ & ( \processador|UC|operacao\(0) & ( !\processador|UC|comb~4_combout\ ) ) ) # ( !\processador|UC|comb~5_combout\ & ( \processador|UC|operacao\(0) & ( !\processador|UC|comb~4_combout\ ) ) ) # 
-- ( !\processador|UC|comb~5_combout\ & ( !\processador|UC|operacao\(0) & ( !\processador|UC|comb~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|UC|ALT_INV_comb~4_combout\,
	datae => \processador|UC|ALT_INV_comb~5_combout\,
	dataf => \processador|UC|ALT_INV_operacao\(0),
	combout => \processador|UC|operacao\(0));

-- Location: MLABCELL_X13_Y7_N30
\processador|arquitetura|ULA|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Equal7~1_combout\ = ( !\processador|UC|operacao\(0) & ( (!\processador|UC|operacao\(2) & !\processador|UC|operacao\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(2),
	datab => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|UC|ALT_INV_operacao\(0),
	combout => \processador|arquitetura|ULA|Equal7~1_combout\);

-- Location: LABCELL_X10_Y6_N30
\processador|UC|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal7~1_combout\ = ( \processador|fetch|ROM|memROM~8_combout\ & ( !\processador|fetch|ROM|memROM~19_combout\ ) ) # ( !\processador|fetch|ROM|memROM~8_combout\ & ( (!\processador|fetch|ROM|memROM~19_combout\) # 
-- ((\processador|fetch|ROM|memROM~4_combout\ & (!\processador|fetch|ROM|memROM~10_combout\ & !\processador|fetch|ROM|memROM~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101000000111111110100000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~4_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~10_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~6_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~19_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~8_combout\,
	combout => \processador|UC|Equal7~1_combout\);

-- Location: MLABCELL_X9_Y6_N42
\processador|arquitetura|muxInstRAM|saida_MUX[6]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\ = ( \processador|fetch|ROM|memROM~1_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( \processador|UC|Equal7~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|UC|ALT_INV_Equal7~1_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\);

-- Location: LABCELL_X12_Y8_N3
\processador|arquitetura|memReg|registrador~59feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~59feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~59feeder_combout\);

-- Location: MLABCELL_X13_Y7_N12
\processador|arquitetura|ULA|saida[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[7]~21_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\ & ( (!\processador|UC|operacao\(1) & ((!\processador|UC|operacao\(2) $ (!\processador|arquitetura|memReg|registrador~104_combout\)))) # 
-- (\processador|UC|operacao\(1) & (((\processador|arquitetura|memReg|registrador~104_combout\)) # (\processador|UC|operacao\(0)))) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\ & ( (!\processador|UC|operacao\(1) & 
-- (!\processador|arquitetura|memReg|registrador~104_combout\ $ (((!\processador|UC|operacao\(0)) # (!\processador|UC|operacao\(2)))))) # (\processador|UC|operacao\(1) & (\processador|arquitetura|memReg|registrador~104_combout\ & 
-- (!\processador|UC|operacao\(0) $ (\processador|UC|operacao\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000001001000111100000100100111100010111110011110001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(2),
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	datad => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~283_combout\,
	combout => \processador|arquitetura|ULA|saida[7]~21_combout\);

-- Location: MLABCELL_X13_Y7_N33
\processador|arquitetura|ULA|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Equal7~0_combout\ = (\processador|UC|operacao\(1)) # (\processador|UC|operacao\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(2),
	datab => \processador|UC|ALT_INV_operacao\(1),
	combout => \processador|arquitetura|ULA|Equal7~0_combout\);

-- Location: LABCELL_X7_Y6_N24
\processador|fetch|ROM|memROM~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~28_combout\ = ( \processador|fetch|registerPC|DOUT\(0) & ( \processador|fetch|registerPC|DOUT\(3) & ( (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(2) $ 
-- (\processador|fetch|registerPC|DOUT\(5)))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(0) & ( \processador|fetch|registerPC|DOUT\(3) & ( (\processador|fetch|registerPC|DOUT\(2) & (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT\(5))) ) ) ) # ( \processador|fetch|registerPC|DOUT\(0) & ( !\processador|fetch|registerPC|DOUT\(3) & ( (!\processador|fetch|registerPC|DOUT\(5) & (((!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) # 
-- (\processador|fetch|registerPC|DOUT\(5) & ((!\processador|fetch|registerPC|DOUT\(2) & ((!\processador|fetch|registerPC|DOUT\(1)))) # (\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & 
-- \processador|fetch|registerPC|DOUT\(1))))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(0) & ( !\processador|fetch|registerPC|DOUT\(3) & ( (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(2) & 
-- (\processador|fetch|registerPC|DOUT\(5) & !\processador|fetch|registerPC|DOUT\(1)))) # (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(5) & ((\processador|fetch|registerPC|DOUT\(1)) # 
-- (\processador|fetch|registerPC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000110000110010101100010000010000000100001000010010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	combout => \processador|fetch|ROM|memROM~28_combout\);

-- Location: LABCELL_X7_Y6_N30
\processador|fetch|ROM|memROM~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~29_combout\ = ( !\processador|fetch|registerPC|DOUT\(7) & ( \processador|fetch|ROM|memROM~28_combout\ & ( (!\processador|fetch|registerPC|DOUT\(6) & (!\processador|fetch|registerPC|DOUT\(8) & 
-- !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(6),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	dataf => \processador|fetch|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|fetch|ROM|memROM~29_combout\);

-- Location: LABCELL_X12_Y6_N0
\processador|fetch|ROM|memROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~23_combout\ = ( \processador|fetch|registerPC|DOUT\(0) & ( (!\processador|fetch|registerPC|DOUT\(3) & ((!\processador|fetch|registerPC|DOUT\(1)) # (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\))) # 
-- (\processador|fetch|registerPC|DOUT\(3) & ((\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\))) ) ) # ( !\processador|fetch|registerPC|DOUT\(0) & ( (\processador|fetch|registerPC|DOUT\(3) & ((!\processador|fetch|registerPC|DOUT\(1)) # 
-- (!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000011001100111100111100110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	combout => \processador|fetch|ROM|memROM~23_combout\);

-- Location: LABCELL_X12_Y6_N18
\processador|fetch|ROM|memROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~24_combout\ = ( !\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT\(5) & ( (!\processador|fetch|registerPC|DOUT\(1) & (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & 
-- (\processador|fetch|registerPC|DOUT\(0) & !\processador|fetch|registerPC|DOUT\(3)))) ) ) ) # ( \processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT\(5) & ( (!\processador|fetch|registerPC|DOUT\(1) & 
-- (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & !\processador|fetch|registerPC|DOUT\(3))) ) ) ) # ( !\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT\(5) & ( (\processador|fetch|registerPC|DOUT\(1) & 
-- (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & \processador|fetch|registerPC|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100010000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	combout => \processador|fetch|ROM|memROM~24_combout\);

-- Location: LABCELL_X12_Y6_N48
\processador|fetch|ROM|memROM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~25_combout\ = ( \processador|fetch|ROM|memROM~24_combout\ & ( \processador|fetch|ROM|memROM~19_combout\ ) ) # ( !\processador|fetch|ROM|memROM~24_combout\ & ( (\processador|fetch|registerPC|DOUT\(5) & 
-- (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (\processador|fetch|ROM|memROM~23_combout\ & \processador|fetch|ROM|memROM~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~23_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~19_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|fetch|ROM|memROM~25_combout\);

-- Location: LABCELL_X7_Y6_N48
\processador|fetch|ROM|memROM~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~26_combout\ = ( \processador|fetch|registerPC|DOUT\(0) & ( \processador|fetch|registerPC|DOUT\(3) & ( (!\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(2) & 
-- ((!\processador|fetch|registerPC|DOUT\(1)) # (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(0) & ( \processador|fetch|registerPC|DOUT\(3) & ( (!\processador|fetch|registerPC|DOUT\(5) & 
-- ((!\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT\(1) & !\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)) # (\processador|fetch|registerPC|DOUT\(2) & ((\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))))) ) ) ) # ( 
-- \processador|fetch|registerPC|DOUT\(0) & ( !\processador|fetch|registerPC|DOUT\(3) & ( (\processador|fetch|registerPC|DOUT\(1) & ((!\processador|fetch|registerPC|DOUT\(5) & (!\processador|fetch|registerPC|DOUT\(2) $ 
-- (\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\))) # (\processador|fetch|registerPC|DOUT\(5) & (\processador|fetch|registerPC|DOUT\(2) & !\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\)))) ) ) ) # ( !\processador|fetch|registerPC|DOUT\(0) & ( 
-- !\processador|fetch|registerPC|DOUT\(3) & ( (!\processador|fetch|registerPC|DOUT\(2) & (!\processador|fetch|registerPC|DOUT[4]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(5) $ (!\processador|fetch|registerPC|DOUT\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000000000001000010000001010000000000010101000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(5),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(1),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(2),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[4]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT\(3),
	combout => \processador|fetch|ROM|memROM~26_combout\);

-- Location: LABCELL_X7_Y6_N9
\processador|fetch|ROM|memROM~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~27_combout\ = ( !\processador|fetch|registerPC|DOUT\(7) & ( \processador|fetch|ROM|memROM~26_combout\ & ( (!\processador|fetch|registerPC|DOUT\(8) & (!\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT\(6),
	datae => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	dataf => \processador|fetch|ROM|ALT_INV_memROM~26_combout\,
	combout => \processador|fetch|ROM|memROM~27_combout\);

-- Location: LABCELL_X5_Y6_N54
\processador|UC|habilitaResgistrador~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|habilitaResgistrador~0_combout\ = ( \processador|fetch|ROM|memROM~7_combout\ & ( (\processador|fetch|ROM|memROM~9_combout\ & (!\processador|fetch|ROM|memROM~5_combout\ & !\processador|fetch|ROM|memROM~11_combout\)) ) ) # ( 
-- !\processador|fetch|ROM|memROM~7_combout\ & ( (!\processador|fetch|ROM|memROM~11_combout\ & ((\processador|fetch|ROM|memROM~5_combout\) # (\processador|fetch|ROM|memROM~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	combout => \processador|UC|habilitaResgistrador~0_combout\);

-- Location: LABCELL_X12_Y7_N3
\processador|arquitetura|memReg|registrador~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~140_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( !\processador|UC|habilitaResgistrador~0_combout\ & ( (\processador|fetch|ROM|memROM~29_combout\ & \processador|fetch|ROM|memROM~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	combout => \processador|arquitetura|memReg|registrador~140_combout\);

-- Location: FF_X12_Y8_N4
\processador|arquitetura|memReg|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~59feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~59_q\);

-- Location: MLABCELL_X13_Y7_N36
\processador|arquitetura|memReg|registrador~67feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~67feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~67feeder_combout\);

-- Location: MLABCELL_X13_Y7_N57
\processador|arquitetura|memReg|registrador~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~143_combout\ = (!\processador|UC|habilitaResgistrador~0_combout\ & (!\processador|fetch|ROM|memROM~29_combout\ & (\processador|fetch|ROM|memROM~25_combout\ & \processador|fetch|ROM|memROM~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	combout => \processador|arquitetura|memReg|registrador~143_combout\);

-- Location: FF_X13_Y7_N38
\processador|arquitetura|memReg|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~67feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~67_q\);

-- Location: MLABCELL_X13_Y7_N54
\processador|arquitetura|memReg|registrador~75feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~75feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~75feeder_combout\);

-- Location: LABCELL_X10_Y9_N27
\processador|arquitetura|memReg|registrador~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~141_combout\ = ( !\processador|UC|habilitaResgistrador~0_combout\ & ( (\processador|fetch|ROM|memROM~29_combout\ & (\processador|fetch|ROM|memROM~25_combout\ & \processador|fetch|ROM|memROM~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	combout => \processador|arquitetura|memReg|registrador~141_combout\);

-- Location: FF_X13_Y7_N56
\processador|arquitetura|memReg|registrador~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~75feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~75_q\);

-- Location: LABCELL_X10_Y9_N24
\processador|arquitetura|memReg|registrador~27feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~27feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~27feeder_combout\);

-- Location: LABCELL_X10_Y9_N30
\processador|arquitetura|memReg|registrador~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~144_combout\ = ( !\processador|UC|habilitaResgistrador~0_combout\ & ( (\processador|fetch|ROM|memROM~29_combout\ & (!\processador|fetch|ROM|memROM~25_combout\ & !\processador|fetch|ROM|memROM~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	combout => \processador|arquitetura|memReg|registrador~144_combout\);

-- Location: FF_X10_Y9_N25
\processador|arquitetura|memReg|registrador~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~27feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~27_q\);

-- Location: LABCELL_X12_Y8_N36
\processador|arquitetura|memReg|registrador~35feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~35feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~35feeder_combout\);

-- Location: LABCELL_X10_Y9_N33
\processador|arquitetura|memReg|registrador~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~147_combout\ = ( !\processador|UC|habilitaResgistrador~0_combout\ & ( (!\processador|fetch|ROM|memROM~29_combout\ & (!\processador|fetch|ROM|memROM~25_combout\ & \processador|fetch|ROM|memROM~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	combout => \processador|arquitetura|memReg|registrador~147_combout\);

-- Location: FF_X12_Y8_N37
\processador|arquitetura|memReg|registrador~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~35feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~35_q\);

-- Location: MLABCELL_X13_Y8_N33
\processador|arquitetura|memReg|registrador~43feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~43feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~43feeder_combout\);

-- Location: LABCELL_X12_Y7_N39
\processador|arquitetura|memReg|registrador~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~145_combout\ = ( !\processador|UC|habilitaResgistrador~0_combout\ & ( (\processador|fetch|ROM|memROM~27_combout\ & (\processador|fetch|ROM|memROM~29_combout\ & !\processador|fetch|ROM|memROM~25_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	dataf => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	combout => \processador|arquitetura|memReg|registrador~145_combout\);

-- Location: FF_X13_Y8_N34
\processador|arquitetura|memReg|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~43feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~43_q\);

-- Location: LABCELL_X10_Y9_N6
\processador|arquitetura|memReg|registrador~19feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~19feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~19feeder_combout\);

-- Location: LABCELL_X14_Y7_N24
\processador|arquitetura|memReg|registrador~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~146_combout\ = ( !\processador|fetch|ROM|memROM~29_combout\ & ( !\processador|UC|habilitaResgistrador~0_combout\ & ( (!\processador|fetch|ROM|memROM~27_combout\ & !\processador|fetch|ROM|memROM~25_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	dataf => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	combout => \processador|arquitetura|memReg|registrador~146_combout\);

-- Location: FF_X10_Y9_N7
\processador|arquitetura|memReg|registrador~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~19feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~19_q\);

-- Location: LABCELL_X12_Y6_N24
\processador|arquitetura|memReg|registrador~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~136_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|fetch|ROM|memROM~29_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~19_q\))) # (\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~27_q\))))) # (\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|fetch|ROM|memROM~29_combout\))))) 
-- ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~35_q\)) # (\processador|fetch|ROM|memROM~29_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~43_q\)))))) # (\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|fetch|ROM|memROM~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~27_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~35_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~43_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~19_q\,
	combout => \processador|arquitetura|memReg|registrador~136_combout\);

-- Location: MLABCELL_X13_Y7_N15
\processador|arquitetura|memReg|registrador~51feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~51feeder_combout\ = ( \processador|arquitetura|ULA|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	combout => \processador|arquitetura|memReg|registrador~51feeder_combout\);

-- Location: LABCELL_X10_Y5_N15
\processador|arquitetura|memReg|registrador~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~142_combout\ = ( !\processador|fetch|ROM|memROM~29_combout\ & ( (!\processador|UC|habilitaResgistrador~0_combout\ & (!\processador|fetch|ROM|memROM~27_combout\ & \processador|fetch|ROM|memROM~25_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|UC|ALT_INV_habilitaResgistrador~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	combout => \processador|arquitetura|memReg|registrador~142_combout\);

-- Location: FF_X13_Y7_N17
\processador|arquitetura|memReg|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~51feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[7]~21_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~51_q\);

-- Location: MLABCELL_X13_Y7_N51
\processador|arquitetura|memReg|registrador~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~104_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~136_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~136_combout\ & ((\processador|arquitetura|memReg|registrador~51_q\))) # (\processador|arquitetura|memReg|registrador~136_combout\ & 
-- (\processador|arquitetura|memReg|registrador~59_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~136_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~136_combout\ & (\processador|arquitetura|memReg|registrador~67_q\)) # (\processador|arquitetura|memReg|registrador~136_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~75_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~59_q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~67_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~75_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~136_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~51_q\,
	combout => \processador|arquitetura|memReg|registrador~104_combout\);

-- Location: LABCELL_X5_Y6_N42
\processador|UC|operacao[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|operacao[2]~0_combout\ = ( !\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & ( \processador|fetch|ROM|memROM~8_combout\ & ( (!\processador|fetch|registerPC|DOUT\(7) & (!\processador|fetch|registerPC|DOUT\(8) & 
-- !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\)) ) ) ) # ( !\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & ( !\processador|fetch|ROM|memROM~8_combout\ & ( (\processador|fetch|ROM|memROM~10_combout\ & (!\processador|fetch|registerPC|DOUT\(7) & 
-- (!\processador|fetch|registerPC|DOUT\(8) & !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~10_combout\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~8_combout\,
	combout => \processador|UC|operacao[2]~0_combout\);

-- Location: LABCELL_X5_Y6_N3
\RAM|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~2_combout\ = ( \processador|fetch|ROM|memROM~5_combout\ & ( (!\processador|fetch|ROM|memROM~7_combout\ & (!\processador|UC|operacao[2]~0_combout\ & (\processador|fetch|ROM|memROM~3_combout\ & \processador|fetch|ROM|memROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datab => \processador|UC|ALT_INV_operacao[2]~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	combout => \RAM|Decoder0~2_combout\);

-- Location: MLABCELL_X4_Y4_N48
\RAM|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~30_combout\ = ( \processador|fetch|ROM|memROM~18_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~30_combout\);

-- Location: FF_X10_Y3_N50
\RAM|ram[791][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][7]~q\);

-- Location: LABCELL_X6_Y5_N30
\RAM|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~28_combout\ = ( \processador|fetch|ROM|memROM~18_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & (\RAM|Decoder0~2_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \RAM|ALT_INV_Decoder0~2_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~28_combout\);

-- Location: FF_X7_Y3_N50
\RAM|ram[787][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][7]~q\);

-- Location: LABCELL_X7_Y5_N18
\RAM|ram[790][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[790][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[790][7]~feeder_combout\);

-- Location: LABCELL_X5_Y6_N0
\RAM|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~0_combout\ = ( \processador|fetch|ROM|memROM~5_combout\ & ( (!\processador|fetch|ROM|memROM~7_combout\ & (!\processador|UC|operacao[2]~0_combout\ & (!\processador|fetch|ROM|memROM~3_combout\ & \processador|fetch|ROM|memROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datab => \processador|UC|ALT_INV_operacao[2]~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	combout => \RAM|Decoder0~0_combout\);

-- Location: MLABCELL_X4_Y4_N30
\RAM|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~29_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~29_combout\);

-- Location: FF_X7_Y5_N19
\RAM|ram[790][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[790][7]~feeder_combout\,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][7]~q\);

-- Location: LABCELL_X6_Y3_N6
\RAM|ram[788][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[788][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[788][7]~feeder_combout\);

-- Location: LABCELL_X5_Y6_N18
\RAM|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~6_combout\ = ( !\processador|fetch|ROM|memROM~12_combout\ & ( \processador|fetch|ROM|memROM~14_combout\ & ( (!\processador|fetch|registerPC|DOUT\(8) & (!\processador|fetch|registerPC|DOUT\(7) & 
-- (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & !\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(8),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(7),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~12_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~14_combout\,
	combout => \RAM|Decoder0~6_combout\);

-- Location: LABCELL_X5_Y6_N6
\RAM|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~7_combout\ = ( \processador|fetch|ROM|memROM~1_combout\ & ( \RAM|Decoder0~6_combout\ & ( (!\processador|fetch|ROM|memROM~7_combout\ & (!\processador|UC|operacao[2]~0_combout\ & (\processador|fetch|ROM|memROM~5_combout\ & 
-- !\processador|fetch|ROM|memROM~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datab => \processador|UC|ALT_INV_operacao[2]~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	dataf => \RAM|ALT_INV_Decoder0~6_combout\,
	combout => \RAM|Decoder0~7_combout\);

-- Location: LABCELL_X10_Y4_N12
\RAM|Decoder0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~59_combout\ = ( \RAM|Decoder0~7_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & !\processador|fetch|ROM|memROM~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \RAM|ALT_INV_Decoder0~7_combout\,
	combout => \RAM|Decoder0~59_combout\);

-- Location: FF_X6_Y3_N8
\RAM|ram[788][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[788][7]~feeder_combout\,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][7]~q\);

-- Location: MLABCELL_X4_Y6_N0
\RAM|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~9_combout\ = ( !\processador|UC|operacao[2]~0_combout\ & ( !\processador|fetch|ROM|memROM~7_combout\ & ( (\processador|fetch|ROM|memROM~3_combout\ & (\processador|fetch|ROM|memROM~1_combout\ & (\processador|fetch|ROM|memROM~5_combout\ & 
-- \RAM|Decoder0~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	datad => \RAM|ALT_INV_Decoder0~6_combout\,
	datae => \processador|UC|ALT_INV_operacao[2]~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	combout => \RAM|Decoder0~9_combout\);

-- Location: LABCELL_X7_Y5_N54
\RAM|Decoder0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~60_combout\ = ( \RAM|Decoder0~9_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & !\processador|fetch|ROM|memROM~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~9_combout\,
	combout => \RAM|Decoder0~60_combout\);

-- Location: FF_X10_Y3_N7
\RAM|ram[789][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][7]~q\);

-- Location: MLABCELL_X4_Y4_N42
\RAM|Decoder0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~58_combout\ = ( \RAM|Decoder0~2_combout\ & ( !\processador|fetch|ROM|memROM~15_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \RAM|ALT_INV_Decoder0~2_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	combout => \RAM|Decoder0~58_combout\);

-- Location: FF_X6_Y4_N1
\RAM|ram[785][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][7]~q\);

-- Location: LABCELL_X6_Y4_N54
\RAM|ram[784][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[784][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[784][7]~feeder_combout\);

-- Location: LABCELL_X6_Y4_N15
\RAM|Decoder0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~57_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~13_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~57_combout\);

-- Location: FF_X6_Y4_N55
\RAM|ram[784][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[784][7]~feeder_combout\,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][7]~q\);

-- Location: LABCELL_X10_Y3_N6
\processador|arquitetura|muxInstRAM|saida_MUX[7]~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[784][7]~q\))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[788][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[785][7]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[789][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[788][7]~q\,
	datab => \RAM|ALT_INV_ram[789][7]~q\,
	datac => \RAM|ALT_INV_ram[785][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[784][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\);

-- Location: LABCELL_X10_Y3_N0
\RAM|ram[786][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[786][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[786][7]~feeder_combout\);

-- Location: LABCELL_X6_Y5_N51
\RAM|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~27_combout\ = ( !\processador|fetch|ROM|memROM~15_combout\ & ( \processador|fetch|ROM|memROM~18_combout\ & ( (\processador|fetch|ROM|memROM~13_combout\ & (\RAM|Decoder0~0_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_Decoder0~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~27_combout\);

-- Location: FF_X10_Y3_N2
\RAM|ram[786][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[786][7]~feeder_combout\,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][7]~q\);

-- Location: LABCELL_X10_Y3_N48
\processador|arquitetura|muxInstRAM|saida_MUX[7]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~264_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\ & (\RAM|ram[786][7]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\ & ((\RAM|ram[790][7]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\ & ((\RAM|ram[787][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~528_combout\ & (\RAM|ram[791][7]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[791][7]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[787][7]~q\,
	datad => \RAM|ALT_INV_ram[790][7]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~528_combout\,
	datag => \RAM|ALT_INV_ram[786][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~264_combout\);

-- Location: LABCELL_X10_Y3_N39
\processador|arquitetura|muxInstRAM|saida_MUX[7]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\ = ( \processador|fetch|ROM|memROM~1_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~264_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\processador|UC|Equal7~1_combout\ & !\processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|UC|ALT_INV_Equal7~1_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~264_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\);

-- Location: LABCELL_X5_Y7_N15
\RAM|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~19_combout\ = ( \RAM|Decoder0~0_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- \processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \RAM|ALT_INV_Decoder0~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~19_combout\);

-- Location: FF_X10_Y7_N28
\RAM|ram[826][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][7]~q\);

-- Location: LABCELL_X6_Y5_N42
\RAM|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~22_combout\ = ( !\processador|fetch|ROM|memROM~15_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (\RAM|Decoder0~2_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \RAM|ALT_INV_Decoder0~2_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~22_combout\);

-- Location: FF_X10_Y7_N23
\RAM|ram[811][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][7]~q\);

-- Location: LABCELL_X5_Y5_N39
\RAM|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~20_combout\ = ( \RAM|Decoder0~2_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- \processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \RAM|ALT_INV_Decoder0~2_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~20_combout\);

-- Location: FF_X10_Y7_N43
\RAM|ram[827][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][7]~q\);

-- Location: MLABCELL_X4_Y4_N39
\RAM|Decoder0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~50_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( !\processador|fetch|ROM|memROM~13_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- \processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	combout => \RAM|Decoder0~50_combout\);

-- Location: FF_X5_Y5_N44
\RAM|ram[825][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][7]~q\);

-- Location: LABCELL_X5_Y5_N21
\RAM|ram[809][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[809][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[809][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N9
\RAM|Decoder0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~52_combout\ = ( \processador|fetch|ROM|memROM~17_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\RAM|Decoder0~2_combout\ & (!\processador|fetch|ROM|memROM~13_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- !\processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~52_combout\);

-- Location: FF_X5_Y5_N23
\RAM|ram[809][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[809][7]~feeder_combout\,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][7]~q\);

-- Location: LABCELL_X5_Y5_N57
\RAM|ram[824][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[824][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[824][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N57
\RAM|Decoder0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~49_combout\ = ( \processador|fetch|ROM|memROM~17_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (\RAM|Decoder0~0_combout\ & 
-- !\processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \RAM|ALT_INV_Decoder0~0_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~49_combout\);

-- Location: FF_X5_Y5_N59
\RAM|ram[824][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[824][7]~feeder_combout\,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][7]~q\);

-- Location: LABCELL_X5_Y3_N30
\RAM|ram[808][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[808][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N18
\RAM|Decoder0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~51_combout\ = ( !\processador|fetch|ROM|memROM~13_combout\ & ( \processador|fetch|ROM|memROM~17_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|fetch|ROM|memROM~22_combout\ & \RAM|Decoder0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \RAM|ALT_INV_Decoder0~0_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	combout => \RAM|Decoder0~51_combout\);

-- Location: FF_X5_Y3_N31
\RAM|ram[808][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][7]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][7]~q\);

-- Location: LABCELL_X5_Y5_N42
\processador|arquitetura|muxInstRAM|saida_MUX[7]~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[808][7]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[824][7]~q\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[809][7]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))))) # (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[825][7]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_ram[825][7]~q\,
	datac => \RAM|ALT_INV_ram[809][7]~q\,
	datad => \RAM|ALT_INV_ram[824][7]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[808][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\);

-- Location: MLABCELL_X4_Y4_N0
\RAM|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~21_combout\ = ( !\processador|fetch|ROM|memROM~15_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|Decoder0~0_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_Decoder0~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~21_combout\);

-- Location: FF_X6_Y5_N28
\RAM|ram[810][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][7]~q\);

-- Location: LABCELL_X10_Y7_N42
\processador|arquitetura|muxInstRAM|saida_MUX[7]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\ & ((\RAM|ram[810][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\ & (\RAM|ram[826][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\ & (\RAM|ram[811][7]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~520_combout\ & ((\RAM|ram[827][7]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[826][7]~q\,
	datac => \RAM|ALT_INV_ram[811][7]~q\,
	datad => \RAM|ALT_INV_ram[827][7]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~520_combout\,
	datag => \RAM|ALT_INV_ram[810][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\);

-- Location: LABCELL_X7_Y9_N36
\RAM|ram[818][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[818][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N30
\RAM|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~11_combout\ = ( \RAM|Decoder0~0_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \RAM|ALT_INV_Decoder0~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~11_combout\);

-- Location: FF_X7_Y9_N38
\RAM|ram[818][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][7]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][7]~q\);

-- Location: MLABCELL_X4_Y4_N57
\RAM|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~12_combout\ = ( \RAM|Decoder0~2_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- \processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \RAM|ALT_INV_Decoder0~2_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~12_combout\);

-- Location: FF_X7_Y9_N32
\RAM|ram[819][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][7]~q\);

-- Location: LABCELL_X7_Y9_N18
\RAM|ram[803][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[803][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[803][7]~feeder_combout\);

-- Location: LABCELL_X7_Y9_N57
\RAM|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~14_combout\ = ( !\processador|fetch|ROM|memROM~17_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\RAM|Decoder0~2_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- !\processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~14_combout\);

-- Location: FF_X7_Y9_N20
\RAM|ram[803][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[803][7]~feeder_combout\,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][7]~q\);

-- Location: LABCELL_X6_Y9_N42
\RAM|ram[816][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[816][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[816][7]~feeder_combout\);

-- Location: LABCELL_X6_Y7_N6
\RAM|Decoder0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~41_combout\ = ( !\processador|fetch|ROM|memROM~13_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|Decoder0~0_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- !\processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_Decoder0~0_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~41_combout\);

-- Location: FF_X6_Y9_N43
\RAM|ram[816][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[816][7]~feeder_combout\,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][7]~q\);

-- Location: LABCELL_X6_Y7_N51
\RAM|Decoder0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~42_combout\ = ( !\processador|fetch|ROM|memROM~15_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\RAM|Decoder0~2_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & 
-- !\processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~42_combout\);

-- Location: FF_X6_Y9_N14
\RAM|ram[817][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][7]~q\);

-- Location: LABCELL_X6_Y9_N39
\RAM|ram[801][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[801][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[801][7]~feeder_combout\);

-- Location: LABCELL_X6_Y7_N39
\RAM|Decoder0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~44_combout\ = ( !\processador|fetch|ROM|memROM~13_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~22_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~44_combout\);

-- Location: FF_X6_Y9_N40
\RAM|ram[801][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[801][7]~feeder_combout\,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][7]~q\);

-- Location: LABCELL_X5_Y9_N42
\RAM|ram[800][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[800][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N51
\RAM|Decoder0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~43_combout\ = ( \RAM|Decoder0~0_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \RAM|ALT_INV_Decoder0~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~43_combout\);

-- Location: FF_X5_Y9_N43
\RAM|ram[800][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][7]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][7]~q\);

-- Location: LABCELL_X6_Y9_N12
\processador|arquitetura|muxInstRAM|saida_MUX[7]~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[800][7]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[816][7]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[801][7]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[817][7]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[816][7]~q\,
	datab => \RAM|ALT_INV_ram[817][7]~q\,
	datac => \RAM|ALT_INV_ram[801][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[800][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\);

-- Location: LABCELL_X5_Y9_N36
\RAM|ram[802][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[802][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N21
\RAM|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~13_combout\ = ( !\processador|fetch|ROM|memROM~17_combout\ & ( \processador|fetch|ROM|memROM~13_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (\RAM|Decoder0~0_combout\ & 
-- \processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \RAM|ALT_INV_Decoder0~0_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	combout => \RAM|Decoder0~13_combout\);

-- Location: FF_X5_Y9_N38
\RAM|ram[802][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][7]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][7]~q\);

-- Location: LABCELL_X7_Y9_N30
\processador|arquitetura|muxInstRAM|saida_MUX[7]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\ & ((\RAM|ram[802][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\ & (\RAM|ram[818][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\ & ((\RAM|ram[803][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~512_combout\ & (\RAM|ram[819][7]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[818][7]~q\,
	datab => \RAM|ALT_INV_ram[819][7]~q\,
	datac => \RAM|ALT_INV_ram[803][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~512_combout\,
	datag => \RAM|ALT_INV_ram[802][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\);

-- Location: MLABCELL_X4_Y7_N9
\RAM|ram[830][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[830][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[830][7]~feeder_combout\);

-- Location: LABCELL_X5_Y7_N24
\RAM|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~23_combout\ = ( \RAM|Decoder0~0_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- \processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \RAM|ALT_INV_Decoder0~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~23_combout\);

-- Location: FF_X4_Y7_N11
\RAM|ram[830][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[830][7]~feeder_combout\,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][7]~q\);

-- Location: MLABCELL_X4_Y7_N3
\RAM|ram[815][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[815][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[815][7]~feeder_combout\);

-- Location: LABCELL_X6_Y7_N30
\RAM|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~26_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (\RAM|Decoder0~2_combout\ & 
-- \processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_Decoder0~2_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~26_combout\);

-- Location: FF_X4_Y7_N5
\RAM|ram[815][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[815][7]~feeder_combout\,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][7]~q\);

-- Location: LABCELL_X7_Y7_N18
\RAM|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~24_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( \processador|fetch|ROM|memROM~13_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & 
-- \processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \RAM|ALT_INV_Decoder0~2_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	combout => \RAM|Decoder0~24_combout\);

-- Location: FF_X4_Y7_N44
\RAM|ram[831][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][7]~q\);

-- Location: MLABCELL_X4_Y6_N33
\RAM|Decoder0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~54_combout\ = ( \processador|fetch|ROM|memROM~17_combout\ & ( (\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & \RAM|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \RAM|ALT_INV_Decoder0~9_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	combout => \RAM|Decoder0~54_combout\);

-- Location: FF_X4_Y6_N20
\RAM|ram[829][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][7]~q\);

-- Location: MLABCELL_X4_Y6_N30
\RAM|ram[828][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[828][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[828][7]~feeder_combout\);

-- Location: MLABCELL_X4_Y6_N57
\RAM|Decoder0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~53_combout\ = ( \RAM|Decoder0~7_combout\ & ( \processador|fetch|ROM|memROM~18_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & \processador|fetch|ROM|memROM~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \RAM|ALT_INV_Decoder0~7_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~53_combout\);

-- Location: FF_X4_Y6_N32
\RAM|ram[828][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[828][7]~feeder_combout\,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][7]~q\);

-- Location: MLABCELL_X4_Y6_N12
\RAM|ram[813][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[813][7]~feeder_combout\ = \processador|arquitetura|memReg|registrador~104_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[813][7]~feeder_combout\);

-- Location: MLABCELL_X4_Y6_N15
\RAM|Decoder0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~56_combout\ = ( \processador|fetch|ROM|memROM~17_combout\ & ( (\processador|fetch|ROM|memROM~22_combout\ & (!\processador|fetch|ROM|memROM~18_combout\ & \RAM|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \RAM|ALT_INV_Decoder0~9_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	combout => \RAM|Decoder0~56_combout\);

-- Location: FF_X4_Y6_N14
\RAM|ram[813][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[813][7]~feeder_combout\,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][7]~q\);

-- Location: MLABCELL_X4_Y6_N42
\RAM|Decoder0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~55_combout\ = ( \RAM|Decoder0~7_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & \processador|fetch|ROM|memROM~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \RAM|ALT_INV_Decoder0~7_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~55_combout\);

-- Location: FF_X5_Y8_N1
\RAM|ram[812][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][7]~q\);

-- Location: MLABCELL_X4_Y6_N18
\processador|arquitetura|muxInstRAM|saida_MUX[7]~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[812][7]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[828][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[813][7]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[829][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[829][7]~q\,
	datab => \RAM|ALT_INV_ram[828][7]~q\,
	datac => \RAM|ALT_INV_ram[813][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[812][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\);

-- Location: LABCELL_X2_Y7_N12
\RAM|ram[814][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[814][7]~feeder_combout\);

-- Location: MLABCELL_X4_Y3_N12
\RAM|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~25_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~25_combout\);

-- Location: FF_X2_Y7_N13
\RAM|ram[814][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][7]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][7]~q\);

-- Location: MLABCELL_X4_Y7_N42
\processador|arquitetura|muxInstRAM|saida_MUX[7]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\ & ((\RAM|ram[814][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\ & (\RAM|ram[830][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\ & (\RAM|ram[815][7]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~524_combout\ & ((\RAM|ram[831][7]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[830][7]~q\,
	datac => \RAM|ALT_INV_ram[815][7]~q\,
	datad => \RAM|ALT_INV_ram[831][7]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~524_combout\,
	datag => \RAM|ALT_INV_ram[814][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\);

-- Location: MLABCELL_X4_Y4_N9
\RAM|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~15_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- \processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~15_combout\);

-- Location: FF_X4_Y8_N55
\RAM|ram[822][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][7]~q\);

-- Location: MLABCELL_X4_Y4_N51
\RAM|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~18_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- !\processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~18_combout\);

-- Location: FF_X4_Y8_N20
\RAM|ram[807][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][7]~q\);

-- Location: MLABCELL_X4_Y4_N24
\RAM|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~16_combout\ = ( \RAM|Decoder0~2_combout\ & ( \processador|fetch|ROM|memROM~15_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~22_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \RAM|ALT_INV_Decoder0~2_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	combout => \RAM|Decoder0~16_combout\);

-- Location: FF_X4_Y8_N44
\RAM|ram[823][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][7]~q\);

-- Location: LABCELL_X5_Y4_N21
\RAM|Decoder0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~46_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\RAM|Decoder0~9_combout\ & \processador|fetch|ROM|memROM~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \RAM|ALT_INV_Decoder0~9_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~46_combout\);

-- Location: FF_X5_Y4_N31
\RAM|ram[821][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][7]~q\);

-- Location: LABCELL_X5_Y4_N57
\RAM|ram[805][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[805][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[805][7]~feeder_combout\);

-- Location: LABCELL_X5_Y4_N15
\RAM|Decoder0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~48_combout\ = ( !\processador|fetch|ROM|memROM~18_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\RAM|Decoder0~9_combout\ & \processador|fetch|ROM|memROM~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \RAM|ALT_INV_Decoder0~9_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~48_combout\);

-- Location: FF_X5_Y4_N59
\RAM|ram[805][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[805][7]~feeder_combout\,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][7]~q\);

-- Location: LABCELL_X5_Y4_N45
\RAM|ram[820][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[820][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[820][7]~feeder_combout\);

-- Location: LABCELL_X5_Y4_N9
\RAM|Decoder0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~45_combout\ = ( \RAM|Decoder0~7_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & \processador|fetch|ROM|memROM~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \RAM|ALT_INV_Decoder0~7_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~45_combout\);

-- Location: FF_X5_Y4_N47
\RAM|ram[820][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[820][7]~feeder_combout\,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][7]~q\);

-- Location: MLABCELL_X4_Y5_N42
\RAM|Decoder0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~47_combout\ = ( !\processador|fetch|ROM|memROM~17_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\processador|fetch|ROM|memROM~22_combout\ & \RAM|Decoder0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \RAM|ALT_INV_Decoder0~7_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~47_combout\);

-- Location: FF_X2_Y8_N55
\RAM|ram[804][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][7]~q\);

-- Location: LABCELL_X5_Y4_N30
\processador|arquitetura|muxInstRAM|saida_MUX[7]~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[804][7]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[820][7]~q\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[805][7]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))))) # (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[821][7]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[821][7]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \RAM|ALT_INV_ram[805][7]~q\,
	datad => \RAM|ALT_INV_ram[820][7]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[804][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\);

-- Location: MLABCELL_X4_Y5_N39
\RAM|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~17_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( \processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~13_combout\ & (!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|Decoder0~0_combout\ & 
-- !\processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \RAM|ALT_INV_Decoder0~0_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~17_combout\);

-- Location: FF_X4_Y5_N41
\RAM|ram[806][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][7]~q\);

-- Location: MLABCELL_X4_Y8_N42
\processador|arquitetura|muxInstRAM|saida_MUX[7]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\ & ((\RAM|ram[806][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\ & (\RAM|ram[822][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\ & (\RAM|ram[807][7]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~516_combout\ & ((\RAM|ram[823][7]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[822][7]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[807][7]~q\,
	datad => \RAM|ALT_INV_ram[823][7]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~516_combout\,
	datag => \RAM|ALT_INV_ram[806][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\);

-- Location: LABCELL_X10_Y7_N27
\processador|arquitetura|muxInstRAM|saida_MUX[7]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\ & ( ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\))) # (\processador|fetch|ROM|memROM~15_combout\) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\)) # 
-- (\processador|fetch|ROM|memROM~15_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\))) ) ) ) # ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\)) # (\processador|fetch|ROM|memROM~15_combout\))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~259_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~251_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[7]~247_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[7]~255_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~255_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~247_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~259_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~251_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\);

-- Location: LABCELL_X6_Y5_N27
\RAM|Decoder0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~40_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~40_combout\);

-- Location: FF_X14_Y7_N38
\RAM|ram[783][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][7]~q\);

-- Location: LABCELL_X14_Y7_N30
\RAM|ram[782][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[782][7]~feeder_combout\);

-- Location: LABCELL_X5_Y5_N51
\RAM|Decoder0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~39_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~13_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (\RAM|Decoder0~0_combout\ & 
-- !\processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \RAM|ALT_INV_Decoder0~0_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~39_combout\);

-- Location: FF_X14_Y7_N32
\RAM|ram[782][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][7]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][7]~q\);

-- Location: LABCELL_X6_Y3_N42
\RAM|ram[779][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[779][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[779][7]~feeder_combout\);

-- Location: LABCELL_X6_Y7_N24
\RAM|Decoder0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~36_combout\ = ( \processador|fetch|ROM|memROM~13_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- !\processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~36_combout\);

-- Location: FF_X6_Y3_N43
\RAM|ram[779][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[779][7]~feeder_combout\,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][7]~q\);

-- Location: LABCELL_X10_Y4_N42
\RAM|Decoder0~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~67_combout\ = ( \processador|fetch|ROM|memROM~17_combout\ & ( \RAM|Decoder0~7_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & !\processador|fetch|ROM|memROM~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \RAM|ALT_INV_Decoder0~7_combout\,
	combout => \RAM|Decoder0~67_combout\);

-- Location: FF_X12_Y8_N22
\RAM|ram[780][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][7]~q\);

-- Location: LABCELL_X7_Y5_N15
\RAM|Decoder0~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~68_combout\ = ( !\processador|fetch|ROM|memROM~18_combout\ & ( \RAM|Decoder0~9_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & !\processador|fetch|ROM|memROM~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \RAM|ALT_INV_Decoder0~9_combout\,
	combout => \RAM|Decoder0~68_combout\);

-- Location: FF_X14_Y7_N59
\RAM|ram[781][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][7]~q\);

-- Location: LABCELL_X6_Y7_N54
\RAM|Decoder0~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~64_combout\ = ( \RAM|Decoder0~2_combout\ & ( \processador|fetch|ROM|memROM~17_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & (!\processador|fetch|ROM|memROM~18_combout\ & 
-- !\processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \RAM|ALT_INV_Decoder0~2_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	combout => \RAM|Decoder0~64_combout\);

-- Location: FF_X12_Y7_N46
\RAM|ram[777][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][7]~q\);

-- Location: LABCELL_X6_Y7_N57
\RAM|Decoder0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~63_combout\ = ( \RAM|Decoder0~0_combout\ & ( \processador|fetch|ROM|memROM~17_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & (!\processador|fetch|ROM|memROM~13_combout\ & 
-- !\processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \RAM|ALT_INV_Decoder0~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	combout => \RAM|Decoder0~63_combout\);

-- Location: FF_X12_Y7_N49
\RAM|ram[776][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][7]~q\);

-- Location: LABCELL_X14_Y7_N57
\processador|arquitetura|muxInstRAM|saida_MUX[7]~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[776][7]~q\))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[780][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[777][7]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[781][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[780][7]~q\,
	datab => \RAM|ALT_INV_ram[781][7]~q\,
	datac => \RAM|ALT_INV_ram[777][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[776][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\);

-- Location: LABCELL_X6_Y3_N24
\RAM|ram[778][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[778][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[778][7]~feeder_combout\);

-- Location: LABCELL_X5_Y5_N24
\RAM|Decoder0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~35_combout\ = ( !\processador|fetch|ROM|memROM~15_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|fetch|ROM|memROM~13_combout\ & \RAM|Decoder0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \RAM|ALT_INV_Decoder0~0_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~35_combout\);

-- Location: FF_X6_Y3_N25
\RAM|ram[778][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[778][7]~feeder_combout\,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][7]~q\);

-- Location: LABCELL_X14_Y7_N36
\processador|arquitetura|muxInstRAM|saida_MUX[7]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~273_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\ & ((\RAM|ram[778][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\ & (\RAM|ram[782][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\ & ((\RAM|ram[779][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~536_combout\ & (\RAM|ram[783][7]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[783][7]~q\,
	datab => \RAM|ALT_INV_ram[782][7]~q\,
	datac => \RAM|ALT_INV_ram[779][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~536_combout\,
	datag => \RAM|ALT_INV_ram[778][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~273_combout\);

-- Location: LABCELL_X6_Y5_N57
\RAM|Decoder0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~32_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( !\processador|fetch|ROM|memROM~18_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~32_combout\);

-- Location: FF_X13_Y6_N2
\RAM|ram[775][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][7]~q\);

-- Location: LABCELL_X10_Y2_N42
\RAM|ram[774][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[774][7]~feeder_combout\);

-- Location: MLABCELL_X9_Y4_N0
\RAM|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~31_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~31_combout\);

-- Location: FF_X10_Y2_N43
\RAM|ram[774][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][7]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][7]~q\);

-- Location: MLABCELL_X13_Y6_N54
\RAM|ram[771][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[771][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[771][7]~feeder_combout\);

-- Location: LABCELL_X6_Y7_N42
\RAM|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~5_combout\ = ( !\processador|fetch|ROM|memROM~18_combout\ & ( !\processador|fetch|ROM|memROM~15_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & (\RAM|Decoder0~2_combout\ & 
-- \processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \RAM|ALT_INV_Decoder0~2_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	combout => \RAM|Decoder0~5_combout\);

-- Location: FF_X13_Y6_N56
\RAM|ram[771][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][7]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][7]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y5_N21
\RAM|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~10_combout\ = ( \RAM|Decoder0~9_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & !\processador|fetch|ROM|memROM~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \RAM|ALT_INV_Decoder0~9_combout\,
	combout => \RAM|Decoder0~10_combout\);

-- Location: FF_X13_Y6_N44
\RAM|ram[773][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][7]~q\);

-- Location: MLABCELL_X13_Y4_N57
\RAM|ram[772][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[772][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[772][7]~feeder_combout\);

-- Location: LABCELL_X10_Y4_N21
\RAM|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~8_combout\ = ( !\processador|fetch|ROM|memROM~17_combout\ & ( \RAM|Decoder0~7_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & !\processador|fetch|ROM|memROM~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \RAM|ALT_INV_Decoder0~7_combout\,
	combout => \RAM|Decoder0~8_combout\);

-- Location: FF_X13_Y4_N59
\RAM|ram[772][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[772][7]~feeder_combout\,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][7]~q\);

-- Location: LABCELL_X7_Y3_N42
\RAM|ram[769][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[769][7]~feeder_combout\);

-- Location: LABCELL_X6_Y5_N15
\RAM|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~3_combout\ = ( !\processador|fetch|ROM|memROM~18_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (\RAM|Decoder0~2_combout\ & (!\processador|fetch|ROM|memROM~13_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~3_combout\);

-- Location: FF_X7_Y3_N43
\RAM|ram[769][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][7]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][7]~q\);

-- Location: LABCELL_X6_Y5_N9
\RAM|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~1_combout\ = ( !\processador|fetch|ROM|memROM~13_combout\ & ( !\processador|fetch|ROM|memROM~17_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|Decoder0~0_combout\ & 
-- !\processador|fetch|ROM|memROM~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \RAM|ALT_INV_Decoder0~0_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	combout => \RAM|Decoder0~1_combout\);

-- Location: FF_X10_Y6_N40
\RAM|ram[768][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][7]~q\);

-- Location: MLABCELL_X13_Y6_N42
\processador|arquitetura|muxInstRAM|saida_MUX[7]~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[768][7]~q\))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[772][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[769][7]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[773][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[773][7]~q\,
	datab => \RAM|ALT_INV_ram[772][7]~q\,
	datac => \RAM|ALT_INV_ram[769][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[768][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\);

-- Location: LABCELL_X7_Y2_N51
\RAM|ram[770][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[770][7]~feeder_combout\);

-- Location: MLABCELL_X4_Y4_N15
\RAM|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~4_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- !\processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~4_combout\);

-- Location: FF_X7_Y2_N52
\RAM|ram[770][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][7]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][7]~q\);

-- Location: MLABCELL_X13_Y6_N0
\processador|arquitetura|muxInstRAM|saida_MUX[7]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~277_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\ & ((\RAM|ram[770][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\ & (\RAM|ram[774][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\ & ((\RAM|ram[771][7]~DUPLICATE_q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~540_combout\ & (\RAM|ram[775][7]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[775][7]~q\,
	datab => \RAM|ALT_INV_ram[774][7]~q\,
	datac => \RAM|ALT_INV_ram[771][7]~DUPLICATE_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~540_combout\,
	datag => \RAM|ALT_INV_ram[770][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~277_combout\);

-- Location: MLABCELL_X9_Y4_N57
\RAM|Decoder0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~38_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~2_combout\ & ( (\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & 
-- \processador|fetch|ROM|memROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~2_combout\,
	combout => \RAM|Decoder0~38_combout\);

-- Location: FF_X13_Y5_N38
\RAM|ram[799][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][7]~q\);

-- Location: MLABCELL_X13_Y5_N48
\RAM|ram[798][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[798][7]~feeder_combout\);

-- Location: LABCELL_X5_Y5_N6
\RAM|Decoder0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~37_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~13_combout\ 
-- & \RAM|Decoder0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \RAM|ALT_INV_Decoder0~0_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~37_combout\);

-- Location: FF_X13_Y5_N49
\RAM|ram[798][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][7]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][7]~q\);

-- Location: MLABCELL_X4_Y4_N36
\RAM|Decoder0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~34_combout\ = ( \processador|fetch|ROM|memROM~13_combout\ & ( !\processador|fetch|ROM|memROM~22_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	combout => \RAM|Decoder0~34_combout\);

-- Location: FF_X7_Y7_N7
\RAM|ram[795][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][7]~q\);

-- Location: LABCELL_X7_Y5_N36
\RAM|Decoder0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~66_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~9_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & \processador|fetch|ROM|memROM~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~9_combout\,
	combout => \RAM|Decoder0~66_combout\);

-- Location: FF_X12_Y5_N26
\RAM|ram[797][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][7]~q\);

-- Location: LABCELL_X10_Y4_N15
\RAM|Decoder0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~65_combout\ = ( \RAM|Decoder0~7_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~18_combout\ & \processador|fetch|ROM|memROM~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	dataf => \RAM|ALT_INV_Decoder0~7_combout\,
	combout => \RAM|Decoder0~65_combout\);

-- Location: FF_X12_Y5_N32
\RAM|ram[796][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][7]~q\);

-- Location: LABCELL_X6_Y7_N27
\RAM|Decoder0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~62_combout\ = ( \processador|fetch|ROM|memROM~18_combout\ & ( !\processador|fetch|ROM|memROM~13_combout\ & ( (\RAM|Decoder0~2_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_Decoder0~2_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	combout => \RAM|Decoder0~62_combout\);

-- Location: FF_X9_Y5_N37
\RAM|ram[793][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~104_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][7]~q\);

-- Location: LABCELL_X12_Y5_N21
\RAM|ram[792][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[792][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[792][7]~feeder_combout\);

-- Location: MLABCELL_X9_Y4_N42
\RAM|Decoder0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~61_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \RAM|Decoder0~0_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- !\processador|fetch|ROM|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \RAM|ALT_INV_Decoder0~0_combout\,
	combout => \RAM|Decoder0~61_combout\);

-- Location: FF_X12_Y5_N23
\RAM|ram[792][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[792][7]~feeder_combout\,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][7]~q\);

-- Location: LABCELL_X12_Y5_N24
\processador|arquitetura|muxInstRAM|saida_MUX[7]~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[792][7]~q\))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[796][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[793][7]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[797][7]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[797][7]~q\,
	datab => \RAM|ALT_INV_ram[796][7]~q\,
	datac => \RAM|ALT_INV_ram[793][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[792][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\);

-- Location: MLABCELL_X13_Y5_N54
\RAM|ram[794][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][7]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \RAM|ram[794][7]~feeder_combout\);

-- Location: LABCELL_X12_Y6_N39
\RAM|Decoder0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~33_combout\ = ( \RAM|Decoder0~0_combout\ & ( \processador|fetch|ROM|memROM~18_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~13_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \RAM|ALT_INV_Decoder0~0_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	combout => \RAM|Decoder0~33_combout\);

-- Location: FF_X13_Y5_N56
\RAM|ram[794][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][7]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][7]~q\);

-- Location: MLABCELL_X13_Y5_N36
\processador|arquitetura|muxInstRAM|saida_MUX[7]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~269_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\ & ((\RAM|ram[794][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\ & (\RAM|ram[798][7]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\ & ((\RAM|ram[795][7]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[7]~532_combout\ & (\RAM|ram[799][7]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[799][7]~q\,
	datab => \RAM|ALT_INV_ram[798][7]~q\,
	datac => \RAM|ALT_INV_ram[795][7]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~532_combout\,
	datag => \RAM|ALT_INV_ram[794][7]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~269_combout\);

-- Location: MLABCELL_X9_Y7_N6
\processador|arquitetura|muxInstRAM|saida_MUX[6]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \processador|UC|Equal7~1_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\) # 
-- (\processador|fetch|ROM|memROM~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|UC|ALT_INV_Equal7~1_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\);

-- Location: MLABCELL_X13_Y7_N27
\processador|arquitetura|muxInstRAM|saida_MUX[7]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~269_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\ & ( ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[7]~277_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[7]~273_combout\))) # (\processador|fetch|ROM|memROM~18_combout\) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~269_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[7]~277_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[7]~273_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~273_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~277_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~269_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~245_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\);

-- Location: LABCELL_X10_Y7_N21
\processador|arquitetura|muxInstRAM|saida_MUX[7]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (\processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~268_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~263_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~281_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\);

-- Location: MLABCELL_X4_Y5_N24
\RAM|ram[823][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[823][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[823][6]~feeder_combout\);

-- Location: FF_X4_Y5_N26
\RAM|ram[823][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[823][6]~feeder_combout\,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][6]~q\);

-- Location: MLABCELL_X4_Y8_N54
\RAM|ram[822][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[822][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[822][6]~feeder_combout\);

-- Location: FF_X4_Y8_N56
\RAM|ram[822][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[822][6]~feeder_combout\,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][6]~q\);

-- Location: MLABCELL_X4_Y8_N18
\RAM|ram[807][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[807][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[807][6]~feeder_combout\);

-- Location: FF_X4_Y8_N19
\RAM|ram[807][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[807][6]~feeder_combout\,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][6]~q\);

-- Location: FF_X5_Y4_N19
\RAM|ram[820][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][6]~q\);

-- Location: FF_X5_Y4_N17
\RAM|ram[805][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][6]~q\);

-- Location: FF_X4_Y5_N44
\RAM|ram[821][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][6]~q\);

-- Location: LABCELL_X2_Y7_N27
\RAM|ram[804][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[804][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[804][6]~feeder_combout\);

-- Location: FF_X2_Y7_N28
\RAM|ram[804][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[804][6]~feeder_combout\,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][6]~q\);

-- Location: MLABCELL_X4_Y5_N18
\processador|arquitetura|muxInstRAM|saida_MUX[6]~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[804][6]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[820][6]~q\))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[805][6]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[821][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[820][6]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \RAM|ALT_INV_ram[805][6]~q\,
	datad => \RAM|ALT_INV_ram[821][6]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[804][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\);

-- Location: FF_X4_Y5_N2
\RAM|ram[806][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][6]~q\);

-- Location: MLABCELL_X4_Y5_N0
\processador|arquitetura|muxInstRAM|saida_MUX[6]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\ & ((\RAM|ram[806][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\ & (\RAM|ram[822][6]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\ & ((\RAM|ram[807][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~484_combout\ & (\RAM|ram[823][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[823][6]~q\,
	datab => \RAM|ALT_INV_ram[822][6]~q\,
	datac => \RAM|ALT_INV_ram[807][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~484_combout\,
	datag => \RAM|ALT_INV_ram[806][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\);

-- Location: LABCELL_X2_Y5_N54
\RAM|ram[827][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[827][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[827][6]~feeder_combout\);

-- Location: FF_X2_Y5_N55
\RAM|ram[827][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[827][6]~feeder_combout\,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][6]~q\);

-- Location: FF_X10_Y7_N10
\RAM|ram[826][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][6]~q\);

-- Location: FF_X10_Y7_N49
\RAM|ram[811][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][6]~q\);

-- Location: FF_X5_Y5_N53
\RAM|ram[825][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][6]~q\);

-- Location: FF_X5_Y5_N28
\RAM|ram[824][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][6]~q\);

-- Location: FF_X5_Y5_N20
\RAM|ram[809][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][6]~q\);

-- Location: LABCELL_X5_Y3_N33
\RAM|ram[808][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[808][6]~feeder_combout\);

-- Location: FF_X5_Y3_N34
\RAM|ram[808][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][6]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][6]~q\);

-- Location: LABCELL_X5_Y5_N0
\processador|arquitetura|muxInstRAM|saida_MUX[6]~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[808][6]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[824][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[809][6]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[825][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[825][6]~q\,
	datab => \RAM|ALT_INV_ram[824][6]~q\,
	datac => \RAM|ALT_INV_ram[809][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[808][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\);

-- Location: LABCELL_X5_Y3_N45
\RAM|ram[810][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[810][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[810][6]~feeder_combout\);

-- Location: FF_X5_Y3_N47
\RAM|ram[810][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[810][6]~feeder_combout\,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][6]~q\);

-- Location: LABCELL_X10_Y5_N54
\processador|arquitetura|muxInstRAM|saida_MUX[6]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\ & ((\RAM|ram[810][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\ & (\RAM|ram[826][6]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\ & ((\RAM|ram[811][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~488_combout\ & (\RAM|ram[827][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[827][6]~q\,
	datab => \RAM|ALT_INV_ram[826][6]~q\,
	datac => \RAM|ALT_INV_ram[811][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~488_combout\,
	datag => \RAM|ALT_INV_ram[810][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\);

-- Location: FF_X7_Y9_N50
\RAM|ram[819][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][6]~q\);

-- Location: LABCELL_X7_Y9_N15
\RAM|ram[818][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[818][6]~feeder_combout\);

-- Location: FF_X7_Y9_N17
\RAM|ram[818][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][6]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][6]~q\);

-- Location: FF_X7_Y9_N4
\RAM|ram[803][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][6]~q\);

-- Location: LABCELL_X6_Y9_N57
\RAM|ram[816][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[816][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[816][6]~feeder_combout\);

-- Location: FF_X6_Y9_N58
\RAM|ram[816][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[816][6]~feeder_combout\,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][6]~q\);

-- Location: FF_X6_Y9_N32
\RAM|ram[817][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][6]~q\);

-- Location: LABCELL_X6_Y9_N36
\RAM|ram[801][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[801][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[801][6]~feeder_combout\);

-- Location: FF_X6_Y9_N37
\RAM|ram[801][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[801][6]~feeder_combout\,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][6]~q\);

-- Location: FF_X5_Y9_N58
\RAM|ram[800][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][6]~q\);

-- Location: LABCELL_X6_Y9_N30
\processador|arquitetura|muxInstRAM|saida_MUX[6]~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[800][6]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[816][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[801][6]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[817][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[816][6]~q\,
	datab => \RAM|ALT_INV_ram[817][6]~q\,
	datac => \RAM|ALT_INV_ram[801][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[800][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\);

-- Location: FF_X5_Y9_N22
\RAM|ram[802][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][6]~q\);

-- Location: LABCELL_X7_Y9_N48
\processador|arquitetura|muxInstRAM|saida_MUX[6]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\ & ((\RAM|ram[802][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\ & (\RAM|ram[818][6]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\ & ((\RAM|ram[803][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~480_combout\ & (\RAM|ram[819][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[819][6]~q\,
	datab => \RAM|ALT_INV_ram[818][6]~q\,
	datac => \RAM|ALT_INV_ram[803][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~480_combout\,
	datag => \RAM|ALT_INV_ram[802][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\);

-- Location: FF_X7_Y8_N23
\RAM|ram[830][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][6]~q\);

-- Location: FF_X7_Y8_N26
\RAM|ram[831][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][6]~q\);

-- Location: FF_X7_Y8_N37
\RAM|ram[815][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][6]~q\);

-- Location: FF_X4_Y6_N43
\RAM|ram[828][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][6]~q\);

-- Location: FF_X5_Y8_N32
\RAM|ram[829][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][6]~q\);

-- Location: FF_X4_Y6_N17
\RAM|ram[813][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][6]~q\);

-- Location: FF_X5_Y8_N47
\RAM|ram[812][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][6]~q\);

-- Location: LABCELL_X5_Y8_N30
\processador|arquitetura|muxInstRAM|saida_MUX[6]~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[812][6]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[828][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[813][6]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[829][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[828][6]~q\,
	datab => \RAM|ALT_INV_ram[829][6]~q\,
	datac => \RAM|ALT_INV_ram[813][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[812][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\);

-- Location: LABCELL_X2_Y8_N45
\RAM|ram[814][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[814][6]~feeder_combout\);

-- Location: FF_X2_Y8_N46
\RAM|ram[814][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][6]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][6]~q\);

-- Location: LABCELL_X7_Y8_N24
\processador|arquitetura|muxInstRAM|saida_MUX[6]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\ & ((\RAM|ram[814][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\ & (\RAM|ram[830][6]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\ & ((\RAM|ram[815][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~492_combout\ & (\RAM|ram[831][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[830][6]~q\,
	datab => \RAM|ALT_INV_ram[831][6]~q\,
	datac => \RAM|ALT_INV_ram[815][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~492_combout\,
	datag => \RAM|ALT_INV_ram[814][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\);

-- Location: LABCELL_X10_Y5_N33
\processador|arquitetura|muxInstRAM|saida_MUX[6]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((!\processador|fetch|ROM|memROM~15_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\)) # 
-- (\processador|fetch|ROM|memROM~15_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\)) # 
-- (\processador|fetch|ROM|memROM~15_combout\))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((!\processador|fetch|ROM|memROM~15_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~210_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~222_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[6]~214_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~218_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~214_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~218_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~210_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~222_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\);

-- Location: FF_X7_Y5_N25
\RAM|ram[791][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][6]~q\);

-- Location: FF_X7_Y3_N13
\RAM|ram[787][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][6]~q\);

-- Location: FF_X7_Y5_N20
\RAM|ram[790][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][6]~q\);

-- Location: LABCELL_X6_Y3_N9
\RAM|ram[788][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[788][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[788][6]~feeder_combout\);

-- Location: FF_X6_Y3_N10
\RAM|ram[788][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[788][6]~feeder_combout\,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][6]~q\);

-- Location: FF_X7_Y5_N43
\RAM|ram[789][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][6]~q\);

-- Location: FF_X6_Y4_N19
\RAM|ram[785][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][6]~q\);

-- Location: FF_X6_Y4_N58
\RAM|ram[784][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][6]~q\);

-- Location: LABCELL_X7_Y5_N48
\processador|arquitetura|muxInstRAM|saida_MUX[6]~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[784][6]~q\))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[788][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[785][6]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[789][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[788][6]~q\,
	datab => \RAM|ALT_INV_ram[789][6]~q\,
	datac => \RAM|ALT_INV_ram[785][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[784][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\);

-- Location: LABCELL_X10_Y3_N45
\RAM|ram[786][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[786][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[786][6]~feeder_combout\);

-- Location: FF_X10_Y3_N46
\RAM|ram[786][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[786][6]~feeder_combout\,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][6]~q\);

-- Location: LABCELL_X7_Y5_N24
\processador|arquitetura|muxInstRAM|saida_MUX[6]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~228_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\ & (\RAM|ram[786][6]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\ & ((\RAM|ram[790][6]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\ & ((\RAM|ram[787][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~496_combout\ & (\RAM|ram[791][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[791][6]~q\,
	datac => \RAM|ALT_INV_ram[787][6]~q\,
	datad => \RAM|ALT_INV_ram[790][6]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~496_combout\,
	datag => \RAM|ALT_INV_ram[786][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~228_combout\);

-- Location: MLABCELL_X9_Y5_N21
\processador|arquitetura|muxInstRAM|saida_MUX[6]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\ = ( !\processador|fetch|ROM|memROM~22_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~228_combout\ & ( (\processador|fetch|ROM|memROM~18_combout\ & 
-- (\processador|fetch|ROM|memROM~1_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & \processador|UC|Equal7~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|UC|ALT_INV_Equal7~1_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~228_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\);

-- Location: FF_X10_Y5_N44
\RAM|ram[775][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][6]~q\);

-- Location: LABCELL_X10_Y5_N9
\RAM|ram[771][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[771][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[771][6]~feeder_combout\);

-- Location: FF_X10_Y5_N10
\RAM|ram[771][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][6]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][6]~q\);

-- Location: LABCELL_X10_Y2_N0
\RAM|ram[774][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[774][6]~feeder_combout\);

-- Location: FF_X10_Y2_N1
\RAM|ram[774][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][6]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][6]~q\);

-- Location: FF_X10_Y6_N16
\RAM|ram[772][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][6]~q\);

-- Location: FF_X10_Y5_N26
\RAM|ram[773][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][6]~q\);

-- Location: LABCELL_X7_Y3_N0
\RAM|ram[769][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[769][6]~feeder_combout\);

-- Location: FF_X7_Y3_N1
\RAM|ram[769][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][6]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][6]~q\);

-- Location: FF_X10_Y6_N47
\RAM|ram[768][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][6]~q\);

-- Location: LABCELL_X10_Y5_N24
\processador|arquitetura|muxInstRAM|saida_MUX[6]~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~15_combout\ & (((\RAM|ram[768][6]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[772][6]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~15_combout\ & (((\RAM|ram[769][6]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[773][6]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[772][6]~q\,
	datab => \RAM|ALT_INV_ram[773][6]~q\,
	datac => \RAM|ALT_INV_ram[769][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[768][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\);

-- Location: LABCELL_X10_Y2_N57
\RAM|ram[770][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[770][6]~feeder_combout\);

-- Location: FF_X10_Y2_N58
\RAM|ram[770][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][6]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][6]~q\);

-- Location: LABCELL_X10_Y5_N42
\processador|arquitetura|muxInstRAM|saida_MUX[6]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~241_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\ & (\RAM|ram[770][6]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\ & ((\RAM|ram[774][6]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\ & ((\RAM|ram[771][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~508_combout\ & (\RAM|ram[775][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[775][6]~q\,
	datac => \RAM|ALT_INV_ram[771][6]~q\,
	datad => \RAM|ALT_INV_ram[774][6]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~508_combout\,
	datag => \RAM|ALT_INV_ram[770][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~241_combout\);

-- Location: FF_X12_Y4_N40
\RAM|ram[782][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][6]~q\);

-- Location: FF_X12_Y4_N44
\RAM|ram[783][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][6]~q\);

-- Location: LABCELL_X6_Y3_N21
\RAM|ram[779][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[779][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[779][6]~feeder_combout\);

-- Location: FF_X6_Y3_N22
\RAM|ram[779][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[779][6]~feeder_combout\,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][6]~q\);

-- Location: LABCELL_X12_Y4_N3
\RAM|ram[781][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[781][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[781][6]~feeder_combout\);

-- Location: FF_X12_Y4_N5
\RAM|ram[781][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[781][6]~feeder_combout\,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][6]~q\);

-- Location: LABCELL_X12_Y7_N54
\RAM|ram[777][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[777][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[777][6]~feeder_combout\);

-- Location: FF_X12_Y7_N56
\RAM|ram[777][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[777][6]~feeder_combout\,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][6]~q\);

-- Location: MLABCELL_X9_Y2_N18
\RAM|ram[780][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[780][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[780][6]~feeder_combout\);

-- Location: FF_X9_Y2_N19
\RAM|ram[780][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[780][6]~feeder_combout\,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][6]~q\);

-- Location: LABCELL_X12_Y7_N9
\RAM|ram[776][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[776][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[776][6]~feeder_combout\);

-- Location: FF_X12_Y7_N11
\RAM|ram[776][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[776][6]~feeder_combout\,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][6]~q\);

-- Location: LABCELL_X12_Y4_N39
\processador|arquitetura|muxInstRAM|saida_MUX[6]~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[776][6]~q\)) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[780][6]~q\))))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- (!\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[777][6]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[781][6]~q\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[781][6]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[777][6]~q\,
	datad => \RAM|ALT_INV_ram[780][6]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[776][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\);

-- Location: LABCELL_X6_Y3_N51
\RAM|ram[778][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[778][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[778][6]~feeder_combout\);

-- Location: FF_X6_Y3_N52
\RAM|ram[778][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[778][6]~feeder_combout\,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][6]~q\);

-- Location: LABCELL_X12_Y4_N42
\processador|arquitetura|muxInstRAM|saida_MUX[6]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~237_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\ & ((\RAM|ram[778][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\ & (\RAM|ram[782][6]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\ & ((\RAM|ram[779][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~504_combout\ & (\RAM|ram[783][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[782][6]~q\,
	datab => \RAM|ALT_INV_ram[783][6]~q\,
	datac => \RAM|ALT_INV_ram[779][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~504_combout\,
	datag => \RAM|ALT_INV_ram[778][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~237_combout\);

-- Location: FF_X9_Y4_N16
\RAM|ram[799][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][6]~q\);

-- Location: FF_X7_Y7_N22
\RAM|ram[795][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][6]~q\);

-- Location: MLABCELL_X13_Y5_N24
\RAM|ram[798][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[798][6]~feeder_combout\);

-- Location: FF_X13_Y5_N25
\RAM|ram[798][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][6]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][6]~q\);

-- Location: LABCELL_X12_Y5_N51
\RAM|ram[796][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[796][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[796][6]~feeder_combout\);

-- Location: FF_X12_Y5_N53
\RAM|ram[796][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[796][6]~feeder_combout\,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][6]~q\);

-- Location: LABCELL_X12_Y5_N12
\RAM|ram[797][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[797][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[797][6]~feeder_combout\);

-- Location: FF_X12_Y5_N14
\RAM|ram[797][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[797][6]~feeder_combout\,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][6]~q\);

-- Location: FF_X10_Y4_N19
\RAM|ram[793][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][6]~q\);

-- Location: LABCELL_X14_Y5_N15
\RAM|ram[792][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[792][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[792][6]~feeder_combout\);

-- Location: FF_X14_Y5_N16
\RAM|ram[792][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[792][6]~feeder_combout\,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][6]~q\);

-- Location: LABCELL_X12_Y5_N30
\processador|arquitetura|muxInstRAM|saida_MUX[6]~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[792][6]~q\))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[796][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~15_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\RAM|ram[793][6]~q\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\RAM|ram[797][6]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[796][6]~q\,
	datab => \RAM|ALT_INV_ram[797][6]~q\,
	datac => \RAM|ALT_INV_ram[793][6]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datag => \RAM|ALT_INV_ram[792][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\);

-- Location: MLABCELL_X13_Y5_N9
\RAM|ram[794][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][6]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \RAM|ram[794][6]~feeder_combout\);

-- Location: FF_X13_Y5_N10
\RAM|ram[794][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][6]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][6]~q\);

-- Location: LABCELL_X10_Y4_N27
\processador|arquitetura|muxInstRAM|saida_MUX[6]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~233_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\ & (\RAM|ram[794][6]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\ & ((\RAM|ram[798][6]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\ & ((\RAM|ram[795][6]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~500_combout\ & (\RAM|ram[799][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[799][6]~q\,
	datac => \RAM|ALT_INV_ram[795][6]~q\,
	datad => \RAM|ALT_INV_ram[798][6]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~500_combout\,
	datag => \RAM|ALT_INV_ram[794][6]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~233_combout\);

-- Location: LABCELL_X10_Y4_N39
\processador|arquitetura|muxInstRAM|saida_MUX[6]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~233_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\ & ( ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[6]~241_combout\)) # (\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~237_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[6]~233_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~245_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[6]~241_combout\)) # (\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~237_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001010100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~241_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~237_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~233_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~245_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\);

-- Location: LABCELL_X10_Y5_N12
\processador|arquitetura|muxInstRAM|saida_MUX[6]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\ ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\ & ( 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~226_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~232_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~246_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\);

-- Location: FF_X7_Y4_N2
\RAM|ram[791][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][5]~q\);

-- Location: FF_X7_Y5_N38
\RAM|ram[790][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][5]~q\);

-- Location: LABCELL_X10_Y5_N21
\RAM|ram[775][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[775][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[775][5]~feeder_combout\);

-- Location: FF_X10_Y5_N22
\RAM|ram[775][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[775][5]~feeder_combout\,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][5]~q\);

-- Location: FF_X7_Y4_N25
\RAM|ram[789][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][5]~q\);

-- Location: FF_X7_Y4_N17
\RAM|ram[788][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][5]~q\);

-- Location: LABCELL_X6_Y2_N3
\RAM|ram[773][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[773][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[773][5]~feeder_combout\);

-- Location: FF_X6_Y2_N4
\RAM|ram[773][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[773][5]~feeder_combout\,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][5]~q\);

-- Location: MLABCELL_X13_Y4_N0
\RAM|ram[772][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[772][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[772][5]~feeder_combout\);

-- Location: FF_X13_Y4_N1
\RAM|ram[772][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[772][5]~feeder_combout\,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][5]~q\);

-- Location: LABCELL_X7_Y4_N24
\processador|arquitetura|muxInstRAM|saida_MUX[5]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[772][5]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[788][5]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[773][5]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[789][5]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[789][5]~q\,
	datab => \RAM|ALT_INV_ram[788][5]~q\,
	datac => \RAM|ALT_INV_ram[773][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[772][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\);

-- Location: LABCELL_X10_Y2_N15
\RAM|ram[774][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[774][5]~feeder_combout\);

-- Location: FF_X10_Y2_N17
\RAM|ram[774][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][5]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][5]~q\);

-- Location: LABCELL_X7_Y4_N0
\processador|arquitetura|muxInstRAM|saida_MUX[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\ & ((\RAM|ram[774][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\ & (\RAM|ram[790][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\ & ((\RAM|ram[775][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~308_combout\ & (\RAM|ram[791][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[791][5]~q\,
	datab => \RAM|ALT_INV_ram[790][5]~q\,
	datac => \RAM|ALT_INV_ram[775][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~308_combout\,
	datag => \RAM|ALT_INV_ram[774][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\);

-- Location: MLABCELL_X13_Y5_N30
\RAM|ram[794][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[794][5]~feeder_combout\);

-- Location: FF_X13_Y5_N32
\RAM|ram[794][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][5]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][5]~q\);

-- Location: FF_X9_Y5_N1
\RAM|ram[795][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][5]~q\);

-- Location: FF_X6_Y3_N35
\RAM|ram[779][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][5]~q\);

-- Location: FF_X10_Y4_N38
\RAM|ram[792][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][5]~q\);

-- Location: MLABCELL_X9_Y5_N45
\RAM|ram[793][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[793][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[793][5]~feeder_combout\);

-- Location: FF_X9_Y5_N47
\RAM|ram[793][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[793][5]~feeder_combout\,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][5]~q\);

-- Location: FF_X9_Y5_N56
\RAM|ram[777][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][5]~q\);

-- Location: LABCELL_X12_Y7_N21
\RAM|ram[776][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[776][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[776][5]~feeder_combout\);

-- Location: FF_X12_Y7_N22
\RAM|ram[776][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[776][5]~feeder_combout\,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][5]~q\);

-- Location: MLABCELL_X9_Y5_N24
\processador|arquitetura|muxInstRAM|saida_MUX[5]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[776][5]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[792][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[777][5]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[793][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[792][5]~q\,
	datab => \RAM|ALT_INV_ram[793][5]~q\,
	datac => \RAM|ALT_INV_ram[777][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[776][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\);

-- Location: FF_X6_Y3_N16
\RAM|ram[778][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][5]~q\);

-- Location: MLABCELL_X9_Y5_N0
\processador|arquitetura|muxInstRAM|saida_MUX[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\ & ((\RAM|ram[778][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\ & (\RAM|ram[794][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\ & ((\RAM|ram[779][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~312_combout\ & (\RAM|ram[795][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[794][5]~q\,
	datab => \RAM|ALT_INV_ram[795][5]~q\,
	datac => \RAM|ALT_INV_ram[779][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~312_combout\,
	datag => \RAM|ALT_INV_ram[778][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\);

-- Location: LABCELL_X10_Y3_N57
\RAM|ram[786][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[786][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[786][5]~feeder_combout\);

-- Location: FF_X10_Y3_N59
\RAM|ram[786][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[786][5]~feeder_combout\,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][5]~q\);

-- Location: LABCELL_X7_Y3_N39
\RAM|ram[787][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[787][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[787][5]~feeder_combout\);

-- Location: FF_X7_Y3_N41
\RAM|ram[787][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[787][5]~feeder_combout\,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][5]~q\);

-- Location: MLABCELL_X13_Y6_N33
\RAM|ram[771][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[771][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[771][5]~feeder_combout\);

-- Location: FF_X13_Y6_N35
\RAM|ram[771][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][5]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][5]~q\);

-- Location: LABCELL_X7_Y3_N18
\RAM|ram[785][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[785][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[785][5]~feeder_combout\);

-- Location: FF_X7_Y3_N20
\RAM|ram[785][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[785][5]~feeder_combout\,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][5]~q\);

-- Location: FF_X10_Y6_N29
\RAM|ram[784][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][5]~q\);

-- Location: LABCELL_X7_Y3_N45
\RAM|ram[769][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[769][5]~feeder_combout\);

-- Location: FF_X7_Y3_N46
\RAM|ram[769][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][5]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][5]~q\);

-- Location: LABCELL_X7_Y2_N24
\RAM|ram[768][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[768][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[768][5]~feeder_combout\);

-- Location: FF_X7_Y2_N26
\RAM|ram[768][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[768][5]~feeder_combout\,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][5]~q\);

-- Location: LABCELL_X7_Y3_N12
\processador|arquitetura|muxInstRAM|saida_MUX[5]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[768][5]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[784][5]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[769][5]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[785][5]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[785][5]~q\,
	datab => \RAM|ALT_INV_ram[784][5]~q\,
	datac => \RAM|ALT_INV_ram[769][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[768][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\);

-- Location: LABCELL_X10_Y2_N24
\RAM|ram[770][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[770][5]~feeder_combout\);

-- Location: FF_X10_Y2_N25
\RAM|ram[770][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][5]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][5]~q\);

-- Location: LABCELL_X7_Y3_N6
\processador|arquitetura|muxInstRAM|saida_MUX[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\ & ((\RAM|ram[770][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\ & (\RAM|ram[786][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\ & ((\RAM|ram[771][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~304_combout\ & (\RAM|ram[787][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[786][5]~q\,
	datab => \RAM|ALT_INV_ram[787][5]~q\,
	datac => \RAM|ALT_INV_ram[771][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~304_combout\,
	datag => \RAM|ALT_INV_ram[770][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\);

-- Location: MLABCELL_X13_Y5_N51
\RAM|ram[798][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[798][5]~feeder_combout\);

-- Location: FF_X13_Y5_N52
\RAM|ram[798][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][5]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][5]~q\);

-- Location: FF_X9_Y3_N44
\RAM|ram[799][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][5]~q\);

-- Location: LABCELL_X12_Y3_N9
\RAM|ram[783][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[783][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[783][5]~feeder_combout\);

-- Location: FF_X12_Y3_N10
\RAM|ram[783][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[783][5]~feeder_combout\,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][5]~q\);

-- Location: LABCELL_X12_Y5_N45
\RAM|ram[796][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[796][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[796][5]~feeder_combout\);

-- Location: FF_X12_Y5_N47
\RAM|ram[796][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[796][5]~feeder_combout\,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][5]~q\);

-- Location: MLABCELL_X9_Y3_N15
\RAM|ram[797][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[797][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[797][5]~feeder_combout\);

-- Location: FF_X9_Y3_N17
\RAM|ram[797][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[797][5]~feeder_combout\,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][5]~q\);

-- Location: MLABCELL_X9_Y3_N54
\RAM|ram[781][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[781][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[781][5]~feeder_combout\);

-- Location: FF_X9_Y3_N56
\RAM|ram[781][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[781][5]~feeder_combout\,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][5]~q\);

-- Location: LABCELL_X12_Y3_N0
\RAM|ram[780][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[780][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[780][5]~feeder_combout\);

-- Location: FF_X12_Y3_N2
\RAM|ram[780][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[780][5]~feeder_combout\,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][5]~q\);

-- Location: MLABCELL_X9_Y3_N6
\processador|arquitetura|muxInstRAM|saida_MUX[5]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[780][5]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[796][5]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[781][5]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[797][5]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[796][5]~q\,
	datab => \RAM|ALT_INV_ram[797][5]~q\,
	datac => \RAM|ALT_INV_ram[781][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[780][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\);

-- Location: LABCELL_X12_Y3_N15
\RAM|ram[782][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[782][5]~feeder_combout\);

-- Location: FF_X12_Y3_N17
\RAM|ram[782][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][5]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][5]~q\);

-- Location: MLABCELL_X9_Y3_N42
\processador|arquitetura|muxInstRAM|saida_MUX[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\ & ((\RAM|ram[782][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\ & (\RAM|ram[798][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\ & ((\RAM|ram[783][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~316_combout\ & (\RAM|ram[799][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[798][5]~q\,
	datab => \RAM|ALT_INV_ram[799][5]~q\,
	datac => \RAM|ALT_INV_ram[783][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~316_combout\,
	datag => \RAM|ALT_INV_ram[782][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\);

-- Location: MLABCELL_X9_Y5_N57
\processador|arquitetura|muxInstRAM|saida_MUX[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((!\processador|fetch|ROM|memROM~17_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\)) # 
-- (\processador|fetch|ROM|memROM~17_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\)) # 
-- (\processador|fetch|ROM|memROM~17_combout\))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((!\processador|fetch|ROM|memROM~17_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~17_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~29_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~25_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[5]~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~21_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~25_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~17_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~29_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\);

-- Location: FF_X4_Y7_N56
\RAM|ram[831][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][5]~q\);

-- Location: FF_X4_Y7_N8
\RAM|ram[830][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][5]~q\);

-- Location: FF_X4_Y7_N2
\RAM|ram[815][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][5]~q\);

-- Location: FF_X4_Y6_N46
\RAM|ram[828][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][5]~q\);

-- Location: FF_X5_Y6_N8
\RAM|ram[829][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][5]~q\);

-- Location: FF_X4_Y6_N28
\RAM|ram[813][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][5]~q\);

-- Location: LABCELL_X5_Y8_N39
\RAM|ram[812][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[812][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[812][5]~feeder_combout\);

-- Location: FF_X5_Y8_N40
\RAM|ram[812][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[812][5]~feeder_combout\,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][5]~q\);

-- Location: LABCELL_X5_Y6_N15
\processador|arquitetura|muxInstRAM|saida_MUX[5]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[812][5]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[828][5]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[813][5]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[829][5]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[828][5]~q\,
	datab => \RAM|ALT_INV_ram[829][5]~q\,
	datac => \RAM|ALT_INV_ram[813][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[812][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\);

-- Location: LABCELL_X2_Y7_N3
\RAM|ram[814][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[814][5]~feeder_combout\);

-- Location: FF_X2_Y7_N4
\RAM|ram[814][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][5]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][5]~q\);

-- Location: MLABCELL_X4_Y7_N12
\processador|arquitetura|muxInstRAM|saida_MUX[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\ & ((\RAM|ram[814][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\ & (\RAM|ram[830][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\ & ((\RAM|ram[815][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~300_combout\ & (\RAM|ram[831][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[831][5]~q\,
	datab => \RAM|ALT_INV_ram[830][5]~q\,
	datac => \RAM|ALT_INV_ram[815][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~300_combout\,
	datag => \RAM|ALT_INV_ram[814][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\);

-- Location: FF_X10_Y7_N37
\RAM|ram[826][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][5]~q\);

-- Location: LABCELL_X10_Y7_N33
\RAM|ram[811][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[811][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[811][5]~feeder_combout\);

-- Location: FF_X10_Y7_N35
\RAM|ram[811][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[811][5]~feeder_combout\,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][5]~q\);

-- Location: FF_X10_Y7_N1
\RAM|ram[827][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][5]~q\);

-- Location: FF_X5_Y7_N31
\RAM|ram[825][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][5]~q\);

-- Location: FF_X5_Y7_N17
\RAM|ram[824][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][5]~q\);

-- Location: LABCELL_X5_Y5_N18
\RAM|ram[809][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[809][5]~feeder_combout\ = \processador|arquitetura|memReg|registrador~96_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[809][5]~feeder_combout\);

-- Location: FF_X5_Y5_N19
\RAM|ram[809][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[809][5]~feeder_combout\,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][5]~q\);

-- Location: LABCELL_X5_Y3_N39
\RAM|ram[808][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[808][5]~feeder_combout\);

-- Location: FF_X5_Y3_N40
\RAM|ram[808][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][5]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][5]~q\);

-- Location: LABCELL_X5_Y7_N36
\processador|arquitetura|muxInstRAM|saida_MUX[5]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[808][5]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[824][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[809][5]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[825][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[825][5]~q\,
	datab => \RAM|ALT_INV_ram[824][5]~q\,
	datac => \RAM|ALT_INV_ram[809][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[808][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\);

-- Location: FF_X6_Y5_N47
\RAM|ram[810][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][5]~q\);

-- Location: LABCELL_X10_Y7_N0
\processador|arquitetura|muxInstRAM|saida_MUX[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\ & ((\RAM|ram[810][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\ & (\RAM|ram[826][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\ & (\RAM|ram[811][5]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~296_combout\ & ((\RAM|ram[827][5]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[826][5]~q\,
	datac => \RAM|ALT_INV_ram[811][5]~q\,
	datad => \RAM|ALT_INV_ram[827][5]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~296_combout\,
	datag => \RAM|ALT_INV_ram[810][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\);

-- Location: FF_X4_Y8_N41
\RAM|ram[822][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][5]~q\);

-- Location: FF_X4_Y8_N8
\RAM|ram[823][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][5]~q\);

-- Location: MLABCELL_X4_Y8_N27
\RAM|ram[807][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[807][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[807][5]~feeder_combout\);

-- Location: FF_X4_Y8_N29
\RAM|ram[807][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[807][5]~feeder_combout\,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][5]~q\);

-- Location: FF_X5_Y8_N20
\RAM|ram[821][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][5]~q\);

-- Location: FF_X5_Y4_N11
\RAM|ram[820][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][5]~q\);

-- Location: LABCELL_X5_Y4_N48
\RAM|ram[805][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[805][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[805][5]~feeder_combout\);

-- Location: FF_X5_Y4_N49
\RAM|ram[805][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[805][5]~feeder_combout\,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][5]~q\);

-- Location: LABCELL_X2_Y8_N51
\RAM|ram[804][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[804][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[804][5]~feeder_combout\);

-- Location: FF_X2_Y8_N52
\RAM|ram[804][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[804][5]~feeder_combout\,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][5]~q\);

-- Location: LABCELL_X5_Y8_N18
\processador|arquitetura|muxInstRAM|saida_MUX[5]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[804][5]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[820][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[805][5]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[821][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[821][5]~q\,
	datab => \RAM|ALT_INV_ram[820][5]~q\,
	datac => \RAM|ALT_INV_ram[805][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[804][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\);

-- Location: FF_X4_Y5_N38
\RAM|ram[806][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][5]~q\);

-- Location: MLABCELL_X4_Y8_N6
\processador|arquitetura|muxInstRAM|saida_MUX[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\ & ((\RAM|ram[806][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\ & (\RAM|ram[822][5]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\ & ((\RAM|ram[807][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~292_combout\ & (\RAM|ram[823][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[822][5]~q\,
	datab => \RAM|ALT_INV_ram[823][5]~q\,
	datac => \RAM|ALT_INV_ram[807][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~292_combout\,
	datag => \RAM|ALT_INV_ram[806][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\);

-- Location: FF_X7_Y9_N44
\RAM|ram[819][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][5]~q\);

-- Location: LABCELL_X7_Y9_N3
\RAM|ram[803][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[803][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[803][5]~feeder_combout\);

-- Location: FF_X7_Y9_N5
\RAM|ram[803][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[803][5]~feeder_combout\,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][5]~q\);

-- Location: LABCELL_X7_Y9_N9
\RAM|ram[818][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[818][5]~feeder_combout\);

-- Location: FF_X7_Y9_N11
\RAM|ram[818][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][5]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][5]~q\);

-- Location: FF_X6_Y7_N10
\RAM|ram[816][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][5]~q\);

-- Location: FF_X6_Y7_N44
\RAM|ram[817][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][5]~q\);

-- Location: FF_X6_Y7_N35
\RAM|ram[801][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~96_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][5]~q\);

-- Location: LABCELL_X5_Y9_N45
\RAM|ram[800][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[800][5]~feeder_combout\);

-- Location: FF_X5_Y9_N46
\RAM|ram[800][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][5]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][5]~q\);

-- Location: LABCELL_X6_Y7_N18
\processador|arquitetura|muxInstRAM|saida_MUX[5]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[800][5]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[816][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[801][5]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[817][5]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[816][5]~q\,
	datab => \RAM|ALT_INV_ram[817][5]~q\,
	datac => \RAM|ALT_INV_ram[801][5]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[800][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\);

-- Location: LABCELL_X5_Y9_N9
\RAM|ram[802][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][5]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	combout => \RAM|ram[802][5]~feeder_combout\);

-- Location: FF_X5_Y9_N10
\RAM|ram[802][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][5]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][5]~q\);

-- Location: LABCELL_X7_Y9_N42
\processador|arquitetura|muxInstRAM|saida_MUX[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\ & (\RAM|ram[802][5]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\ & ((\RAM|ram[818][5]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\ & ((\RAM|ram[803][5]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[5]~288_combout\ & (\RAM|ram[819][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[819][5]~q\,
	datac => \RAM|ALT_INV_ram[803][5]~q\,
	datad => \RAM|ALT_INV_ram[818][5]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~288_combout\,
	datag => \RAM|ALT_INV_ram[802][5]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\);

-- Location: LABCELL_X10_Y7_N39
\processador|arquitetura|muxInstRAM|saida_MUX[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\) # 
-- ((!\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\)) # 
-- (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|fetch|ROM|memROM~15_combout\)) # (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~4_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~0_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & 
-- ((!\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[5]~8_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[5]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~12_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~8_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~4_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~0_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\);

-- Location: MLABCELL_X9_Y5_N33
\processador|arquitetura|muxInstRAM|saida_MUX[5]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\ & ( (!\processador|UC|Equal7~1_combout\ & 
-- ((\processador|fetch|ROM|memROM~22_combout\))) # (\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~1_combout\)) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\ & ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\ & ( (\processador|fetch|ROM|memROM~22_combout\ & ((!\processador|UC|Equal7~1_combout\) # (\processador|fetch|ROM|memROM~1_combout\))) ) ) ) # ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~1_combout\ & 
-- \processador|UC|Equal7~1_combout\)) # (\processador|fetch|ROM|memROM~22_combout\ & ((!\processador|UC|Equal7~1_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~33_combout\ & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[5]~16_combout\ & ( (\processador|fetch|ROM|memROM~22_combout\ & !\processador|UC|Equal7~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110011000000001111000000110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|UC|ALT_INV_Equal7~1_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~33_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~16_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\);

-- Location: LABCELL_X10_Y8_N30
\processador|arquitetura|ULA|Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~34_cout\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	cin => GND,
	cout => \processador|arquitetura|ULA|Add0~34_cout\);

-- Location: LABCELL_X10_Y8_N33
\processador|arquitetura|ULA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~5_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~3_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[0]~284_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~76_combout\ ) + ( \processador|arquitetura|ULA|Add0~34_cout\ ))
-- \processador|arquitetura|ULA|Add0~6\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~3_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[0]~284_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~76_combout\ ) + ( \processador|arquitetura|ULA|Add0~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	datac => \processador|UC|ALT_INV_Equal7~1_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~284_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	cin => \processador|arquitetura|ULA|Add0~34_cout\,
	sumout => \processador|arquitetura|ULA|Add0~5_sumout\,
	cout => \processador|arquitetura|ULA|Add0~6\);

-- Location: MLABCELL_X9_Y9_N9
\processador|arquitetura|memReg|registrador~68feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~68feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~68feeder_combout\);

-- Location: FF_X4_Y8_N2
\RAM|ram[823][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][0]~q\);

-- Location: MLABCELL_X4_Y8_N57
\RAM|ram[822][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[822][0]~feeder_combout\ = \processador|arquitetura|memReg|registrador~76_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[822][0]~feeder_combout\);

-- Location: FF_X4_Y8_N59
\RAM|ram[822][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[822][0]~feeder_combout\,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][0]~q\);

-- Location: MLABCELL_X4_Y8_N21
\RAM|ram[807][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[807][0]~feeder_combout\ = \processador|arquitetura|memReg|registrador~76_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[807][0]~feeder_combout\);

-- Location: FF_X4_Y8_N23
\RAM|ram[807][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[807][0]~feeder_combout\,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][0]~q\);

-- Location: FF_X5_Y8_N8
\RAM|ram[821][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][0]~q\);

-- Location: FF_X5_Y4_N13
\RAM|ram[805][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][0]~q\);

-- Location: FF_X5_Y4_N43
\RAM|ram[820][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][0]~q\);

-- Location: FF_X2_Y8_N58
\RAM|ram[804][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][0]~q\);

-- Location: LABCELL_X5_Y8_N6
\processador|arquitetura|muxInstRAM|saida_MUX[0]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[804][0]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[820][0]~q\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[805][0]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))))) # (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[821][0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_ram[821][0]~q\,
	datac => \RAM|ALT_INV_ram[805][0]~q\,
	datad => \RAM|ALT_INV_ram[820][0]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[804][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\);

-- Location: MLABCELL_X4_Y5_N9
\RAM|ram[806][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[806][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[806][0]~feeder_combout\);

-- Location: FF_X4_Y5_N10
\RAM|ram[806][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[806][0]~feeder_combout\,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][0]~q\);

-- Location: MLABCELL_X4_Y8_N0
\processador|arquitetura|muxInstRAM|saida_MUX[0]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\ & ((\RAM|ram[806][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\ & (\RAM|ram[822][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\ & ((\RAM|ram[807][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~324_combout\ & (\RAM|ram[823][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[823][0]~q\,
	datab => \RAM|ALT_INV_ram[822][0]~q\,
	datac => \RAM|ALT_INV_ram[807][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~324_combout\,
	datag => \RAM|ALT_INV_ram[806][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\);

-- Location: LABCELL_X7_Y9_N39
\RAM|ram[818][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[818][0]~feeder_combout\);

-- Location: FF_X7_Y9_N40
\RAM|ram[818][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][0]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][0]~q\);

-- Location: LABCELL_X7_Y9_N21
\RAM|ram[803][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[803][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[803][0]~feeder_combout\);

-- Location: FF_X7_Y9_N22
\RAM|ram[803][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[803][0]~feeder_combout\,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][0]~q\);

-- Location: FF_X9_Y8_N13
\RAM|ram[819][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][0]~q\);

-- Location: FF_X6_Y9_N50
\RAM|ram[817][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][0]~q\);

-- Location: LABCELL_X6_Y9_N45
\RAM|ram[816][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[816][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[816][0]~feeder_combout\);

-- Location: FF_X6_Y9_N47
\RAM|ram[816][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[816][0]~feeder_combout\,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][0]~q\);

-- Location: LABCELL_X6_Y9_N24
\RAM|ram[801][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[801][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[801][0]~feeder_combout\);

-- Location: FF_X6_Y9_N26
\RAM|ram[801][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[801][0]~feeder_combout\,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][0]~q\);

-- Location: LABCELL_X5_Y9_N27
\RAM|ram[800][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[800][0]~feeder_combout\);

-- Location: FF_X5_Y9_N28
\RAM|ram[800][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][0]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][0]~q\);

-- Location: LABCELL_X6_Y9_N48
\processador|arquitetura|muxInstRAM|saida_MUX[0]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[800][0]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[816][0]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[801][0]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[817][0]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[817][0]~q\,
	datab => \RAM|ALT_INV_ram[816][0]~q\,
	datac => \RAM|ALT_INV_ram[801][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[800][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\);

-- Location: LABCELL_X5_Y9_N48
\RAM|ram[802][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[802][0]~feeder_combout\);

-- Location: FF_X5_Y9_N49
\RAM|ram[802][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][0]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][0]~q\);

-- Location: MLABCELL_X9_Y8_N12
\processador|arquitetura|muxInstRAM|saida_MUX[0]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\ & ((\RAM|ram[802][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\ & (\RAM|ram[818][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\ & (\RAM|ram[803][0]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~320_combout\ & ((\RAM|ram[819][0]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[818][0]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[803][0]~q\,
	datad => \RAM|ALT_INV_ram[819][0]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~320_combout\,
	datag => \RAM|ALT_INV_ram[802][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\);

-- Location: FF_X9_Y8_N20
\RAM|ram[831][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][0]~q\);

-- Location: FF_X4_Y7_N38
\RAM|ram[830][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][0]~q\);

-- Location: FF_X4_Y7_N20
\RAM|ram[815][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][0]~q\);

-- Location: FF_X5_Y8_N50
\RAM|ram[829][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][0]~q\);

-- Location: FF_X4_Y6_N31
\RAM|ram[828][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][0]~q\);

-- Location: FF_X4_Y6_N13
\RAM|ram[813][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][0]~q\);

-- Location: FF_X5_Y8_N4
\RAM|ram[812][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][0]~q\);

-- Location: LABCELL_X5_Y8_N48
\processador|arquitetura|muxInstRAM|saida_MUX[0]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[812][0]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[828][0]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[813][0]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[829][0]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[829][0]~q\,
	datab => \RAM|ALT_INV_ram[828][0]~q\,
	datac => \RAM|ALT_INV_ram[813][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[812][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\);

-- Location: FF_X2_Y8_N16
\RAM|ram[814][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][0]~q\);

-- Location: MLABCELL_X9_Y8_N36
\processador|arquitetura|muxInstRAM|saida_MUX[0]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\ & ((\RAM|ram[814][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\ & (\RAM|ram[830][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\ & ((\RAM|ram[815][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~332_combout\ & (\RAM|ram[831][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[831][0]~q\,
	datab => \RAM|ALT_INV_ram[830][0]~q\,
	datac => \RAM|ALT_INV_ram[815][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~332_combout\,
	datag => \RAM|ALT_INV_ram[814][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\);

-- Location: FF_X10_Y7_N16
\RAM|ram[826][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][0]~q\);

-- Location: LABCELL_X10_Y7_N51
\RAM|ram[811][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[811][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[811][0]~feeder_combout\);

-- Location: FF_X10_Y7_N52
\RAM|ram[811][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[811][0]~feeder_combout\,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][0]~q\);

-- Location: FF_X9_Y8_N32
\RAM|ram[827][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][0]~q\);

-- Location: FF_X5_Y5_N26
\RAM|ram[824][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][0]~q\);

-- Location: FF_X5_Y5_N8
\RAM|ram[825][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][0]~q\);

-- Location: FF_X5_Y5_N38
\RAM|ram[809][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][0]~q\);

-- Location: LABCELL_X5_Y3_N54
\RAM|ram[808][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[808][0]~feeder_combout\);

-- Location: FF_X5_Y3_N55
\RAM|ram[808][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][0]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][0]~q\);

-- Location: LABCELL_X5_Y5_N12
\processador|arquitetura|muxInstRAM|saida_MUX[0]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[808][0]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[824][0]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[809][0]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[825][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[824][0]~q\,
	datab => \RAM|ALT_INV_ram[825][0]~q\,
	datac => \RAM|ALT_INV_ram[809][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[808][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\);

-- Location: FF_X6_Y5_N26
\RAM|ram[810][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][0]~q\);

-- Location: MLABCELL_X9_Y8_N30
\processador|arquitetura|muxInstRAM|saida_MUX[0]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\ & ((\RAM|ram[810][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\ & (\RAM|ram[826][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\ & (\RAM|ram[811][0]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~328_combout\ & ((\RAM|ram[827][0]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[826][0]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[811][0]~q\,
	datad => \RAM|ALT_INV_ram[827][0]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~328_combout\,
	datag => \RAM|ALT_INV_ram[810][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\);

-- Location: MLABCELL_X9_Y8_N54
\processador|arquitetura|muxInstRAM|saida_MUX[0]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\ & ( ((!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\))) # (\processador|fetch|ROM|memROM~17_combout\) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & 
-- (((!\processador|fetch|ROM|memROM~15_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((!\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\)))) # 
-- (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|fetch|ROM|memROM~15_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~47_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~43_combout\ & ( 
-- (!\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[0]~35_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~39_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~35_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~47_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~43_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\);

-- Location: MLABCELL_X9_Y8_N24
\processador|arquitetura|muxInstRAM|saida_MUX[0]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ = ( \processador|fetch|ROM|memROM~3_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ & ( (!\processador|UC|Equal7~1_combout\) # 
-- ((\processador|fetch|ROM|memROM~1_combout\ & ((!\processador|fetch|ROM|memROM~22_combout\) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\)))) ) ) ) # ( !\processador|fetch|ROM|memROM~3_combout\ & ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & (\processador|UC|Equal7~1_combout\ & ((!\processador|fetch|ROM|memROM~22_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\)))) ) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ & ( (!\processador|UC|Equal7~1_combout\) # 
-- ((\processador|fetch|ROM|memROM~1_combout\ & (\processador|fetch|ROM|memROM~22_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\))) ) ) ) # ( !\processador|fetch|ROM|memROM~3_combout\ & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & (\processador|fetch|ROM|memROM~22_combout\ & (\processador|UC|Equal7~1_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111100001111000100000100000001011111010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|UC|ALT_INV_Equal7~1_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~51_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~68_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\);

-- Location: MLABCELL_X9_Y8_N48
\processador|arquitetura|ULA|saida[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[0]~15_combout\ = ( \processador|UC|operacao\(1) & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( (\processador|UC|operacao\(0)) # (\processador|arquitetura|memReg|registrador~76_combout\) ) ) ) # ( 
-- !\processador|UC|operacao\(1) & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( !\processador|UC|operacao\(2) $ (!\processador|arquitetura|memReg|registrador~76_combout\) ) ) ) # ( \processador|UC|operacao\(1) & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( (\processador|arquitetura|memReg|registrador~76_combout\ & (!\processador|UC|operacao\(2) $ (\processador|UC|operacao\(0)))) ) ) ) # ( !\processador|UC|operacao\(1) & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( !\processador|arquitetura|memReg|registrador~76_combout\ $ (((!\processador|UC|operacao\(2)) # (!\processador|UC|operacao\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011000000001100111100001111000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|UC|ALT_INV_operacao\(2),
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	datad => \processador|UC|ALT_INV_operacao\(0),
	datae => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~69_combout\,
	combout => \processador|arquitetura|ULA|saida[0]~15_combout\);

-- Location: FF_X9_Y9_N10
\processador|arquitetura|memReg|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~68feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~68_q\);

-- Location: MLABCELL_X9_Y9_N3
\processador|arquitetura|memReg|registrador~52feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~52feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~52feeder_combout\);

-- Location: FF_X9_Y9_N5
\processador|arquitetura|memReg|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~52feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~52_q\);

-- Location: MLABCELL_X13_Y8_N21
\processador|arquitetura|memReg|registrador~60feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~60feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~60feeder_combout\);

-- Location: FF_X13_Y8_N22
\processador|arquitetura|memReg|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~60feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~60_q\);

-- Location: LABCELL_X10_Y9_N54
\processador|arquitetura|memReg|registrador~36feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~36feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~36feeder_combout\);

-- Location: FF_X10_Y9_N55
\processador|arquitetura|memReg|registrador~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~36feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~36_q\);

-- Location: LABCELL_X10_Y9_N3
\processador|arquitetura|memReg|registrador~20feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~20feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~20feeder_combout\);

-- Location: FF_X10_Y9_N4
\processador|arquitetura|memReg|registrador~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~20feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~20_q\);

-- Location: LABCELL_X12_Y8_N57
\processador|arquitetura|memReg|registrador~28feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~28feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~28feeder_combout\);

-- Location: FF_X12_Y8_N59
\processador|arquitetura|memReg|registrador~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~28feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~28_q\);

-- Location: LABCELL_X10_Y9_N12
\processador|arquitetura|memReg|registrador~12feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~12feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~12feeder_combout\);

-- Location: FF_X10_Y9_N14
\processador|arquitetura|memReg|registrador~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~12feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~12_q\);

-- Location: MLABCELL_X9_Y3_N24
\processador|arquitetura|memReg|registrador~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~108_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~12_q\ & 
-- !\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\)) # (\processador|arquitetura|memReg|registrador~20_q\)))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~28_q\ & !\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\)) # 
-- (\processador|arquitetura|memReg|registrador~36_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~36_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~20_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~28_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~12_q\,
	combout => \processador|arquitetura|memReg|registrador~108_combout\);

-- Location: MLABCELL_X9_Y9_N51
\processador|arquitetura|memReg|registrador~44feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~44feeder_combout\ = ( \processador|arquitetura|ULA|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	combout => \processador|arquitetura|memReg|registrador~44feeder_combout\);

-- Location: FF_X9_Y9_N53
\processador|arquitetura|memReg|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~44feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[0]~15_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~44_q\);

-- Location: MLABCELL_X9_Y3_N36
\processador|arquitetura|memReg|registrador~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~76_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~108_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~108_combout\ & ((\processador|arquitetura|memReg|registrador~44_q\))) # (\processador|arquitetura|memReg|registrador~108_combout\ & 
-- (\processador|arquitetura|memReg|registrador~52_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~108_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~108_combout\ & ((\processador|arquitetura|memReg|registrador~60_q\))) # (\processador|arquitetura|memReg|registrador~108_combout\ & 
-- (\processador|arquitetura|memReg|registrador~68_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~68_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~52_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~60_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~108_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~44_q\,
	combout => \processador|arquitetura|memReg|registrador~76_combout\);

-- Location: FF_X7_Y4_N56
\RAM|ram[791][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][0]~q\);

-- Location: LABCELL_X7_Y5_N9
\RAM|ram[790][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[790][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[790][0]~feeder_combout\);

-- Location: FF_X7_Y5_N10
\RAM|ram[790][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[790][0]~feeder_combout\,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][0]~q\);

-- Location: FF_X10_Y5_N4
\RAM|ram[775][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][0]~q\);

-- Location: LABCELL_X7_Y4_N18
\RAM|ram[788][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[788][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[788][0]~feeder_combout\);

-- Location: FF_X7_Y4_N20
\RAM|ram[788][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[788][0]~feeder_combout\,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][0]~q\);

-- Location: FF_X7_Y4_N43
\RAM|ram[789][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][0]~q\);

-- Location: LABCELL_X14_Y4_N48
\RAM|ram[773][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[773][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[773][0]~feeder_combout\);

-- Location: FF_X14_Y4_N50
\RAM|ram[773][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[773][0]~feeder_combout\,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][0]~q\);

-- Location: FF_X13_Y4_N29
\RAM|ram[772][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][0]~q\);

-- Location: LABCELL_X7_Y4_N42
\processador|arquitetura|muxInstRAM|saida_MUX[0]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[772][0]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[788][0]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[773][0]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[789][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[788][0]~q\,
	datab => \RAM|ALT_INV_ram[789][0]~q\,
	datac => \RAM|ALT_INV_ram[773][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[772][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\);

-- Location: FF_X10_Y2_N11
\RAM|ram[774][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][0]~q\);

-- Location: LABCELL_X7_Y4_N54
\processador|arquitetura|muxInstRAM|saida_MUX[0]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\ & ((\RAM|ram[774][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\ & (\RAM|ram[790][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\ & ((\RAM|ram[775][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~340_combout\ & (\RAM|ram[791][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[791][0]~q\,
	datab => \RAM|ALT_INV_ram[790][0]~q\,
	datac => \RAM|ALT_INV_ram[775][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~340_combout\,
	datag => \RAM|ALT_INV_ram[774][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\);

-- Location: MLABCELL_X13_Y5_N33
\RAM|ram[794][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[794][0]~feeder_combout\);

-- Location: FF_X13_Y5_N34
\RAM|ram[794][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][0]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][0]~q\);

-- Location: LABCELL_X6_Y3_N18
\RAM|ram[779][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[779][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[779][0]~feeder_combout\);

-- Location: FF_X6_Y3_N19
\RAM|ram[779][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[779][0]~feeder_combout\,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][0]~q\);

-- Location: FF_X10_Y4_N1
\RAM|ram[795][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][0]~q\);

-- Location: FF_X10_Y4_N56
\RAM|ram[793][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][0]~q\);

-- Location: FF_X10_Y4_N47
\RAM|ram[792][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][0]~q\);

-- Location: FF_X12_Y7_N38
\RAM|ram[777][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][0]~q\);

-- Location: LABCELL_X12_Y7_N24
\RAM|ram[776][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[776][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[776][0]~feeder_combout\);

-- Location: FF_X12_Y7_N26
\RAM|ram[776][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[776][0]~feeder_combout\,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][0]~q\);

-- Location: LABCELL_X10_Y4_N6
\processador|arquitetura|muxInstRAM|saida_MUX[0]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[776][0]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[792][0]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[777][0]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[793][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[793][0]~q\,
	datab => \RAM|ALT_INV_ram[792][0]~q\,
	datac => \RAM|ALT_INV_ram[777][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[776][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\);

-- Location: LABCELL_X6_Y3_N48
\RAM|ram[778][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[778][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[778][0]~feeder_combout\);

-- Location: FF_X6_Y3_N50
\RAM|ram[778][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[778][0]~feeder_combout\,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][0]~q\);

-- Location: LABCELL_X10_Y4_N0
\processador|arquitetura|muxInstRAM|saida_MUX[0]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\ & ((\RAM|ram[778][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\ & (\RAM|ram[794][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\ & (\RAM|ram[779][0]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~344_combout\ & ((\RAM|ram[795][0]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[794][0]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[779][0]~q\,
	datad => \RAM|ALT_INV_ram[795][0]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~344_combout\,
	datag => \RAM|ALT_INV_ram[778][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\);

-- Location: FF_X6_Y4_N50
\RAM|ram[787][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][0]~q\);

-- Location: FF_X10_Y5_N49
\RAM|ram[771][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][0]~q\);

-- Location: LABCELL_X10_Y3_N12
\RAM|ram[786][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[786][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[786][0]~feeder_combout\);

-- Location: FF_X10_Y3_N13
\RAM|ram[786][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[786][0]~feeder_combout\,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][0]~q\);

-- Location: FF_X6_Y4_N56
\RAM|ram[784][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][0]~q\);

-- Location: FF_X6_Y4_N17
\RAM|ram[785][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][0]~q\);

-- Location: LABCELL_X7_Y2_N57
\RAM|ram[769][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[769][0]~feeder_combout\);

-- Location: FF_X7_Y2_N58
\RAM|ram[769][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][0]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][0]~q\);

-- Location: LABCELL_X7_Y2_N39
\RAM|ram[768][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[768][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[768][0]~feeder_combout\);

-- Location: FF_X7_Y2_N40
\RAM|ram[768][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[768][0]~feeder_combout\,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][0]~q\);

-- Location: LABCELL_X6_Y4_N30
\processador|arquitetura|muxInstRAM|saida_MUX[0]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[768][0]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[784][0]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[769][0]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[785][0]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[784][0]~q\,
	datab => \RAM|ALT_INV_ram[785][0]~q\,
	datac => \RAM|ALT_INV_ram[769][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[768][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\);

-- Location: LABCELL_X7_Y2_N9
\RAM|ram[770][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[770][0]~feeder_combout\);

-- Location: FF_X7_Y2_N10
\RAM|ram[770][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][0]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][0]~q\);

-- Location: LABCELL_X6_Y4_N48
\processador|arquitetura|muxInstRAM|saida_MUX[0]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\ & (\RAM|ram[770][0]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\ & ((\RAM|ram[786][0]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\ & ((\RAM|ram[771][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~336_combout\ & (\RAM|ram[787][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[787][0]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[771][0]~q\,
	datad => \RAM|ALT_INV_ram[786][0]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~336_combout\,
	datag => \RAM|ALT_INV_ram[770][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\);

-- Location: FF_X9_Y4_N20
\RAM|ram[799][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][0]~q\);

-- Location: MLABCELL_X13_Y5_N42
\RAM|ram[798][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[798][0]~feeder_combout\);

-- Location: FF_X13_Y5_N43
\RAM|ram[798][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][0]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][0]~q\);

-- Location: LABCELL_X12_Y4_N48
\RAM|ram[783][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[783][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[783][0]~feeder_combout\);

-- Location: FF_X12_Y4_N49
\RAM|ram[783][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[783][0]~feeder_combout\,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][0]~q\);

-- Location: FF_X9_Y4_N46
\RAM|ram[796][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][0]~q\);

-- Location: FF_X9_Y3_N14
\RAM|ram[797][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][0]~q\);

-- Location: FF_X9_Y3_N5
\RAM|ram[781][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~76_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][0]~q\);

-- Location: MLABCELL_X9_Y2_N39
\RAM|ram[780][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[780][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[780][0]~feeder_combout\);

-- Location: FF_X9_Y2_N40
\RAM|ram[780][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[780][0]~feeder_combout\,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][0]~q\);

-- Location: MLABCELL_X9_Y3_N18
\processador|arquitetura|muxInstRAM|saida_MUX[0]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[780][0]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[796][0]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[781][0]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[797][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[796][0]~q\,
	datab => \RAM|ALT_INV_ram[797][0]~q\,
	datac => \RAM|ALT_INV_ram[781][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[780][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\);

-- Location: LABCELL_X12_Y4_N24
\RAM|ram[782][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][0]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~76_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	combout => \RAM|ram[782][0]~feeder_combout\);

-- Location: FF_X12_Y4_N26
\RAM|ram[782][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][0]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][0]~q\);

-- Location: MLABCELL_X9_Y4_N18
\processador|arquitetura|muxInstRAM|saida_MUX[0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\ & ((\RAM|ram[782][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\ & (\RAM|ram[798][0]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\ & ((\RAM|ram[783][0]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~348_combout\ & (\RAM|ram[799][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[799][0]~q\,
	datab => \RAM|ALT_INV_ram[798][0]~q\,
	datac => \RAM|ALT_INV_ram[783][0]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~348_combout\,
	datag => \RAM|ALT_INV_ram[782][0]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\);

-- Location: LABCELL_X10_Y4_N30
\processador|arquitetura|muxInstRAM|saida_MUX[0]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (((!\processador|fetch|ROM|memROM~15_combout\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|fetch|ROM|memROM~15_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\ & ((\processador|fetch|ROM|memROM~15_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|fetch|ROM|memROM~15_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (((!\processador|fetch|ROM|memROM~15_combout\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~52_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~64_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~56_combout\ & ((\processador|fetch|ROM|memROM~15_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[0]~60_combout\ & 
-- !\processador|fetch|ROM|memROM~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~56_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~60_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~52_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~64_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\);

-- Location: LABCELL_X10_Y8_N12
\processador|arquitetura|muxInstRAM|saida_MUX[0]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[0]~284_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & ((\processador|fetch|ROM|memROM~22_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\))) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[0]~51_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[0]~68_combout\ & 
-- !\processador|fetch|ROM|memROM~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~68_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~51_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[0]~284_combout\);

-- Location: LABCELL_X10_Y8_N36
\processador|arquitetura|ULA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~9_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~13_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[1]~285_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~80_combout\ ) + ( \processador|arquitetura|ULA|Add0~6\ ))
-- \processador|arquitetura|ULA|Add0~10\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~13_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[1]~285_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~80_combout\ ) + ( \processador|arquitetura|ULA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010011010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datab => \processador|UC|ALT_INV_Equal7~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~285_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	cin => \processador|arquitetura|ULA|Add0~6\,
	sumout => \processador|arquitetura|ULA|Add0~9_sumout\,
	cout => \processador|arquitetura|ULA|Add0~10\);

-- Location: MLABCELL_X9_Y9_N18
\processador|arquitetura|memReg|registrador~53feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~53feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~53feeder_combout\);

-- Location: LABCELL_X2_Y7_N21
\RAM|ram[826][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[826][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[826][1]~feeder_combout\);

-- Location: FF_X2_Y7_N22
\RAM|ram[826][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[826][1]~feeder_combout\,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][1]~q\);

-- Location: MLABCELL_X9_Y7_N42
\RAM|ram[827][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[827][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[827][1]~feeder_combout\);

-- Location: FF_X9_Y7_N43
\RAM|ram[827][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[827][1]~feeder_combout\,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][1]~q\);

-- Location: MLABCELL_X13_Y4_N48
\RAM|ram[811][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[811][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[811][1]~feeder_combout\);

-- Location: FF_X13_Y4_N49
\RAM|ram[811][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[811][1]~feeder_combout\,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][1]~q\);

-- Location: FF_X5_Y7_N53
\RAM|ram[825][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][1]~q\);

-- Location: FF_X5_Y7_N14
\RAM|ram[824][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][1]~q\);

-- Location: FF_X5_Y7_N7
\RAM|ram[809][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][1]~q\);

-- Location: FF_X5_Y3_N16
\RAM|ram[808][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][1]~q\);

-- Location: LABCELL_X5_Y7_N42
\processador|arquitetura|muxInstRAM|saida_MUX[1]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[808][1]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[824][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[809][1]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[825][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[825][1]~q\,
	datab => \RAM|ALT_INV_ram[824][1]~q\,
	datac => \RAM|ALT_INV_ram[809][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[808][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\);

-- Location: FF_X5_Y3_N52
\RAM|ram[810][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][1]~q\);

-- Location: MLABCELL_X9_Y7_N48
\processador|arquitetura|muxInstRAM|saida_MUX[1]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\ & ((\RAM|ram[810][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\ & (\RAM|ram[826][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\ & ((\RAM|ram[811][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~360_combout\ & (\RAM|ram[827][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[826][1]~q\,
	datab => \RAM|ALT_INV_ram[827][1]~q\,
	datac => \RAM|ALT_INV_ram[811][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~360_combout\,
	datag => \RAM|ALT_INV_ram[810][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\);

-- Location: MLABCELL_X4_Y8_N48
\RAM|ram[822][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[822][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[822][1]~feeder_combout\);

-- Location: FF_X4_Y8_N49
\RAM|ram[822][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[822][1]~feeder_combout\,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][1]~q\);

-- Location: MLABCELL_X4_Y8_N30
\RAM|ram[807][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[807][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[807][1]~feeder_combout\);

-- Location: FF_X4_Y8_N31
\RAM|ram[807][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[807][1]~feeder_combout\,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][1]~q\);

-- Location: FF_X9_Y7_N56
\RAM|ram[823][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][1]~q\);

-- Location: LABCELL_X5_Y4_N18
\RAM|ram[820][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[820][1]~feeder_combout\ = \processador|arquitetura|memReg|registrador~80_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[820][1]~feeder_combout\);

-- Location: FF_X5_Y4_N20
\RAM|ram[820][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[820][1]~feeder_combout\,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][1]~q\);

-- Location: FF_X5_Y4_N56
\RAM|ram[805][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][1]~q\);

-- Location: FF_X5_Y4_N2
\RAM|ram[821][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][1]~q\);

-- Location: LABCELL_X2_Y7_N57
\RAM|ram[804][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[804][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[804][1]~feeder_combout\);

-- Location: FF_X2_Y7_N58
\RAM|ram[804][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[804][1]~feeder_combout\,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][1]~q\);

-- Location: LABCELL_X5_Y7_N0
\processador|arquitetura|muxInstRAM|saida_MUX[1]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[804][1]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[820][1]~q\))))) # (\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- (!\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[805][1]~q\)) # (\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[821][1]~q\)))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[820][1]~q\,
	datac => \RAM|ALT_INV_ram[805][1]~q\,
	datad => \RAM|ALT_INV_ram[821][1]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[804][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\);

-- Location: FF_X4_Y5_N49
\RAM|ram[806][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][1]~q\);

-- Location: MLABCELL_X9_Y7_N54
\processador|arquitetura|muxInstRAM|saida_MUX[1]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\ & ((\RAM|ram[806][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\ & (\RAM|ram[822][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\ & (\RAM|ram[807][1]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~356_combout\ & ((\RAM|ram[823][1]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[822][1]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[807][1]~q\,
	datad => \RAM|ALT_INV_ram[823][1]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~356_combout\,
	datag => \RAM|ALT_INV_ram[806][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\);

-- Location: LABCELL_X2_Y5_N39
\RAM|ram[818][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[818][1]~feeder_combout\);

-- Location: FF_X2_Y5_N40
\RAM|ram[818][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][1]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][1]~q\);

-- Location: FF_X9_Y7_N37
\RAM|ram[819][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][1]~q\);

-- Location: FF_X7_Y9_N19
\RAM|ram[803][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][1]~q\);

-- Location: LABCELL_X6_Y9_N18
\RAM|ram[816][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[816][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[816][1]~feeder_combout\);

-- Location: FF_X6_Y9_N20
\RAM|ram[816][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[816][1]~feeder_combout\,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][1]~q\);

-- Location: FF_X6_Y9_N8
\RAM|ram[817][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][1]~q\);

-- Location: FF_X6_Y9_N38
\RAM|ram[801][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][1]~q\);

-- Location: LABCELL_X5_Y9_N33
\RAM|ram[800][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[800][1]~feeder_combout\);

-- Location: FF_X5_Y9_N34
\RAM|ram[800][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][1]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][1]~q\);

-- Location: LABCELL_X6_Y9_N6
\processador|arquitetura|muxInstRAM|saida_MUX[1]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[800][1]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[816][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[801][1]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[817][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[816][1]~q\,
	datab => \RAM|ALT_INV_ram[817][1]~q\,
	datac => \RAM|ALT_INV_ram[801][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[800][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\);

-- Location: LABCELL_X5_Y9_N18
\RAM|ram[802][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[802][1]~feeder_combout\);

-- Location: FF_X5_Y9_N19
\RAM|ram[802][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][1]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][1]~q\);

-- Location: MLABCELL_X9_Y7_N36
\processador|arquitetura|muxInstRAM|saida_MUX[1]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\ & ((\RAM|ram[802][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\ & (\RAM|ram[818][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\ & ((\RAM|ram[803][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~352_combout\ & (\RAM|ram[819][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[818][1]~q\,
	datab => \RAM|ALT_INV_ram[819][1]~q\,
	datac => \RAM|ALT_INV_ram[803][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~352_combout\,
	datag => \RAM|ALT_INV_ram[802][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\);

-- Location: FF_X7_Y8_N58
\RAM|ram[830][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][1]~q\);

-- Location: LABCELL_X7_Y8_N39
\RAM|ram[815][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[815][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[815][1]~feeder_combout\);

-- Location: FF_X7_Y8_N40
\RAM|ram[815][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[815][1]~feeder_combout\,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][1]~q\);

-- Location: FF_X7_Y8_N32
\RAM|ram[831][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][1]~q\);

-- Location: FF_X5_Y8_N56
\RAM|ram[829][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][1]~q\);

-- Location: FF_X4_Y6_N4
\RAM|ram[828][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][1]~q\);

-- Location: FF_X4_Y6_N55
\RAM|ram[813][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][1]~q\);

-- Location: LABCELL_X5_Y8_N36
\RAM|ram[812][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[812][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[812][1]~feeder_combout\);

-- Location: FF_X5_Y8_N38
\RAM|ram[812][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[812][1]~feeder_combout\,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][1]~q\);

-- Location: LABCELL_X5_Y8_N54
\processador|arquitetura|muxInstRAM|saida_MUX[1]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[812][1]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[828][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[813][1]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[829][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[829][1]~q\,
	datab => \RAM|ALT_INV_ram[828][1]~q\,
	datac => \RAM|ALT_INV_ram[813][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[812][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\);

-- Location: LABCELL_X2_Y8_N30
\RAM|ram[814][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[814][1]~feeder_combout\);

-- Location: FF_X2_Y8_N31
\RAM|ram[814][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][1]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][1]~q\);

-- Location: LABCELL_X7_Y8_N30
\processador|arquitetura|muxInstRAM|saida_MUX[1]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\ & ((\RAM|ram[814][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\ & (\RAM|ram[830][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\ & (\RAM|ram[815][1]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~364_combout\ & ((\RAM|ram[831][1]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[830][1]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[815][1]~q\,
	datad => \RAM|ALT_INV_ram[831][1]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~364_combout\,
	datag => \RAM|ALT_INV_ram[814][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\);

-- Location: MLABCELL_X9_Y7_N0
\processador|arquitetura|muxInstRAM|saida_MUX[1]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (((!\processador|fetch|ROM|memROM~17_combout\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|fetch|ROM|memROM~17_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\ & ((\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|fetch|ROM|memROM~17_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (((!\processador|fetch|ROM|memROM~17_combout\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\ & 
-- !\processador|fetch|ROM|memROM~17_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~70_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~82_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~78_combout\ & ((\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~74_combout\ & 
-- !\processador|fetch|ROM|memROM~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~78_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~74_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~70_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~82_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\);

-- Location: MLABCELL_X9_Y7_N12
\processador|arquitetura|muxInstRAM|saida_MUX[1]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ & ( \processador|fetch|ROM|memROM~13_combout\ & ( (!\processador|UC|Equal7~1_combout\) # 
-- ((\processador|fetch|ROM|memROM~1_combout\ & ((\processador|fetch|ROM|memROM~22_combout\) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ & ( 
-- \processador|fetch|ROM|memROM~13_combout\ & ( (!\processador|UC|Equal7~1_combout\) # ((\processador|fetch|ROM|memROM~1_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\ & !\processador|fetch|ROM|memROM~22_combout\))) ) ) ) # ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ & ( !\processador|fetch|ROM|memROM~13_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & (\processador|UC|Equal7~1_combout\ & ((\processador|fetch|ROM|memROM~22_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ & ( !\processador|fetch|ROM|memROM~13_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\ & (!\processador|fetch|ROM|memROM~22_combout\ & \processador|UC|Equal7~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001010111111111000100001111111100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~103_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|UC|ALT_INV_Equal7~1_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~86_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\);

-- Location: MLABCELL_X9_Y7_N21
\processador|arquitetura|ULA|saida[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[1]~16_combout\ = ( \processador|UC|operacao\(2) & ( \processador|arquitetura|memReg|registrador~80_combout\ & ( !\processador|UC|operacao\(1) $ (((\processador|UC|operacao\(0)) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\))) ) ) ) # ( !\processador|UC|operacao\(2) & ( \processador|arquitetura|memReg|registrador~80_combout\ & ( ((!\processador|UC|operacao\(1)) # (!\processador|UC|operacao\(0))) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\) ) ) ) # ( \processador|UC|operacao\(2) & ( !\processador|arquitetura|memReg|registrador~80_combout\ & ( (!\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\ & 
-- (!\processador|UC|operacao\(1) & \processador|UC|operacao\(0))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\ & ((!\processador|UC|operacao\(1)) # (\processador|UC|operacao\(0)))) ) ) ) # ( !\processador|UC|operacao\(2) & ( 
-- !\processador|arquitetura|memReg|registrador~80_combout\ & ( (\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\ & (\processador|UC|operacao\(1) & \processador|UC|operacao\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100001111001111111111111100111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~104_combout\,
	datac => \processador|UC|ALT_INV_operacao\(1),
	datad => \processador|UC|ALT_INV_operacao\(0),
	datae => \processador|UC|ALT_INV_operacao\(2),
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \processador|arquitetura|ULA|saida[1]~16_combout\);

-- Location: FF_X9_Y9_N19
\processador|arquitetura|memReg|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~53feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~53_q\);

-- Location: MLABCELL_X13_Y8_N12
\processador|arquitetura|memReg|registrador~61feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~61feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~61feeder_combout\);

-- Location: FF_X13_Y8_N13
\processador|arquitetura|memReg|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~61feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~61_q\);

-- Location: MLABCELL_X9_Y9_N24
\processador|arquitetura|memReg|registrador~69feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~69feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~69feeder_combout\);

-- Location: FF_X9_Y9_N25
\processador|arquitetura|memReg|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~69feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~69_q\);

-- Location: MLABCELL_X13_Y8_N6
\processador|arquitetura|memReg|registrador~21feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~21feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~21feeder_combout\);

-- Location: FF_X13_Y8_N7
\processador|arquitetura|memReg|registrador~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~21feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~21_q\);

-- Location: MLABCELL_X13_Y8_N0
\processador|arquitetura|memReg|registrador~37feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~37feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~37feeder_combout\);

-- Location: FF_X13_Y8_N1
\processador|arquitetura|memReg|registrador~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~37feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~37_q\);

-- Location: LABCELL_X12_Y8_N12
\processador|arquitetura|memReg|registrador~29feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~29feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~29feeder_combout\);

-- Location: FF_X12_Y8_N13
\processador|arquitetura|memReg|registrador~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~29feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~29_q\);

-- Location: LABCELL_X10_Y9_N15
\processador|arquitetura|memReg|registrador~13feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~13feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~13feeder_combout\);

-- Location: FF_X10_Y9_N16
\processador|arquitetura|memReg|registrador~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~13feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~13_q\);

-- Location: LABCELL_X14_Y8_N42
\processador|arquitetura|memReg|registrador~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~112_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|fetch|ROM|memROM~29_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~13_q\))) # (\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~21_q\)))) # (\processador|fetch|ROM|memROM~25_combout\ & (((\processador|fetch|ROM|memROM~29_combout\))))) ) 
-- ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|fetch|ROM|memROM~29_combout\ & ((\processador|arquitetura|memReg|registrador~29_q\))) # (\processador|fetch|ROM|memROM~29_combout\ & 
-- (\processador|arquitetura|memReg|registrador~37_q\)))) # (\processador|fetch|ROM|memROM~25_combout\ & (((\processador|fetch|ROM|memROM~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~21_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~37_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~29_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~13_q\,
	combout => \processador|arquitetura|memReg|registrador~112_combout\);

-- Location: MLABCELL_X9_Y9_N42
\processador|arquitetura|memReg|registrador~45feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~45feeder_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	combout => \processador|arquitetura|memReg|registrador~45feeder_combout\);

-- Location: FF_X9_Y9_N43
\processador|arquitetura|memReg|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~45feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[1]~16_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~45_q\);

-- Location: LABCELL_X14_Y8_N51
\processador|arquitetura|memReg|registrador~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~80_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~112_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~112_combout\ & ((\processador|arquitetura|memReg|registrador~45_q\))) # (\processador|arquitetura|memReg|registrador~112_combout\ & 
-- (\processador|arquitetura|memReg|registrador~53_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~112_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~112_combout\ & (\processador|arquitetura|memReg|registrador~61_q\)) # (\processador|arquitetura|memReg|registrador~112_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~69_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~53_q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~61_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~69_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~112_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~45_q\,
	combout => \processador|arquitetura|memReg|registrador~80_combout\);

-- Location: LABCELL_X7_Y7_N48
\RAM|ram[795][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[795][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[795][1]~feeder_combout\);

-- Location: FF_X7_Y7_N50
\RAM|ram[795][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[795][1]~feeder_combout\,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][1]~q\);

-- Location: FF_X5_Y6_N46
\RAM|ram[794][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][1]~q\);

-- Location: LABCELL_X6_Y3_N30
\RAM|ram[779][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[779][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[779][1]~feeder_combout\);

-- Location: FF_X6_Y3_N31
\RAM|ram[779][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[779][1]~feeder_combout\,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][1]~q\);

-- Location: LABCELL_X7_Y7_N30
\RAM|ram[793][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[793][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[793][1]~feeder_combout\);

-- Location: FF_X7_Y7_N31
\RAM|ram[793][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[793][1]~feeder_combout\,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][1]~q\);

-- Location: LABCELL_X7_Y7_N39
\RAM|ram[792][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[792][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[792][1]~feeder_combout\);

-- Location: FF_X7_Y7_N41
\RAM|ram[792][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[792][1]~feeder_combout\,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][1]~q\);

-- Location: FF_X12_Y7_N1
\RAM|ram[777][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][1]~q\);

-- Location: FF_X12_Y7_N8
\RAM|ram[776][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][1]~q\);

-- Location: LABCELL_X7_Y7_N6
\processador|arquitetura|muxInstRAM|saida_MUX[1]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[776][1]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[792][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[777][1]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[793][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[793][1]~q\,
	datab => \RAM|ALT_INV_ram[792][1]~q\,
	datac => \RAM|ALT_INV_ram[777][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[776][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\);

-- Location: LABCELL_X6_Y3_N12
\RAM|ram[778][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[778][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[778][1]~feeder_combout\);

-- Location: FF_X6_Y3_N13
\RAM|ram[778][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[778][1]~feeder_combout\,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][1]~q\);

-- Location: LABCELL_X7_Y7_N24
\processador|arquitetura|muxInstRAM|saida_MUX[1]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\ & ((\RAM|ram[778][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\ & (\RAM|ram[794][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\ & ((\RAM|ram[779][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~376_combout\ & (\RAM|ram[795][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[795][1]~q\,
	datab => \RAM|ALT_INV_ram[794][1]~q\,
	datac => \RAM|ALT_INV_ram[779][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~376_combout\,
	datag => \RAM|ALT_INV_ram[778][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\);

-- Location: FF_X9_Y4_N56
\RAM|ram[799][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][1]~q\);

-- Location: LABCELL_X12_Y4_N18
\RAM|ram[783][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[783][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[783][1]~feeder_combout\);

-- Location: FF_X12_Y4_N19
\RAM|ram[783][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[783][1]~feeder_combout\,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][1]~q\);

-- Location: MLABCELL_X13_Y5_N12
\RAM|ram[798][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[798][1]~feeder_combout\);

-- Location: FF_X13_Y5_N13
\RAM|ram[798][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][1]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][1]~q\);

-- Location: MLABCELL_X9_Y4_N36
\RAM|ram[796][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[796][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[796][1]~feeder_combout\);

-- Location: FF_X9_Y4_N38
\RAM|ram[796][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[796][1]~feeder_combout\,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][1]~q\);

-- Location: MLABCELL_X13_Y4_N39
\RAM|ram[781][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[781][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[781][1]~feeder_combout\);

-- Location: FF_X13_Y4_N40
\RAM|ram[781][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[781][1]~feeder_combout\,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][1]~q\);

-- Location: FF_X9_Y4_N2
\RAM|ram[797][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][1]~q\);

-- Location: LABCELL_X14_Y4_N9
\RAM|ram[780][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[780][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[780][1]~feeder_combout\);

-- Location: FF_X14_Y4_N10
\RAM|ram[780][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[780][1]~feeder_combout\,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][1]~q\);

-- Location: MLABCELL_X9_Y4_N51
\processador|arquitetura|muxInstRAM|saida_MUX[1]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[780][1]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[796][1]~q\))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[781][1]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[797][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[796][1]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datac => \RAM|ALT_INV_ram[781][1]~q\,
	datad => \RAM|ALT_INV_ram[797][1]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[780][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\);

-- Location: LABCELL_X12_Y4_N12
\RAM|ram[782][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[782][1]~feeder_combout\);

-- Location: FF_X12_Y4_N13
\RAM|ram[782][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][1]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][1]~q\);

-- Location: MLABCELL_X9_Y4_N15
\processador|arquitetura|muxInstRAM|saida_MUX[1]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\ & (\RAM|ram[782][1]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\ & ((\RAM|ram[798][1]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\ & ((\RAM|ram[783][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~380_combout\ & (\RAM|ram[799][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[799][1]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[783][1]~q\,
	datad => \RAM|ALT_INV_ram[798][1]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~380_combout\,
	datag => \RAM|ALT_INV_ram[782][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\);

-- Location: LABCELL_X10_Y3_N30
\RAM|ram[786][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[786][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[786][1]~feeder_combout\);

-- Location: FF_X10_Y3_N31
\RAM|ram[786][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[786][1]~feeder_combout\,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][1]~q\);

-- Location: LABCELL_X10_Y5_N6
\RAM|ram[771][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[771][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[771][1]~feeder_combout\);

-- Location: FF_X10_Y5_N7
\RAM|ram[771][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][1]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][1]~q\);

-- Location: FF_X6_Y4_N44
\RAM|ram[787][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][1]~q\);

-- Location: FF_X6_Y6_N29
\RAM|ram[784][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][1]~q\);

-- Location: FF_X6_Y4_N14
\RAM|ram[785][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][1]~q\);

-- Location: LABCELL_X7_Y2_N12
\RAM|ram[769][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[769][1]~feeder_combout\);

-- Location: FF_X7_Y2_N14
\RAM|ram[769][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][1]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][1]~q\);

-- Location: LABCELL_X7_Y2_N18
\RAM|ram[768][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[768][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[768][1]~feeder_combout\);

-- Location: FF_X7_Y2_N19
\RAM|ram[768][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[768][1]~feeder_combout\,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][1]~q\);

-- Location: LABCELL_X6_Y4_N24
\processador|arquitetura|muxInstRAM|saida_MUX[1]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[768][1]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[784][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[769][1]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[785][1]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[784][1]~q\,
	datab => \RAM|ALT_INV_ram[785][1]~q\,
	datac => \RAM|ALT_INV_ram[769][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[768][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\);

-- Location: LABCELL_X7_Y2_N48
\RAM|ram[770][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[770][1]~feeder_combout\);

-- Location: FF_X7_Y2_N50
\RAM|ram[770][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][1]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][1]~q\);

-- Location: LABCELL_X6_Y4_N42
\processador|arquitetura|muxInstRAM|saida_MUX[1]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\ & ((\RAM|ram[770][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\ & (\RAM|ram[786][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\ & (\RAM|ram[771][1]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~368_combout\ & ((\RAM|ram[787][1]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[786][1]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[771][1]~q\,
	datad => \RAM|ALT_INV_ram[787][1]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~368_combout\,
	datag => \RAM|ALT_INV_ram[770][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\);

-- Location: FF_X7_Y4_N38
\RAM|ram[791][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][1]~q\);

-- Location: FF_X7_Y5_N22
\RAM|ram[790][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][1]~q\);

-- Location: LABCELL_X10_Y5_N36
\RAM|ram[775][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[775][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[775][1]~feeder_combout\);

-- Location: FF_X10_Y5_N37
\RAM|ram[775][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[775][1]~feeder_combout\,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][1]~q\);

-- Location: LABCELL_X7_Y4_N21
\RAM|ram[788][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[788][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[788][1]~feeder_combout\);

-- Location: FF_X7_Y4_N23
\RAM|ram[788][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[788][1]~feeder_combout\,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][1]~q\);

-- Location: FF_X7_Y4_N49
\RAM|ram[789][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~80_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][1]~q\);

-- Location: MLABCELL_X13_Y6_N39
\RAM|ram[773][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[773][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[773][1]~feeder_combout\);

-- Location: FF_X13_Y6_N41
\RAM|ram[773][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[773][1]~feeder_combout\,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][1]~q\);

-- Location: MLABCELL_X13_Y4_N30
\RAM|ram[772][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[772][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[772][1]~feeder_combout\);

-- Location: FF_X13_Y4_N32
\RAM|ram[772][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[772][1]~feeder_combout\,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][1]~q\);

-- Location: LABCELL_X7_Y4_N48
\processador|arquitetura|muxInstRAM|saida_MUX[1]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[772][1]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[788][1]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[773][1]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[789][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[788][1]~q\,
	datab => \RAM|ALT_INV_ram[789][1]~q\,
	datac => \RAM|ALT_INV_ram[773][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[772][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\);

-- Location: LABCELL_X10_Y2_N51
\RAM|ram[774][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][1]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	combout => \RAM|ram[774][1]~feeder_combout\);

-- Location: FF_X10_Y2_N53
\RAM|ram[774][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][1]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][1]~q\);

-- Location: LABCELL_X7_Y4_N36
\processador|arquitetura|muxInstRAM|saida_MUX[1]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\ & ((\RAM|ram[774][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\ & (\RAM|ram[790][1]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\ & ((\RAM|ram[775][1]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~372_combout\ & (\RAM|ram[791][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[791][1]~q\,
	datab => \RAM|ALT_INV_ram[790][1]~q\,
	datac => \RAM|ALT_INV_ram[775][1]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~372_combout\,
	datag => \RAM|ALT_INV_ram[774][1]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\);

-- Location: MLABCELL_X9_Y7_N30
\processador|arquitetura|muxInstRAM|saida_MUX[1]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\) # 
-- ((!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\)) # (\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\)))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\ & 
-- ((\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((!\processador|fetch|ROM|memROM~17_combout\) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\)))) ) ) ) # ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & (((!\processador|fetch|ROM|memROM~17_combout\)) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\))) # (\processador|fetch|ROM|memROM~15_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\ & \processador|fetch|ROM|memROM~17_combout\)))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[1]~87_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~91_combout\ & ( (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[1]~95_combout\)) # (\processador|fetch|ROM|memROM~15_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[1]~99_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~95_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~99_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~87_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~91_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\);

-- Location: LABCELL_X10_Y8_N3
\processador|arquitetura|muxInstRAM|saida_MUX[1]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~285_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\) # 
-- (\processador|fetch|ROM|memROM~22_combout\))) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[1]~86_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~1_combout\ & 
-- \processador|arquitetura|muxInstRAM|saida_MUX[1]~103_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~103_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~86_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[1]~285_combout\);

-- Location: LABCELL_X10_Y8_N39
\processador|arquitetura|ULA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~13_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~15_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~286_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~84_combout\ ) + ( \processador|arquitetura|ULA|Add0~10\ ))
-- \processador|arquitetura|ULA|Add0~14\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~15_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~286_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~84_combout\ ) + ( \processador|arquitetura|ULA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010011010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datab => \processador|UC|ALT_INV_Equal7~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~286_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	cin => \processador|arquitetura|ULA|Add0~10\,
	sumout => \processador|arquitetura|ULA|Add0~13_sumout\,
	cout => \processador|arquitetura|ULA|Add0~14\);

-- Location: MLABCELL_X9_Y9_N21
\processador|arquitetura|memReg|registrador~54feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~54feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~54feeder_combout\);

-- Location: LABCELL_X6_Y8_N42
\RAM|ram[790][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[790][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[790][2]~feeder_combout\);

-- Location: FF_X6_Y8_N43
\RAM|ram[790][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[790][2]~feeder_combout\,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][2]~q\);

-- Location: FF_X7_Y4_N32
\RAM|ram[791][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][2]~q\);

-- Location: LABCELL_X10_Y5_N39
\RAM|ram[775][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[775][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[775][2]~feeder_combout\);

-- Location: FF_X10_Y5_N41
\RAM|ram[775][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[775][2]~feeder_combout\,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][2]~q\);

-- Location: FF_X7_Y4_N7
\RAM|ram[789][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][2]~q\);

-- Location: FF_X7_Y4_N14
\RAM|ram[788][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][2]~q\);

-- Location: MLABCELL_X13_Y6_N6
\RAM|ram[773][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[773][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[773][2]~feeder_combout\);

-- Location: FF_X13_Y6_N7
\RAM|ram[773][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[773][2]~feeder_combout\,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][2]~q\);

-- Location: MLABCELL_X13_Y4_N15
\RAM|ram[772][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[772][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[772][2]~feeder_combout\);

-- Location: FF_X13_Y4_N17
\RAM|ram[772][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[772][2]~feeder_combout\,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][2]~q\);

-- Location: LABCELL_X7_Y4_N6
\processador|arquitetura|muxInstRAM|saida_MUX[2]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[772][2]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[788][2]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[773][2]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[789][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[789][2]~q\,
	datab => \RAM|ALT_INV_ram[788][2]~q\,
	datac => \RAM|ALT_INV_ram[773][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[772][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\);

-- Location: LABCELL_X10_Y2_N18
\RAM|ram[774][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[774][2]~feeder_combout\);

-- Location: FF_X10_Y2_N19
\RAM|ram[774][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][2]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][2]~q\);

-- Location: LABCELL_X7_Y4_N30
\processador|arquitetura|muxInstRAM|saida_MUX[2]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\ & ((\RAM|ram[774][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\ & (\RAM|ram[790][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\ & ((\RAM|ram[775][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~404_combout\ & (\RAM|ram[791][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[790][2]~q\,
	datab => \RAM|ALT_INV_ram[791][2]~q\,
	datac => \RAM|ALT_INV_ram[775][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~404_combout\,
	datag => \RAM|ALT_INV_ram[774][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\);

-- Location: LABCELL_X7_Y7_N51
\RAM|ram[795][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[795][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[795][2]~feeder_combout\);

-- Location: FF_X7_Y7_N53
\RAM|ram[795][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[795][2]~feeder_combout\,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][2]~q\);

-- Location: MLABCELL_X13_Y5_N6
\RAM|ram[794][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[794][2]~feeder_combout\);

-- Location: FF_X13_Y5_N7
\RAM|ram[794][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][2]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][2]~q\);

-- Location: FF_X6_Y3_N46
\RAM|ram[779][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][2]~q\);

-- Location: LABCELL_X7_Y7_N36
\RAM|ram[792][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[792][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[792][2]~feeder_combout\);

-- Location: FF_X7_Y7_N38
\RAM|ram[792][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[792][2]~feeder_combout\,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][2]~q\);

-- Location: LABCELL_X7_Y7_N33
\RAM|ram[793][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[793][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[793][2]~feeder_combout\);

-- Location: FF_X7_Y7_N34
\RAM|ram[793][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[793][2]~feeder_combout\,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][2]~q\);

-- Location: LABCELL_X12_Y7_N57
\RAM|ram[777][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[777][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[777][2]~feeder_combout\);

-- Location: FF_X12_Y7_N59
\RAM|ram[777][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[777][2]~feeder_combout\,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][2]~q\);

-- Location: LABCELL_X12_Y7_N51
\RAM|ram[776][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[776][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[776][2]~feeder_combout\);

-- Location: FF_X12_Y7_N52
\RAM|ram[776][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[776][2]~feeder_combout\,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][2]~q\);

-- Location: LABCELL_X7_Y7_N12
\processador|arquitetura|muxInstRAM|saida_MUX[2]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[776][2]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[792][2]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[777][2]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[793][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[792][2]~q\,
	datab => \RAM|ALT_INV_ram[793][2]~q\,
	datac => \RAM|ALT_INV_ram[777][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[776][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\);

-- Location: FF_X6_Y3_N28
\RAM|ram[778][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][2]~q\);

-- Location: LABCELL_X7_Y7_N54
\processador|arquitetura|muxInstRAM|saida_MUX[2]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\ & ((\RAM|ram[778][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\ & (\RAM|ram[794][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\ & ((\RAM|ram[779][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~408_combout\ & (\RAM|ram[795][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[795][2]~q\,
	datab => \RAM|ALT_INV_ram[794][2]~q\,
	datac => \RAM|ALT_INV_ram[779][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~408_combout\,
	datag => \RAM|ALT_INV_ram[778][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\);

-- Location: FF_X6_Y4_N38
\RAM|ram[787][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][2]~q\);

-- Location: FF_X6_Y5_N49
\RAM|ram[786][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][2]~q\);

-- Location: MLABCELL_X13_Y6_N12
\RAM|ram[771][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[771][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[771][2]~feeder_combout\);

-- Location: FF_X13_Y6_N13
\RAM|ram[771][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][2]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][2]~q\);

-- Location: FF_X6_Y4_N26
\RAM|ram[784][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][2]~q\);

-- Location: LABCELL_X6_Y4_N9
\RAM|ram[785][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[785][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[785][2]~feeder_combout\);

-- Location: FF_X6_Y4_N11
\RAM|ram[785][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[785][2]~feeder_combout\,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][2]~q\);

-- Location: FF_X7_Y2_N55
\RAM|ram[769][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][2]~q\);

-- Location: FF_X7_Y2_N1
\RAM|ram[768][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][2]~q\);

-- Location: LABCELL_X6_Y4_N18
\processador|arquitetura|muxInstRAM|saida_MUX[2]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[768][2]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[784][2]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[769][2]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[785][2]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[784][2]~q\,
	datab => \RAM|ALT_INV_ram[785][2]~q\,
	datac => \RAM|ALT_INV_ram[769][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[768][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\);

-- Location: FF_X7_Y2_N7
\RAM|ram[770][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][2]~q\);

-- Location: LABCELL_X6_Y4_N36
\processador|arquitetura|muxInstRAM|saida_MUX[2]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\ & ((\RAM|ram[770][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\ & (\RAM|ram[786][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\ & ((\RAM|ram[771][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~400_combout\ & (\RAM|ram[787][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[787][2]~q\,
	datab => \RAM|ALT_INV_ram[786][2]~q\,
	datac => \RAM|ALT_INV_ram[771][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~400_combout\,
	datag => \RAM|ALT_INV_ram[770][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\);

-- Location: MLABCELL_X13_Y5_N27
\RAM|ram[798][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[798][2]~feeder_combout\);

-- Location: FF_X13_Y5_N28
\RAM|ram[798][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][2]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][2]~q\);

-- Location: FF_X12_Y6_N17
\RAM|ram[799][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][2]~q\);

-- Location: LABCELL_X14_Y7_N0
\RAM|ram[783][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[783][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[783][2]~feeder_combout\);

-- Location: FF_X14_Y7_N1
\RAM|ram[783][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[783][2]~feeder_combout\,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][2]~q\);

-- Location: FF_X12_Y6_N38
\RAM|ram[797][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][2]~q\);

-- Location: FF_X12_Y5_N59
\RAM|ram[796][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][2]~q\);

-- Location: FF_X12_Y6_N23
\RAM|ram[781][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][2]~q\);

-- Location: FF_X12_Y3_N44
\RAM|ram[780][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][2]~q\);

-- Location: LABCELL_X12_Y6_N30
\processador|arquitetura|muxInstRAM|saida_MUX[2]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[780][2]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[796][2]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[781][2]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[797][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[797][2]~q\,
	datab => \RAM|ALT_INV_ram[796][2]~q\,
	datac => \RAM|ALT_INV_ram[781][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[780][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\);

-- Location: LABCELL_X14_Y6_N15
\RAM|ram[782][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[782][2]~feeder_combout\);

-- Location: FF_X14_Y6_N16
\RAM|ram[782][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][2]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][2]~q\);

-- Location: LABCELL_X12_Y6_N54
\processador|arquitetura|muxInstRAM|saida_MUX[2]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\ & ((\RAM|ram[782][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\ & (\RAM|ram[798][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\ & ((\RAM|ram[783][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~412_combout\ & (\RAM|ram[799][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[798][2]~q\,
	datab => \RAM|ALT_INV_ram[799][2]~q\,
	datac => \RAM|ALT_INV_ram[783][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~412_combout\,
	datag => \RAM|ALT_INV_ram[782][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\);

-- Location: LABCELL_X6_Y8_N12
\processador|arquitetura|muxInstRAM|saida_MUX[2]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((!\processador|fetch|ROM|memROM~15_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\)) # 
-- (\processador|fetch|ROM|memROM~15_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\)) # 
-- (\processador|fetch|ROM|memROM~15_combout\))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((!\processador|fetch|ROM|memROM~15_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~122_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~134_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[2]~126_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~130_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~126_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~130_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~122_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~134_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\);

-- Location: LABCELL_X6_Y8_N54
\processador|arquitetura|muxInstRAM|saida_MUX[2]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ = ( \processador|fetch|ROM|memROM~15_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ & ( (!\processador|UC|Equal7~1_combout\) # 
-- ((\processador|fetch|ROM|memROM~1_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\) # (\processador|fetch|ROM|memROM~22_combout\)))) ) ) ) # ( !\processador|fetch|ROM|memROM~15_combout\ & ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & (\processador|UC|Equal7~1_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\) # 
-- (\processador|fetch|ROM|memROM~22_combout\)))) ) ) ) # ( \processador|fetch|ROM|memROM~15_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ & ( (!\processador|UC|Equal7~1_combout\) # ((!\processador|fetch|ROM|memROM~22_combout\ & 
-- (\processador|fetch|ROM|memROM~1_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\))) ) ) ) # ( !\processador|fetch|ROM|memROM~15_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ & ( 
-- (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~1_combout\ & (\processador|UC|Equal7~1_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111100001111001000000001000000111111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|UC|ALT_INV_Equal7~1_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~138_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~121_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\);

-- Location: LABCELL_X6_Y8_N33
\processador|arquitetura|ULA|saida[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[2]~17_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( \processador|arquitetura|memReg|registrador~84_combout\ & ( (!\processador|UC|operacao\(2)) # (\processador|UC|operacao\(1)) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( \processador|arquitetura|memReg|registrador~84_combout\ & ( (!\processador|UC|operacao\(0) & ((!\processador|UC|operacao\(2)) # (!\processador|UC|operacao\(1)))) # 
-- (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(2) $ (\processador|UC|operacao\(1)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( !\processador|arquitetura|memReg|registrador~84_combout\ & ( 
-- (!\processador|UC|operacao\(1) & ((\processador|UC|operacao\(2)))) # (\processador|UC|operacao\(1) & (\processador|UC|operacao\(0))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( 
-- !\processador|arquitetura|memReg|registrador~84_combout\ & ( (\processador|UC|operacao\(0) & (\processador|UC|operacao\(2) & !\processador|UC|operacao\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000001101010011010111101001111010011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(2),
	datac => \processador|UC|ALT_INV_operacao\(1),
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~139_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \processador|arquitetura|ULA|saida[2]~17_combout\);

-- Location: FF_X9_Y9_N22
\processador|arquitetura|memReg|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~54feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~54_q\);

-- Location: MLABCELL_X13_Y8_N15
\processador|arquitetura|memReg|registrador~62feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~62feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~62feeder_combout\);

-- Location: FF_X13_Y8_N16
\processador|arquitetura|memReg|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~62feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~62_q\);

-- Location: MLABCELL_X9_Y9_N27
\processador|arquitetura|memReg|registrador~70feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~70feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~70feeder_combout\);

-- Location: FF_X9_Y9_N29
\processador|arquitetura|memReg|registrador~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~70feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~70_q\);

-- Location: MLABCELL_X13_Y8_N9
\processador|arquitetura|memReg|registrador~22feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~22feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~22feeder_combout\);

-- Location: FF_X13_Y8_N11
\processador|arquitetura|memReg|registrador~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~22feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~22_q\);

-- Location: LABCELL_X12_Y8_N33
\processador|arquitetura|memReg|registrador~30feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~30feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~30feeder_combout\);

-- Location: FF_X12_Y8_N35
\processador|arquitetura|memReg|registrador~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~30feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~30_q\);

-- Location: LABCELL_X10_Y9_N57
\processador|arquitetura|memReg|registrador~38feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~38feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~38feeder_combout\);

-- Location: FF_X10_Y9_N58
\processador|arquitetura|memReg|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~38feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~38_q\);

-- Location: LABCELL_X10_Y9_N42
\processador|arquitetura|memReg|registrador~14feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~14feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~14feeder_combout\);

-- Location: FF_X10_Y9_N43
\processador|arquitetura|memReg|registrador~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~14feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~14_q\);

-- Location: LABCELL_X12_Y6_N6
\processador|arquitetura|memReg|registrador~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~116_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|fetch|ROM|memROM~29_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~14_q\))) # (\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~22_q\))))) # (\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|fetch|ROM|memROM~29_combout\))))) 
-- ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~30_q\)) # (\processador|fetch|ROM|memROM~29_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~38_q\)))))) # (\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|fetch|ROM|memROM~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~22_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~30_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~38_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~14_q\,
	combout => \processador|arquitetura|memReg|registrador~116_combout\);

-- Location: MLABCELL_X9_Y9_N45
\processador|arquitetura|memReg|registrador~46feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~46feeder_combout\ = ( \processador|arquitetura|ULA|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|memReg|registrador~46feeder_combout\);

-- Location: FF_X9_Y9_N47
\processador|arquitetura|memReg|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~46feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[2]~17_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~46_q\);

-- Location: LABCELL_X12_Y6_N42
\processador|arquitetura|memReg|registrador~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~84_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~116_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~116_combout\ & ((\processador|arquitetura|memReg|registrador~46_q\))) # (\processador|arquitetura|memReg|registrador~116_combout\ & 
-- (\processador|arquitetura|memReg|registrador~54_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~116_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~116_combout\ & (\processador|arquitetura|memReg|registrador~62_q\)) # (\processador|arquitetura|memReg|registrador~116_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~70_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~54_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~62_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~70_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~116_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~46_q\,
	combout => \processador|arquitetura|memReg|registrador~84_combout\);

-- Location: LABCELL_X7_Y9_N12
\RAM|ram[818][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[818][2]~feeder_combout\);

-- Location: FF_X7_Y9_N13
\RAM|ram[818][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][2]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][2]~q\);

-- Location: FF_X7_Y9_N59
\RAM|ram[803][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][2]~q\);

-- Location: FF_X6_Y8_N32
\RAM|ram[819][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][2]~q\);

-- Location: FF_X6_Y9_N23
\RAM|ram[816][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][2]~q\);

-- Location: LABCELL_X5_Y9_N12
\RAM|ram[817][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[817][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[817][2]~feeder_combout\);

-- Location: FF_X5_Y9_N14
\RAM|ram[817][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[817][2]~feeder_combout\,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][2]~q\);

-- Location: FF_X6_Y9_N41
\RAM|ram[801][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][2]~q\);

-- Location: LABCELL_X5_Y9_N54
\RAM|ram[800][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[800][2]~feeder_combout\);

-- Location: FF_X5_Y9_N56
\RAM|ram[800][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][2]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][2]~q\);

-- Location: LABCELL_X5_Y9_N0
\processador|arquitetura|muxInstRAM|saida_MUX[2]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[800][2]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[816][2]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[801][2]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[817][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[816][2]~q\,
	datab => \RAM|ALT_INV_ram[817][2]~q\,
	datac => \RAM|ALT_INV_ram[801][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[800][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\);

-- Location: LABCELL_X5_Y9_N51
\RAM|ram[802][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[802][2]~feeder_combout\);

-- Location: FF_X5_Y9_N52
\RAM|ram[802][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][2]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][2]~q\);

-- Location: LABCELL_X6_Y8_N36
\processador|arquitetura|muxInstRAM|saida_MUX[2]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\ & ((\RAM|ram[802][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\ & (\RAM|ram[818][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\ & (\RAM|ram[803][2]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~384_combout\ & ((\RAM|ram[819][2]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[818][2]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[803][2]~q\,
	datad => \RAM|ALT_INV_ram[819][2]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~384_combout\,
	datag => \RAM|ALT_INV_ram[802][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\);

-- Location: FF_X7_Y8_N50
\RAM|ram[831][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][2]~q\);

-- Location: FF_X7_Y8_N14
\RAM|ram[830][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][2]~q\);

-- Location: LABCELL_X7_Y8_N36
\RAM|ram[815][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[815][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[815][2]~feeder_combout\);

-- Location: FF_X7_Y8_N38
\RAM|ram[815][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[815][2]~feeder_combout\,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][2]~q\);

-- Location: MLABCELL_X4_Y6_N48
\RAM|ram[828][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[828][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[828][2]~feeder_combout\);

-- Location: FF_X4_Y6_N49
\RAM|ram[828][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[828][2]~feeder_combout\,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][2]~q\);

-- Location: MLABCELL_X4_Y6_N24
\RAM|ram[813][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[813][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[813][2]~feeder_combout\);

-- Location: FF_X4_Y6_N25
\RAM|ram[813][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[813][2]~feeder_combout\,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][2]~q\);

-- Location: FF_X5_Y8_N25
\RAM|ram[829][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][2]~q\);

-- Location: LABCELL_X5_Y8_N3
\RAM|ram[812][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[812][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[812][2]~feeder_combout\);

-- Location: FF_X5_Y8_N5
\RAM|ram[812][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[812][2]~feeder_combout\,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][2]~q\);

-- Location: LABCELL_X5_Y8_N24
\processador|arquitetura|muxInstRAM|saida_MUX[2]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[812][2]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[828][2]~q\))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[813][2]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))))) # (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[829][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_ram[828][2]~q\,
	datac => \RAM|ALT_INV_ram[813][2]~q\,
	datad => \RAM|ALT_INV_ram[829][2]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[812][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\);

-- Location: LABCELL_X2_Y8_N39
\RAM|ram[814][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[814][2]~feeder_combout\);

-- Location: FF_X2_Y8_N40
\RAM|ram[814][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][2]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][2]~q\);

-- Location: LABCELL_X7_Y8_N48
\processador|arquitetura|muxInstRAM|saida_MUX[2]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\ & ((\RAM|ram[814][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\ & (\RAM|ram[830][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\ & ((\RAM|ram[815][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~396_combout\ & (\RAM|ram[831][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[831][2]~q\,
	datab => \RAM|ALT_INV_ram[830][2]~q\,
	datac => \RAM|ALT_INV_ram[815][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~396_combout\,
	datag => \RAM|ALT_INV_ram[814][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\);

-- Location: FF_X10_Y8_N29
\RAM|ram[827][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][2]~q\);

-- Location: LABCELL_X10_Y7_N30
\RAM|ram[811][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[811][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[811][2]~feeder_combout\);

-- Location: FF_X10_Y7_N31
\RAM|ram[811][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[811][2]~feeder_combout\,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][2]~q\);

-- Location: FF_X10_Y7_N13
\RAM|ram[826][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][2]~q\);

-- Location: FF_X5_Y5_N58
\RAM|ram[824][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][2]~q\);

-- Location: FF_X5_Y5_N49
\RAM|ram[825][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][2]~q\);

-- Location: FF_X5_Y5_N22
\RAM|ram[809][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][2]~q\);

-- Location: LABCELL_X5_Y3_N0
\RAM|ram[808][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[808][2]~feeder_combout\);

-- Location: FF_X5_Y3_N2
\RAM|ram[808][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][2]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][2]~q\);

-- Location: LABCELL_X5_Y5_N30
\processador|arquitetura|muxInstRAM|saida_MUX[2]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[808][2]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[824][2]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[809][2]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[825][2]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[824][2]~q\,
	datab => \RAM|ALT_INV_ram[825][2]~q\,
	datac => \RAM|ALT_INV_ram[809][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[808][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\);

-- Location: FF_X6_Y5_N34
\RAM|ram[810][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][2]~q\);

-- Location: LABCELL_X6_Y8_N0
\processador|arquitetura|muxInstRAM|saida_MUX[2]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\ & (\RAM|ram[810][2]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\ & ((\RAM|ram[826][2]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\ & ((\RAM|ram[811][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~392_combout\ & (\RAM|ram[827][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[827][2]~q\,
	datac => \RAM|ALT_INV_ram[811][2]~q\,
	datad => \RAM|ALT_INV_ram[826][2]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~392_combout\,
	datag => \RAM|ALT_INV_ram[810][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\);

-- Location: MLABCELL_X4_Y8_N51
\RAM|ram[822][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[822][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[822][2]~feeder_combout\);

-- Location: FF_X4_Y8_N53
\RAM|ram[822][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[822][2]~feeder_combout\,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][2]~q\);

-- Location: MLABCELL_X4_Y8_N33
\RAM|ram[807][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[807][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[807][2]~feeder_combout\);

-- Location: FF_X4_Y8_N34
\RAM|ram[807][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[807][2]~feeder_combout\,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][2]~q\);

-- Location: LABCELL_X6_Y8_N48
\RAM|ram[823][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[823][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[823][2]~feeder_combout\);

-- Location: FF_X6_Y8_N49
\RAM|ram[823][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[823][2]~feeder_combout\,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][2]~q\);

-- Location: FF_X5_Y4_N5
\RAM|ram[821][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][2]~q\);

-- Location: FF_X5_Y4_N46
\RAM|ram[820][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][2]~q\);

-- Location: FF_X5_Y4_N53
\RAM|ram[805][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][2]~q\);

-- Location: LABCELL_X5_Y3_N21
\RAM|ram[804][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[804][2]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~84_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \RAM|ram[804][2]~feeder_combout\);

-- Location: FF_X5_Y3_N22
\RAM|ram[804][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[804][2]~feeder_combout\,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][2]~q\);

-- Location: LABCELL_X5_Y4_N36
\processador|arquitetura|muxInstRAM|saida_MUX[2]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[804][2]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[820][2]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[805][2]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[821][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[821][2]~q\,
	datab => \RAM|ALT_INV_ram[820][2]~q\,
	datac => \RAM|ALT_INV_ram[805][2]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[804][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\);

-- Location: FF_X4_Y5_N35
\RAM|ram[806][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~84_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][2]~q\);

-- Location: LABCELL_X6_Y8_N18
\processador|arquitetura|muxInstRAM|saida_MUX[2]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\ & ((\RAM|ram[806][2]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\ & (\RAM|ram[822][2]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\ & (\RAM|ram[807][2]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[2]~388_combout\ & ((\RAM|ram[823][2]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[822][2]~q\,
	datac => \RAM|ALT_INV_ram[807][2]~q\,
	datad => \RAM|ALT_INV_ram[823][2]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~388_combout\,
	datag => \RAM|ALT_INV_ram[806][2]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\);

-- Location: LABCELL_X6_Y8_N6
\processador|arquitetura|muxInstRAM|saida_MUX[2]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\)) # (\processador|fetch|ROM|memROM~15_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\) # 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (((\processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\)) # (\processador|fetch|ROM|memROM~15_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\) # 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~113_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~109_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[2]~105_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[2]~117_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~105_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~117_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~113_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~109_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\);

-- Location: LABCELL_X10_Y8_N0
\processador|arquitetura|muxInstRAM|saida_MUX[2]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[2]~286_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & ((!\processador|fetch|ROM|memROM~22_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\))) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~138_combout\ & ( (\processador|arquitetura|muxInstRAM|saida_MUX[2]~121_combout\ & (\processador|fetch|ROM|memROM~1_combout\ & 
-- \processador|fetch|ROM|memROM~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~121_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~138_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[2]~286_combout\);

-- Location: LABCELL_X10_Y8_N42
\processador|arquitetura|ULA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~17_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~17_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~287_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~88_combout\ ) + ( \processador|arquitetura|ULA|Add0~14\ ))
-- \processador|arquitetura|ULA|Add0~18\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~17_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~287_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~88_combout\ ) + ( \processador|arquitetura|ULA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010011010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datab => \processador|UC|ALT_INV_Equal7~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~287_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	cin => \processador|arquitetura|ULA|Add0~14\,
	sumout => \processador|arquitetura|ULA|Add0~17_sumout\,
	cout => \processador|arquitetura|ULA|Add0~18\);

-- Location: MLABCELL_X13_Y7_N45
\processador|arquitetura|memReg|registrador~71feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~71feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~71feeder_combout\);

-- Location: MLABCELL_X13_Y5_N0
\RAM|ram[798][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[798][3]~feeder_combout\);

-- Location: FF_X13_Y5_N2
\RAM|ram[798][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][3]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][3]~q\);

-- Location: FF_X7_Y6_N8
\RAM|ram[799][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][3]~q\);

-- Location: LABCELL_X12_Y4_N33
\RAM|ram[783][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[783][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[783][3]~feeder_combout\);

-- Location: FF_X12_Y4_N35
\RAM|ram[783][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[783][3]~feeder_combout\,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][3]~q\);

-- Location: MLABCELL_X9_Y4_N9
\RAM|ram[796][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[796][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[796][3]~feeder_combout\);

-- Location: FF_X9_Y4_N10
\RAM|ram[796][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[796][3]~feeder_combout\,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][3]~q\);

-- Location: FF_X7_Y6_N14
\RAM|ram[797][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][3]~q\);

-- Location: FF_X7_Y6_N56
\RAM|ram[781][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][3]~q\);

-- Location: FF_X9_Y2_N35
\RAM|ram[780][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][3]~q\);

-- Location: LABCELL_X7_Y6_N42
\processador|arquitetura|muxInstRAM|saida_MUX[3]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[780][3]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[796][3]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[781][3]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[797][3]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[796][3]~q\,
	datab => \RAM|ALT_INV_ram[797][3]~q\,
	datac => \RAM|ALT_INV_ram[781][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[780][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\);

-- Location: LABCELL_X12_Y4_N9
\RAM|ram[782][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[782][3]~feeder_combout\);

-- Location: FF_X12_Y4_N11
\RAM|ram[782][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][3]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][3]~q\);

-- Location: LABCELL_X7_Y6_N0
\processador|arquitetura|muxInstRAM|saida_MUX[3]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\ & ((\RAM|ram[782][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\ & (\RAM|ram[798][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\ & ((\RAM|ram[783][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~444_combout\ & (\RAM|ram[799][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[798][3]~q\,
	datab => \RAM|ALT_INV_ram[799][3]~q\,
	datac => \RAM|ALT_INV_ram[783][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~444_combout\,
	datag => \RAM|ALT_INV_ram[782][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\);

-- Location: FF_X7_Y5_N8
\RAM|ram[790][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][3]~q\);

-- Location: FF_X10_Y5_N2
\RAM|ram[775][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][3]~q\);

-- Location: FF_X7_Y5_N14
\RAM|ram[791][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][3]~q\);

-- Location: LABCELL_X7_Y4_N12
\RAM|ram[788][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[788][3]~feeder_combout\ = \processador|arquitetura|memReg|registrador~88_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[788][3]~feeder_combout\);

-- Location: FF_X7_Y4_N13
\RAM|ram[788][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[788][3]~feeder_combout\,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][3]~q\);

-- Location: FF_X7_Y5_N55
\RAM|ram[789][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][3]~q\);

-- Location: MLABCELL_X13_Y6_N51
\RAM|ram[773][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[773][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[773][3]~feeder_combout\);

-- Location: FF_X13_Y6_N52
\RAM|ram[773][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[773][3]~feeder_combout\,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][3]~q\);

-- Location: FF_X13_Y4_N19
\RAM|ram[772][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][3]~q\);

-- Location: LABCELL_X7_Y5_N42
\processador|arquitetura|muxInstRAM|saida_MUX[3]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[772][3]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[788][3]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[773][3]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[789][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[788][3]~q\,
	datab => \RAM|ALT_INV_ram[789][3]~q\,
	datac => \RAM|ALT_INV_ram[773][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[772][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\);

-- Location: LABCELL_X10_Y2_N36
\RAM|ram[774][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[774][3]~feeder_combout\);

-- Location: FF_X10_Y2_N37
\RAM|ram[774][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][3]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][3]~q\);

-- Location: LABCELL_X7_Y5_N0
\processador|arquitetura|muxInstRAM|saida_MUX[3]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\ & ((\RAM|ram[774][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\ & (\RAM|ram[790][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\ & (\RAM|ram[775][3]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~436_combout\ & ((\RAM|ram[791][3]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[790][3]~q\,
	datac => \RAM|ALT_INV_ram[775][3]~q\,
	datad => \RAM|ALT_INV_ram[791][3]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~436_combout\,
	datag => \RAM|ALT_INV_ram[774][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\);

-- Location: MLABCELL_X13_Y5_N57
\RAM|ram[794][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[794][3]~feeder_combout\);

-- Location: FF_X13_Y5_N59
\RAM|ram[794][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][3]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][3]~q\);

-- Location: FF_X6_Y3_N58
\RAM|ram[779][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][3]~q\);

-- Location: FF_X9_Y5_N32
\RAM|ram[795][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][3]~q\);

-- Location: LABCELL_X10_Y4_N51
\RAM|ram[792][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[792][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[792][3]~feeder_combout\);

-- Location: FF_X10_Y4_N52
\RAM|ram[792][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[792][3]~feeder_combout\,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][3]~q\);

-- Location: FF_X9_Y5_N53
\RAM|ram[777][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][3]~q\);

-- Location: FF_X9_Y5_N44
\RAM|ram[793][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][3]~q\);

-- Location: FF_X12_Y7_N20
\RAM|ram[776][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][3]~q\);

-- Location: MLABCELL_X9_Y5_N6
\processador|arquitetura|muxInstRAM|saida_MUX[3]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[776][3]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[792][3]~q\))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[777][3]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))))) # (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[793][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_ram[792][3]~q\,
	datac => \RAM|ALT_INV_ram[777][3]~q\,
	datad => \RAM|ALT_INV_ram[793][3]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[776][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\);

-- Location: FF_X6_Y3_N4
\RAM|ram[778][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][3]~q\);

-- Location: MLABCELL_X9_Y5_N36
\processador|arquitetura|muxInstRAM|saida_MUX[3]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\ & ((\RAM|ram[778][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\ & (\RAM|ram[794][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\ & (\RAM|ram[779][3]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~440_combout\ & ((\RAM|ram[795][3]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[794][3]~q\,
	datac => \RAM|ALT_INV_ram[779][3]~q\,
	datad => \RAM|ALT_INV_ram[795][3]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~440_combout\,
	datag => \RAM|ALT_INV_ram[778][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\);

-- Location: LABCELL_X10_Y3_N27
\RAM|ram[786][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[786][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[786][3]~feeder_combout\);

-- Location: FF_X10_Y3_N28
\RAM|ram[786][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[786][3]~feeder_combout\,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][3]~q\);

-- Location: LABCELL_X7_Y3_N36
\RAM|ram[787][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[787][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[787][3]~feeder_combout\);

-- Location: FF_X7_Y3_N37
\RAM|ram[787][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[787][3]~feeder_combout\,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][3]~q\);

-- Location: MLABCELL_X13_Y6_N57
\RAM|ram[771][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[771][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[771][3]~feeder_combout\);

-- Location: FF_X13_Y6_N58
\RAM|ram[771][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][3]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][3]~q\);

-- Location: LABCELL_X7_Y3_N24
\RAM|ram[785][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[785][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[785][3]~feeder_combout\);

-- Location: FF_X7_Y3_N26
\RAM|ram[785][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[785][3]~feeder_combout\,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][3]~q\);

-- Location: FF_X6_Y6_N11
\RAM|ram[784][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][3]~q\);

-- Location: LABCELL_X7_Y3_N54
\RAM|ram[769][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[769][3]~feeder_combout\);

-- Location: FF_X7_Y3_N56
\RAM|ram[769][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][3]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][3]~q\);

-- Location: FF_X6_Y6_N16
\RAM|ram[768][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][3]~q\);

-- Location: LABCELL_X7_Y3_N30
\processador|arquitetura|muxInstRAM|saida_MUX[3]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[768][3]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[784][3]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[769][3]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[785][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[785][3]~q\,
	datab => \RAM|ALT_INV_ram[784][3]~q\,
	datac => \RAM|ALT_INV_ram[769][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[768][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\);

-- Location: LABCELL_X7_Y2_N33
\RAM|ram[770][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[770][3]~feeder_combout\);

-- Location: FF_X7_Y2_N35
\RAM|ram[770][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][3]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][3]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y3_N48
\processador|arquitetura|muxInstRAM|saida_MUX[3]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\ & ((\RAM|ram[770][3]~DUPLICATE_q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\ & (\RAM|ram[786][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\ & ((\RAM|ram[771][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~432_combout\ & (\RAM|ram[787][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[786][3]~q\,
	datab => \RAM|ALT_INV_ram[787][3]~q\,
	datac => \RAM|ALT_INV_ram[771][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~432_combout\,
	datag => \RAM|ALT_INV_ram[770][3]~DUPLICATE_q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\);

-- Location: MLABCELL_X9_Y6_N18
\processador|arquitetura|muxInstRAM|saida_MUX[3]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\) # 
-- ((!\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\) # 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\))) ) ) ) # ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\)))) # (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\)))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[3]~165_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~157_combout\ & ( (\processador|fetch|ROM|memROM~15_combout\ & ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~161_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[3]~169_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~169_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~161_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~165_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~157_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\);

-- Location: MLABCELL_X9_Y6_N0
\processador|arquitetura|muxInstRAM|saida_MUX[3]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ = ( \processador|fetch|ROM|memROM~1_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ & ( (!\processador|UC|Equal7~1_combout\ & 
-- (((\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|UC|Equal7~1_combout\ & ((!\processador|fetch|ROM|memROM~22_combout\) # ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\)))) ) ) ) # ( !\processador|fetch|ROM|memROM~1_combout\ 
-- & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ & ( (!\processador|UC|Equal7~1_combout\ & \processador|fetch|ROM|memROM~17_combout\) ) ) ) # ( \processador|fetch|ROM|memROM~1_combout\ & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ & ( (!\processador|UC|Equal7~1_combout\ & (((\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~22_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\)))) ) ) ) # ( !\processador|fetch|ROM|memROM~1_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ & ( (!\processador|UC|Equal7~1_combout\ & 
-- \processador|fetch|ROM|memROM~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100001101100001010000010100100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal7~1_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~156_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~173_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\);

-- Location: MLABCELL_X9_Y8_N21
\processador|arquitetura|ULA|saida[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[3]~18_combout\ = ( \processador|UC|operacao\(1) & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( (\processador|arquitetura|memReg|registrador~88_combout\) # (\processador|UC|operacao\(0)) ) ) ) # ( 
-- !\processador|UC|operacao\(1) & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( !\processador|UC|operacao\(2) $ (!\processador|arquitetura|memReg|registrador~88_combout\) ) ) ) # ( \processador|UC|operacao\(1) & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( (\processador|arquitetura|memReg|registrador~88_combout\ & (!\processador|UC|operacao\(2) $ (\processador|UC|operacao\(0)))) ) ) ) # ( !\processador|UC|operacao\(1) & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( !\processador|arquitetura|memReg|registrador~88_combout\ $ (((!\processador|UC|operacao\(2)) # (!\processador|UC|operacao\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000010010000100101011010010110100011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(2),
	datab => \processador|UC|ALT_INV_operacao\(0),
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	datae => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~174_combout\,
	combout => \processador|arquitetura|ULA|saida[3]~18_combout\);

-- Location: FF_X13_Y7_N46
\processador|arquitetura|memReg|registrador~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~71feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~71_q\);

-- Location: MLABCELL_X13_Y8_N54
\processador|arquitetura|memReg|registrador~63feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~63feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~63feeder_combout\);

-- Location: FF_X13_Y8_N55
\processador|arquitetura|memReg|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~63feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~63_q\);

-- Location: MLABCELL_X9_Y9_N36
\processador|arquitetura|memReg|registrador~55feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~55feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~55feeder_combout\);

-- Location: FF_X9_Y9_N37
\processador|arquitetura|memReg|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~55feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~55_q\);

-- Location: MLABCELL_X13_Y8_N42
\processador|arquitetura|memReg|registrador~39feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~39feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~39feeder_combout\);

-- Location: FF_X13_Y8_N44
\processador|arquitetura|memReg|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~39feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~39_q\);

-- Location: LABCELL_X12_Y8_N48
\processador|arquitetura|memReg|registrador~31feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~31feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~31feeder_combout\);

-- Location: FF_X12_Y8_N49
\processador|arquitetura|memReg|registrador~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~31feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~31_q\);

-- Location: LABCELL_X10_Y9_N51
\processador|arquitetura|memReg|registrador~23feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~23feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~23feeder_combout\);

-- Location: FF_X10_Y9_N52
\processador|arquitetura|memReg|registrador~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~23feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~23_q\);

-- Location: LABCELL_X10_Y9_N45
\processador|arquitetura|memReg|registrador~15feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~15feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~15feeder_combout\);

-- Location: FF_X10_Y9_N46
\processador|arquitetura|memReg|registrador~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~15feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~15_q\);

-- Location: LABCELL_X7_Y6_N18
\processador|arquitetura|memReg|registrador~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~120_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~15_q\ & 
-- ((!\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\) # (\processador|arquitetura|memReg|registrador~23_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( 
-- (!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~31_q\ & ((!\processador|fetch|ROM|memROM~25_combout\)))))) # (\processador|fetch|ROM|memROM~29_combout\ & ((((\processador|fetch|ROM|memROM~25_combout\))) # 
-- (\processador|arquitetura|memReg|registrador~39_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~39_q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~31_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~23_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~15_q\,
	combout => \processador|arquitetura|memReg|registrador~120_combout\);

-- Location: MLABCELL_X9_Y9_N30
\processador|arquitetura|memReg|registrador~47feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~47feeder_combout\ = ( \processador|arquitetura|ULA|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	combout => \processador|arquitetura|memReg|registrador~47feeder_combout\);

-- Location: FF_X9_Y9_N31
\processador|arquitetura|memReg|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~47feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[3]~18_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~47_q\);

-- Location: LABCELL_X7_Y6_N36
\processador|arquitetura|memReg|registrador~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~88_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~120_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~120_combout\ & (\processador|arquitetura|memReg|registrador~47_q\)) # (\processador|arquitetura|memReg|registrador~120_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~55_q\)))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~120_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~120_combout\ & ((\processador|arquitetura|memReg|registrador~63_q\))) # (\processador|arquitetura|memReg|registrador~120_combout\ & 
-- (\processador|arquitetura|memReg|registrador~71_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~71_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~63_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~55_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~120_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~47_q\,
	combout => \processador|arquitetura|memReg|registrador~88_combout\);

-- Location: FF_X9_Y6_N25
\RAM|ram[819][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][3]~q\);

-- Location: FF_X7_Y9_N55
\RAM|ram[803][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][3]~q\);

-- Location: LABCELL_X2_Y6_N51
\RAM|ram[818][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[818][3]~feeder_combout\);

-- Location: FF_X2_Y6_N52
\RAM|ram[818][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][3]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][3]~q\);

-- Location: FF_X6_Y7_N50
\RAM|ram[816][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][3]~q\);

-- Location: FF_X6_Y7_N47
\RAM|ram[817][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][3]~q\);

-- Location: FF_X6_Y7_N38
\RAM|ram[801][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][3]~q\);

-- Location: LABCELL_X5_Y9_N30
\RAM|ram[800][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[800][3]~feeder_combout\);

-- Location: FF_X5_Y9_N32
\RAM|ram[800][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][3]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][3]~q\);

-- Location: LABCELL_X6_Y7_N0
\processador|arquitetura|muxInstRAM|saida_MUX[3]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[800][3]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[816][3]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[801][3]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[817][3]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[816][3]~q\,
	datab => \RAM|ALT_INV_ram[817][3]~q\,
	datac => \RAM|ALT_INV_ram[801][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[800][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\);

-- Location: LABCELL_X5_Y9_N6
\RAM|ram[802][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[802][3]~feeder_combout\);

-- Location: FF_X5_Y9_N8
\RAM|ram[802][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][3]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][3]~q\);

-- Location: MLABCELL_X9_Y6_N24
\processador|arquitetura|muxInstRAM|saida_MUX[3]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\ & (\RAM|ram[802][3]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\ & ((\RAM|ram[818][3]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\ & ((\RAM|ram[803][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~416_combout\ & (\RAM|ram[819][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[819][3]~q\,
	datac => \RAM|ALT_INV_ram[803][3]~q\,
	datad => \RAM|ALT_INV_ram[818][3]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~416_combout\,
	datag => \RAM|ALT_INV_ram[802][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\);

-- Location: FF_X4_Y7_N40
\RAM|ram[830][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][3]~q\);

-- Location: FF_X9_Y6_N7
\RAM|ram[831][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][3]~q\);

-- Location: FF_X4_Y7_N52
\RAM|ram[815][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][3]~q\);

-- Location: FF_X4_Y6_N38
\RAM|ram[829][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][3]~q\);

-- Location: FF_X4_Y6_N11
\RAM|ram[828][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][3]~q\);

-- Location: MLABCELL_X4_Y6_N27
\RAM|ram[813][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[813][3]~feeder_combout\ = \processador|arquitetura|memReg|registrador~88_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[813][3]~feeder_combout\);

-- Location: FF_X4_Y6_N29
\RAM|ram[813][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[813][3]~feeder_combout\,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][3]~q\);

-- Location: LABCELL_X5_Y8_N0
\RAM|ram[812][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[812][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[812][3]~feeder_combout\);

-- Location: FF_X5_Y8_N2
\RAM|ram[812][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[812][3]~feeder_combout\,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][3]~q\);

-- Location: MLABCELL_X4_Y6_N36
\processador|arquitetura|muxInstRAM|saida_MUX[3]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[812][3]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[828][3]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[813][3]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[829][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[829][3]~q\,
	datab => \RAM|ALT_INV_ram[828][3]~q\,
	datac => \RAM|ALT_INV_ram[813][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[812][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\);

-- Location: LABCELL_X2_Y8_N6
\RAM|ram[814][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[814][3]~feeder_combout\);

-- Location: FF_X2_Y8_N7
\RAM|ram[814][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][3]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][3]~q\);

-- Location: MLABCELL_X9_Y6_N6
\processador|arquitetura|muxInstRAM|saida_MUX[3]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\ & ((\RAM|ram[814][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\ & (\RAM|ram[830][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\ & ((\RAM|ram[815][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~428_combout\ & (\RAM|ram[831][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[830][3]~q\,
	datab => \RAM|ALT_INV_ram[831][3]~q\,
	datac => \RAM|ALT_INV_ram[815][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~428_combout\,
	datag => \RAM|ALT_INV_ram[814][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\);

-- Location: LABCELL_X2_Y6_N30
\RAM|ram[826][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[826][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[826][3]~feeder_combout\);

-- Location: FF_X2_Y6_N31
\RAM|ram[826][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[826][3]~feeder_combout\,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][3]~q\);

-- Location: FF_X13_Y4_N11
\RAM|ram[811][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][3]~q\);

-- Location: FF_X9_Y6_N37
\RAM|ram[827][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][3]~q\);

-- Location: LABCELL_X5_Y5_N54
\RAM|ram[824][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[824][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[824][3]~feeder_combout\);

-- Location: FF_X5_Y5_N55
\RAM|ram[824][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[824][3]~feeder_combout\,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][3]~q\);

-- Location: FF_X5_Y5_N10
\RAM|ram[825][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][3]~q\);

-- Location: FF_X5_Y5_N40
\RAM|ram[809][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][3]~q\);

-- Location: LABCELL_X5_Y3_N6
\RAM|ram[808][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[808][3]~feeder_combout\);

-- Location: FF_X5_Y3_N7
\RAM|ram[808][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][3]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][3]~q\);

-- Location: LABCELL_X6_Y5_N18
\processador|arquitetura|muxInstRAM|saida_MUX[3]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[808][3]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[824][3]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[809][3]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[825][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[824][3]~q\,
	datab => \RAM|ALT_INV_ram[825][3]~q\,
	datac => \RAM|ALT_INV_ram[809][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[808][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\);

-- Location: FF_X6_Y5_N55
\RAM|ram[810][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][3]~q\);

-- Location: MLABCELL_X9_Y6_N36
\processador|arquitetura|muxInstRAM|saida_MUX[3]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\ & ((\RAM|ram[810][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\ & (\RAM|ram[826][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\ & (\RAM|ram[811][3]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~424_combout\ & ((\RAM|ram[827][3]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[826][3]~q\,
	datac => \RAM|ALT_INV_ram[811][3]~q\,
	datad => \RAM|ALT_INV_ram[827][3]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~424_combout\,
	datag => \RAM|ALT_INV_ram[810][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\);

-- Location: FF_X4_Y4_N2
\RAM|ram[823][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][3]~q\);

-- Location: FF_X4_Y4_N28
\RAM|ram[822][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][3]~q\);

-- Location: FF_X4_Y4_N7
\RAM|ram[807][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][3]~q\);

-- Location: FF_X5_Y4_N26
\RAM|ram[821][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][3]~q\);

-- Location: FF_X5_Y4_N8
\RAM|ram[820][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][3]~q\);

-- Location: FF_X5_Y4_N50
\RAM|ram[805][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~88_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][3]~q\);

-- Location: LABCELL_X2_Y8_N0
\RAM|ram[804][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[804][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[804][3]~feeder_combout\);

-- Location: FF_X2_Y8_N1
\RAM|ram[804][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[804][3]~feeder_combout\,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][3]~q\);

-- Location: LABCELL_X5_Y4_N24
\processador|arquitetura|muxInstRAM|saida_MUX[3]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[804][3]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[820][3]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[805][3]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[821][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[821][3]~q\,
	datab => \RAM|ALT_INV_ram[820][3]~q\,
	datac => \RAM|ALT_INV_ram[805][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[804][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\);

-- Location: MLABCELL_X4_Y5_N15
\RAM|ram[806][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[806][3]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	combout => \RAM|ram[806][3]~feeder_combout\);

-- Location: FF_X4_Y5_N16
\RAM|ram[806][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[806][3]~feeder_combout\,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][3]~q\);

-- Location: MLABCELL_X4_Y4_N18
\processador|arquitetura|muxInstRAM|saida_MUX[3]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\ & ((\RAM|ram[806][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\ & (\RAM|ram[822][3]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\ & ((\RAM|ram[807][3]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[3]~420_combout\ & (\RAM|ram[823][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[823][3]~q\,
	datab => \RAM|ALT_INV_ram[822][3]~q\,
	datac => \RAM|ALT_INV_ram[807][3]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~420_combout\,
	datag => \RAM|ALT_INV_ram[806][3]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\);

-- Location: MLABCELL_X9_Y6_N12
\processador|arquitetura|muxInstRAM|saida_MUX[3]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ & 
-- (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\)) # (\processador|fetch|ROM|memROM~15_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\) # 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (((\processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\)) # (\processador|fetch|ROM|memROM~15_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & ((!\processador|fetch|ROM|memROM~15_combout\) # 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\)))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~148_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~144_combout\ & ( (!\processador|fetch|ROM|memROM~17_combout\ 
-- & (!\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[3]~140_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|fetch|ROM|memROM~15_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[3]~152_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~140_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~152_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~148_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~144_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\);

-- Location: LABCELL_X10_Y8_N6
\processador|arquitetura|muxInstRAM|saida_MUX[3]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~287_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & ((!\processador|fetch|ROM|memROM~22_combout\) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\))) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~173_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & (\processador|fetch|ROM|memROM~22_combout\ & 
-- \processador|arquitetura|muxInstRAM|saida_MUX[3]~156_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~156_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~173_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[3]~287_combout\);

-- Location: LABCELL_X10_Y8_N45
\processador|arquitetura|ULA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~21_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~18_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~544_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~92_combout\ ) + ( \processador|arquitetura|ULA|Add0~18\ ))
-- \processador|arquitetura|ULA|Add0~22\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (((!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~18_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~544_combout\))))) ) + ( \processador|arquitetura|memReg|registrador~92_combout\ ) + ( \processador|arquitetura|ULA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010011010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datab => \processador|UC|ALT_INV_Equal7~1_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~544_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	cin => \processador|arquitetura|ULA|Add0~18\,
	sumout => \processador|arquitetura|ULA|Add0~21_sumout\,
	cout => \processador|arquitetura|ULA|Add0~22\);

-- Location: MLABCELL_X9_Y9_N39
\processador|arquitetura|memReg|registrador~56feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~56feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~56feeder_combout\);

-- Location: FF_X7_Y8_N11
\RAM|ram[830][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[830][4]~q\);

-- Location: FF_X7_Y8_N5
\RAM|ram[815][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[815][4]~q\);

-- Location: FF_X7_Y8_N43
\RAM|ram[831][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[831][4]~q\);

-- Location: MLABCELL_X4_Y6_N51
\RAM|ram[828][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[828][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[828][4]~feeder_combout\);

-- Location: FF_X4_Y6_N52
\RAM|ram[828][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[828][4]~feeder_combout\,
	ena => \RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[828][4]~q\);

-- Location: FF_X5_Y6_N11
\RAM|ram[829][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[829][4]~q\);

-- Location: FF_X4_Y6_N59
\RAM|ram[813][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[813][4]~q\);

-- Location: LABCELL_X5_Y8_N42
\RAM|ram[812][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[812][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[812][4]~feeder_combout\);

-- Location: FF_X5_Y8_N43
\RAM|ram[812][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[812][4]~feeder_combout\,
	ena => \RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[812][4]~q\);

-- Location: LABCELL_X5_Y6_N36
\processador|arquitetura|muxInstRAM|saida_MUX[4]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[812][4]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[828][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[813][4]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[829][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[828][4]~q\,
	datab => \RAM|ALT_INV_ram[829][4]~q\,
	datac => \RAM|ALT_INV_ram[813][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[812][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\);

-- Location: LABCELL_X2_Y8_N24
\RAM|ram[814][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[814][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[814][4]~feeder_combout\);

-- Location: FF_X2_Y8_N26
\RAM|ram[814][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[814][4]~feeder_combout\,
	ena => \RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[814][4]~q\);

-- Location: LABCELL_X7_Y8_N42
\processador|arquitetura|muxInstRAM|saida_MUX[4]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\ & ((\RAM|ram[814][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\ & (\RAM|ram[830][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\ & (\RAM|ram[815][4]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~460_combout\ & ((\RAM|ram[831][4]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[830][4]~q\,
	datac => \RAM|ALT_INV_ram[815][4]~q\,
	datad => \RAM|ALT_INV_ram[831][4]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~460_combout\,
	datag => \RAM|ALT_INV_ram[814][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\);

-- Location: FF_X7_Y9_N26
\RAM|ram[819][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[819][4]~q\);

-- Location: LABCELL_X7_Y9_N6
\RAM|ram[818][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[818][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[818][4]~feeder_combout\);

-- Location: FF_X7_Y9_N8
\RAM|ram[818][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[818][4]~feeder_combout\,
	ena => \RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[818][4]~q\);

-- Location: LABCELL_X7_Y9_N0
\RAM|ram[803][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[803][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[803][4]~feeder_combout\);

-- Location: FF_X7_Y9_N2
\RAM|ram[803][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[803][4]~feeder_combout\,
	ena => \RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[803][4]~q\);

-- Location: FF_X6_Y9_N2
\RAM|ram[817][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[817][4]~q\);

-- Location: LABCELL_X6_Y9_N54
\RAM|ram[816][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[816][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[816][4]~feeder_combout\);

-- Location: FF_X6_Y9_N55
\RAM|ram[816][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[816][4]~feeder_combout\,
	ena => \RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[816][4]~q\);

-- Location: LABCELL_X6_Y9_N27
\RAM|ram[801][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[801][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[801][4]~feeder_combout\);

-- Location: FF_X6_Y9_N29
\RAM|ram[801][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[801][4]~feeder_combout\,
	ena => \RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[801][4]~q\);

-- Location: LABCELL_X5_Y9_N24
\RAM|ram[800][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[800][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[800][4]~feeder_combout\);

-- Location: FF_X5_Y9_N26
\RAM|ram[800][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[800][4]~feeder_combout\,
	ena => \RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[800][4]~q\);

-- Location: LABCELL_X6_Y9_N0
\processador|arquitetura|muxInstRAM|saida_MUX[4]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[800][4]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[816][4]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[801][4]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[817][4]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[817][4]~q\,
	datab => \RAM|ALT_INV_ram[816][4]~q\,
	datac => \RAM|ALT_INV_ram[801][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[800][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\);

-- Location: LABCELL_X5_Y9_N39
\RAM|ram[802][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[802][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[802][4]~feeder_combout\);

-- Location: FF_X5_Y9_N41
\RAM|ram[802][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[802][4]~feeder_combout\,
	ena => \RAM|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[802][4]~q\);

-- Location: LABCELL_X7_Y9_N24
\processador|arquitetura|muxInstRAM|saida_MUX[4]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\ & ((\RAM|ram[802][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\ & (\RAM|ram[818][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\ & ((\RAM|ram[803][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~448_combout\ & (\RAM|ram[819][4]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[819][4]~q\,
	datab => \RAM|ALT_INV_ram[818][4]~q\,
	datac => \RAM|ALT_INV_ram[803][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~448_combout\,
	datag => \RAM|ALT_INV_ram[802][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\);

-- Location: FF_X4_Y8_N38
\RAM|ram[822][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[822][4]~q\);

-- Location: FF_X4_Y8_N26
\RAM|ram[807][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[807][4]~q\);

-- Location: FF_X4_Y8_N14
\RAM|ram[823][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[823][4]~q\);

-- Location: FF_X5_Y4_N22
\RAM|ram[820][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[820][4]~q\);

-- Location: FF_X5_Y8_N14
\RAM|ram[821][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[821][4]~q\);

-- Location: FF_X5_Y4_N58
\RAM|ram[805][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[805][4]~q\);

-- Location: LABCELL_X2_Y8_N18
\RAM|ram[804][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[804][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[804][4]~feeder_combout\);

-- Location: FF_X2_Y8_N19
\RAM|ram[804][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[804][4]~feeder_combout\,
	ena => \RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[804][4]~q\);

-- Location: LABCELL_X5_Y8_N12
\processador|arquitetura|muxInstRAM|saida_MUX[4]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[804][4]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[820][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[805][4]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[821][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[820][4]~q\,
	datab => \RAM|ALT_INV_ram[821][4]~q\,
	datac => \RAM|ALT_INV_ram[805][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[804][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\);

-- Location: MLABCELL_X4_Y5_N54
\RAM|ram[806][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[806][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[806][4]~feeder_combout\);

-- Location: FF_X4_Y5_N55
\RAM|ram[806][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[806][4]~feeder_combout\,
	ena => \RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[806][4]~q\);

-- Location: MLABCELL_X4_Y8_N12
\processador|arquitetura|muxInstRAM|saida_MUX[4]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\ & ((\RAM|ram[806][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\ & (\RAM|ram[822][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\ & (\RAM|ram[807][4]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~452_combout\ & ((\RAM|ram[823][4]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[822][4]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[807][4]~q\,
	datad => \RAM|ALT_INV_ram[823][4]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~452_combout\,
	datag => \RAM|ALT_INV_ram[806][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\);

-- Location: FF_X10_Y7_N56
\RAM|ram[827][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[827][4]~q\);

-- Location: FF_X10_Y7_N25
\RAM|ram[826][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[826][4]~q\);

-- Location: FF_X10_Y7_N20
\RAM|ram[811][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[811][4]~q\);

-- Location: FF_X5_Y7_N55
\RAM|ram[824][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[824][4]~q\);

-- Location: FF_X5_Y7_N50
\RAM|ram[825][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[825][4]~q\);

-- Location: FF_X5_Y7_N28
\RAM|ram[809][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[809][4]~q\);

-- Location: LABCELL_X5_Y3_N27
\RAM|ram[808][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[808][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[808][4]~feeder_combout\);

-- Location: FF_X5_Y3_N29
\RAM|ram[808][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[808][4]~feeder_combout\,
	ena => \RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[808][4]~q\);

-- Location: LABCELL_X6_Y7_N15
\processador|arquitetura|muxInstRAM|saida_MUX[4]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[808][4]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[824][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[809][4]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[825][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[824][4]~q\,
	datab => \RAM|ALT_INV_ram[825][4]~q\,
	datac => \RAM|ALT_INV_ram[809][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[808][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\);

-- Location: FF_X6_Y5_N7
\RAM|ram[810][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[810][4]~q\);

-- Location: LABCELL_X10_Y7_N54
\processador|arquitetura|muxInstRAM|saida_MUX[4]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\ & ((\RAM|ram[810][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\ & (\RAM|ram[826][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\ & ((\RAM|ram[811][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~456_combout\ & (\RAM|ram[827][4]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[827][4]~q\,
	datab => \RAM|ALT_INV_ram[826][4]~q\,
	datac => \RAM|ALT_INV_ram[811][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~456_combout\,
	datag => \RAM|ALT_INV_ram[810][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\);

-- Location: LABCELL_X7_Y8_N6
\processador|arquitetura|muxInstRAM|saida_MUX[4]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (((\processador|fetch|ROM|memROM~17_combout\) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((!\processador|fetch|ROM|memROM~17_combout\)) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (((\processador|fetch|ROM|memROM~17_combout\) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\ & 
-- ((\processador|fetch|ROM|memROM~17_combout\)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\ & !\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (((!\processador|fetch|ROM|memROM~17_combout\)) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~179_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~183_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~175_combout\ & !\processador|fetch|ROM|memROM~17_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[4]~187_combout\ & 
-- ((\processador|fetch|ROM|memROM~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~187_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~175_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~179_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~183_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\);

-- Location: LABCELL_X7_Y8_N0
\processador|arquitetura|muxInstRAM|saida_MUX[4]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ = ( \processador|fetch|ROM|memROM~22_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\ & ( (!\processador|UC|Equal7~1_combout\ & 
-- (\processador|fetch|ROM|memROM~18_combout\)) # (\processador|UC|Equal7~1_combout\ & (((\processador|fetch|ROM|memROM~1_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\)))) ) ) ) # ( !\processador|fetch|ROM|memROM~22_combout\ & ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\ & ( (!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~18_combout\)) # (\processador|UC|Equal7~1_combout\ & ((\processador|fetch|ROM|memROM~1_combout\))) ) ) ) # ( 
-- \processador|fetch|ROM|memROM~22_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\ & ( (!\processador|UC|Equal7~1_combout\ & (\processador|fetch|ROM|memROM~18_combout\)) # (\processador|UC|Equal7~1_combout\ & 
-- (((\processador|fetch|ROM|memROM~1_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\)))) ) ) ) # ( !\processador|fetch|ROM|memROM~22_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\ & ( 
-- (\processador|fetch|ROM|memROM~18_combout\ & !\processador|UC|Equal7~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101001101010011010100110101000001010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|UC|ALT_INV_Equal7~1_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~191_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~208_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\);

-- Location: LABCELL_X7_Y8_N15
\processador|arquitetura|ULA|saida[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[4]~19_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( \processador|arquitetura|memReg|registrador~92_combout\ & ( (!\processador|UC|operacao\(2)) # (\processador|UC|operacao\(1)) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( \processador|arquitetura|memReg|registrador~92_combout\ & ( (!\processador|UC|operacao\(0) & ((!\processador|UC|operacao\(1)) # (!\processador|UC|operacao\(2)))) # 
-- (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) $ (\processador|UC|operacao\(2)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( !\processador|arquitetura|memReg|registrador~92_combout\ & ( 
-- (!\processador|UC|operacao\(1) & ((\processador|UC|operacao\(2)))) # (\processador|UC|operacao\(1) & (\processador|UC|operacao\(0))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( 
-- !\processador|arquitetura|memReg|registrador~92_combout\ & ( (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) & \processador|UC|operacao\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000001011111010111111010101001011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datac => \processador|UC|ALT_INV_operacao\(1),
	datad => \processador|UC|ALT_INV_operacao\(2),
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~209_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \processador|arquitetura|ULA|saida[4]~19_combout\);

-- Location: FF_X9_Y9_N40
\processador|arquitetura|memReg|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~56feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~56_q\);

-- Location: MLABCELL_X9_Y9_N15
\processador|arquitetura|memReg|registrador~72feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~72feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~72feeder_combout\);

-- Location: FF_X9_Y9_N16
\processador|arquitetura|memReg|registrador~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~72feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~72_q\);

-- Location: MLABCELL_X13_Y8_N57
\processador|arquitetura|memReg|registrador~64feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~64feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~64feeder_combout\);

-- Location: FF_X13_Y8_N58
\processador|arquitetura|memReg|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~64feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~64_q\);

-- Location: MLABCELL_X13_Y8_N51
\processador|arquitetura|memReg|registrador~24feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~24feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~24feeder_combout\);

-- Location: FF_X13_Y8_N53
\processador|arquitetura|memReg|registrador~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~24feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~24_q\);

-- Location: MLABCELL_X13_Y8_N45
\processador|arquitetura|memReg|registrador~40feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~40feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~40feeder_combout\);

-- Location: FF_X13_Y8_N47
\processador|arquitetura|memReg|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~40feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~40_q\);

-- Location: LABCELL_X12_Y8_N45
\processador|arquitetura|memReg|registrador~32feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~32feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~32feeder_combout\);

-- Location: FF_X12_Y8_N46
\processador|arquitetura|memReg|registrador~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~32feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~32_q\);

-- Location: LABCELL_X10_Y9_N18
\processador|arquitetura|memReg|registrador~16feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~16feeder_combout\ = \processador|arquitetura|ULA|Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~16feeder_combout\);

-- Location: FF_X10_Y9_N19
\processador|arquitetura|memReg|registrador~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~16feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~16_q\);

-- Location: MLABCELL_X13_Y8_N24
\processador|arquitetura|memReg|registrador~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~124_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|fetch|ROM|memROM~29_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~16_q\))) # (\processador|fetch|ROM|memROM~29_combout\ & (\processador|arquitetura|memReg|registrador~24_q\)))) # (\processador|fetch|ROM|memROM~25_combout\ & (((\processador|fetch|ROM|memROM~29_combout\))))) ) 
-- ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|fetch|ROM|memROM~29_combout\ & ((\processador|arquitetura|memReg|registrador~32_q\))) # (\processador|fetch|ROM|memROM~29_combout\ & 
-- (\processador|arquitetura|memReg|registrador~40_q\)))) # (\processador|fetch|ROM|memROM~25_combout\ & (((\processador|fetch|ROM|memROM~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~24_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~40_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~32_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~16_q\,
	combout => \processador|arquitetura|memReg|registrador~124_combout\);

-- Location: MLABCELL_X9_Y9_N33
\processador|arquitetura|memReg|registrador~48feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~48feeder_combout\ = ( \processador|arquitetura|ULA|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	combout => \processador|arquitetura|memReg|registrador~48feeder_combout\);

-- Location: FF_X9_Y9_N34
\processador|arquitetura|memReg|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~48feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[4]~19_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~48_q\);

-- Location: MLABCELL_X13_Y8_N36
\processador|arquitetura|memReg|registrador~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~92_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~124_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~124_combout\ & ((\processador|arquitetura|memReg|registrador~48_q\))) # (\processador|arquitetura|memReg|registrador~124_combout\ & 
-- (\processador|arquitetura|memReg|registrador~56_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~124_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~124_combout\ & ((\processador|arquitetura|memReg|registrador~64_q\))) # (\processador|arquitetura|memReg|registrador~124_combout\ & 
-- (\processador|arquitetura|memReg|registrador~72_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~56_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~72_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~64_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~124_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~48_q\,
	combout => \processador|arquitetura|memReg|registrador~92_combout\);

-- Location: FF_X7_Y7_N2
\RAM|ram[795][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[795][4]~q\);

-- Location: LABCELL_X6_Y3_N54
\RAM|ram[779][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[779][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[779][4]~feeder_combout\);

-- Location: FF_X6_Y3_N55
\RAM|ram[779][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[779][4]~feeder_combout\,
	ena => \RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[779][4]~q\);

-- Location: MLABCELL_X13_Y5_N18
\RAM|ram[794][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[794][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[794][4]~feeder_combout\);

-- Location: FF_X13_Y5_N19
\RAM|ram[794][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[794][4]~feeder_combout\,
	ena => \RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[794][4]~q\);

-- Location: FF_X7_Y7_N26
\RAM|ram[792][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[792][4]~q\);

-- Location: FF_X7_Y7_N43
\RAM|ram[793][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[793][4]~q\);

-- Location: FF_X12_Y7_N40
\RAM|ram[777][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[777][4]~q\);

-- Location: FF_X12_Y7_N29
\RAM|ram[776][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[776][4]~q\);

-- Location: LABCELL_X7_Y7_N42
\processador|arquitetura|muxInstRAM|saida_MUX[4]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[776][4]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[792][4]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[777][4]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[793][4]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[792][4]~q\,
	datab => \RAM|ALT_INV_ram[793][4]~q\,
	datac => \RAM|ALT_INV_ram[777][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[776][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\);

-- Location: LABCELL_X6_Y3_N36
\RAM|ram[778][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[778][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[778][4]~feeder_combout\);

-- Location: FF_X6_Y3_N37
\RAM|ram[778][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[778][4]~feeder_combout\,
	ena => \RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[778][4]~q\);

-- Location: LABCELL_X7_Y7_N0
\processador|arquitetura|muxInstRAM|saida_MUX[4]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\ & (\RAM|ram[778][4]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\ & ((\RAM|ram[794][4]~q\)))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\ & ((\RAM|ram[779][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~472_combout\ & (\RAM|ram[795][4]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[795][4]~q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datac => \RAM|ALT_INV_ram[779][4]~q\,
	datad => \RAM|ALT_INV_ram[794][4]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~472_combout\,
	datag => \RAM|ALT_INV_ram[778][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\);

-- Location: FF_X6_Y5_N38
\RAM|ram[787][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[787][4]~q\);

-- Location: FF_X6_Y5_N14
\RAM|ram[786][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[786][4]~q\);

-- Location: FF_X13_Y6_N28
\RAM|ram[771][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][4]~q\);

-- Location: LABCELL_X6_Y4_N6
\RAM|ram[785][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[785][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[785][4]~feeder_combout\);

-- Location: FF_X6_Y4_N7
\RAM|ram[785][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[785][4]~feeder_combout\,
	ena => \RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[785][4]~q\);

-- Location: LABCELL_X6_Y4_N57
\RAM|ram[784][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[784][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[784][4]~feeder_combout\);

-- Location: FF_X6_Y4_N59
\RAM|ram[784][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[784][4]~feeder_combout\,
	ena => \RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[784][4]~q\);

-- Location: LABCELL_X7_Y2_N15
\RAM|ram[769][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[769][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[769][4]~feeder_combout\);

-- Location: FF_X7_Y2_N16
\RAM|ram[769][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[769][4]~feeder_combout\,
	ena => \RAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[769][4]~q\);

-- Location: LABCELL_X7_Y2_N45
\RAM|ram[768][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[768][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[768][4]~feeder_combout\);

-- Location: FF_X7_Y2_N46
\RAM|ram[768][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[768][4]~feeder_combout\,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][4]~q\);

-- Location: LABCELL_X6_Y4_N0
\processador|arquitetura|muxInstRAM|saida_MUX[4]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[768][4]~q\))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[784][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & (((\processador|fetch|ROM|memROM~18_combout\))))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|fetch|ROM|memROM~18_combout\ & ((\RAM|ram[769][4]~q\))) # (\processador|fetch|ROM|memROM~18_combout\ & (\RAM|ram[785][4]~q\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((\processador|fetch|ROM|memROM~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[785][4]~q\,
	datab => \RAM|ALT_INV_ram[784][4]~q\,
	datac => \RAM|ALT_INV_ram[769][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datag => \RAM|ALT_INV_ram[768][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\);

-- Location: LABCELL_X7_Y2_N30
\RAM|ram[770][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[770][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[770][4]~feeder_combout\);

-- Location: FF_X7_Y2_N31
\RAM|ram[770][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][4]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][4]~q\);

-- Location: LABCELL_X6_Y5_N36
\processador|arquitetura|muxInstRAM|saida_MUX[4]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\ & ((\RAM|ram[770][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\ & (\RAM|ram[786][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\ & ((\RAM|ram[771][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~464_combout\ & (\RAM|ram[787][4]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[787][4]~q\,
	datab => \RAM|ALT_INV_ram[786][4]~q\,
	datac => \RAM|ALT_INV_ram[771][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~464_combout\,
	datag => \RAM|ALT_INV_ram[770][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\);

-- Location: MLABCELL_X13_Y5_N45
\RAM|ram[798][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[798][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[798][4]~feeder_combout\);

-- Location: FF_X13_Y5_N46
\RAM|ram[798][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[798][4]~feeder_combout\,
	ena => \RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[798][4]~q\);

-- Location: FF_X9_Y4_N32
\RAM|ram[799][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[799][4]~q\);

-- Location: LABCELL_X12_Y4_N21
\RAM|ram[783][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[783][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[783][4]~feeder_combout\);

-- Location: FF_X12_Y4_N23
\RAM|ram[783][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[783][4]~feeder_combout\,
	ena => \RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[783][4]~q\);

-- Location: FF_X9_Y4_N5
\RAM|ram[797][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[797][4]~q\);

-- Location: MLABCELL_X9_Y4_N39
\RAM|ram[796][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[796][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[796][4]~feeder_combout\);

-- Location: FF_X9_Y4_N41
\RAM|ram[796][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[796][4]~feeder_combout\,
	ena => \RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[796][4]~q\);

-- Location: LABCELL_X12_Y4_N57
\RAM|ram[781][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[781][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[781][4]~feeder_combout\);

-- Location: FF_X12_Y4_N58
\RAM|ram[781][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[781][4]~feeder_combout\,
	ena => \RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[781][4]~q\);

-- Location: MLABCELL_X9_Y2_N15
\RAM|ram[780][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[780][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[780][4]~feeder_combout\);

-- Location: FF_X9_Y2_N17
\RAM|ram[780][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[780][4]~feeder_combout\,
	ena => \RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[780][4]~q\);

-- Location: MLABCELL_X9_Y4_N24
\processador|arquitetura|muxInstRAM|saida_MUX[4]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[780][4]~q\ & !\processador|fetch|ROM|memROM~13_combout\)))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[796][4]~q\)))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[781][4]~q\ & 
-- !\processador|fetch|ROM|memROM~13_combout\)))) # (\processador|fetch|ROM|memROM~18_combout\ & (((\processador|fetch|ROM|memROM~13_combout\)) # (\RAM|ram[797][4]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[797][4]~q\,
	datab => \RAM|ALT_INV_ram[796][4]~q\,
	datac => \RAM|ALT_INV_ram[781][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[780][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\);

-- Location: LABCELL_X12_Y4_N15
\RAM|ram[782][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[782][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[782][4]~feeder_combout\);

-- Location: FF_X12_Y4_N17
\RAM|ram[782][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[782][4]~feeder_combout\,
	ena => \RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[782][4]~q\);

-- Location: MLABCELL_X9_Y4_N30
\processador|arquitetura|muxInstRAM|saida_MUX[4]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\)))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\ & ((\RAM|ram[782][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\ & (\RAM|ram[798][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( ((!\processador|fetch|ROM|memROM~13_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\)))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- ((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\ & ((\RAM|ram[783][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~476_combout\ & (\RAM|ram[799][4]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_ram[798][4]~q\,
	datab => \RAM|ALT_INV_ram[799][4]~q\,
	datac => \RAM|ALT_INV_ram[783][4]~q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~476_combout\,
	datag => \RAM|ALT_INV_ram[782][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\);

-- Location: FF_X7_Y5_N41
\RAM|ram[790][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[790][4]~q\);

-- Location: FF_X10_Y5_N20
\RAM|ram[775][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[775][4]~q\);

-- Location: FF_X7_Y5_N32
\RAM|ram[791][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[791][4]~q\);

-- Location: LABCELL_X7_Y4_N15
\RAM|ram[788][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[788][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[788][4]~feeder_combout\);

-- Location: FF_X7_Y4_N16
\RAM|ram[788][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[788][4]~feeder_combout\,
	ena => \RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[788][4]~q\);

-- Location: FF_X10_Y5_N31
\RAM|ram[773][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][4]~q\);

-- Location: FF_X7_Y5_N58
\RAM|ram[789][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[789][4]~q\);

-- Location: FF_X10_Y6_N49
\RAM|ram[772][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~92_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][4]~q\);

-- Location: LABCELL_X6_Y5_N0
\processador|arquitetura|muxInstRAM|saida_MUX[4]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[772][4]~q\ & ((!\processador|fetch|ROM|memROM~13_combout\)))))) # 
-- (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\))) # (\RAM|ram[788][4]~q\))) ) ) # ( \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~18_combout\ & (((\RAM|ram[773][4]~q\ & 
-- ((!\processador|fetch|ROM|memROM~13_combout\)))))) # (\processador|fetch|ROM|memROM~18_combout\ & ((((\processador|fetch|ROM|memROM~13_combout\) # (\RAM|ram[789][4]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~18_combout\,
	datab => \RAM|ALT_INV_ram[788][4]~q\,
	datac => \RAM|ALT_INV_ram[773][4]~q\,
	datad => \RAM|ALT_INV_ram[789][4]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datag => \RAM|ALT_INV_ram[772][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\);

-- Location: LABCELL_X10_Y2_N33
\RAM|ram[774][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|ram[774][4]~feeder_combout\ = ( \processador|arquitetura|memReg|registrador~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \RAM|ram[774][4]~feeder_combout\);

-- Location: FF_X10_Y2_N34
\RAM|ram[774][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[774][4]~feeder_combout\,
	ena => \RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[774][4]~q\);

-- Location: LABCELL_X7_Y5_N30
\processador|arquitetura|muxInstRAM|saida_MUX[4]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\ = ( !\processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\))))) # 
-- (\processador|fetch|ROM|memROM~13_combout\ & (((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\ & ((\RAM|ram[774][4]~q\))) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\ & (\RAM|ram[790][4]~q\))))) ) ) # ( 
-- \processador|fetch|ROM|memROM~3_combout\ & ( (!\processador|fetch|ROM|memROM~13_combout\ & ((((\processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\))))) # (\processador|fetch|ROM|memROM~13_combout\ & 
-- (((!\processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\ & (\RAM|ram[775][4]~q\)) # (\processador|arquitetura|muxInstRAM|saida_MUX[4]~468_combout\ & ((\RAM|ram[791][4]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~13_combout\,
	datab => \RAM|ALT_INV_ram[790][4]~q\,
	datac => \RAM|ALT_INV_ram[775][4]~q\,
	datad => \RAM|ALT_INV_ram[791][4]~q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~3_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~468_combout\,
	datag => \RAM|ALT_INV_ram[774][4]~q\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\);

-- Location: LABCELL_X7_Y8_N18
\processador|arquitetura|muxInstRAM|saida_MUX[4]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\ & ( ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\))) # (\processador|fetch|ROM|memROM~15_combout\) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & ((!\processador|fetch|ROM|memROM~17_combout\ & 
-- ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\)))) # (\processador|fetch|ROM|memROM~15_combout\ & 
-- (!\processador|fetch|ROM|memROM~17_combout\)) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\ & ( (!\processador|fetch|ROM|memROM~15_combout\ & 
-- ((!\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & (\processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\)))) # 
-- (\processador|fetch|ROM|memROM~15_combout\ & (\processador|fetch|ROM|memROM~17_combout\)) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~204_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~196_combout\ & ( 
-- (!\processador|fetch|ROM|memROM~15_combout\ & ((!\processador|fetch|ROM|memROM~17_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~192_combout\))) # (\processador|fetch|ROM|memROM~17_combout\ & 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[4]~200_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~15_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~200_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~192_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~204_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~196_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\);

-- Location: LABCELL_X10_Y8_N15
\processador|arquitetura|muxInstRAM|saida_MUX[4]~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~544_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\ & ( (\processador|fetch|ROM|memROM~1_combout\ & ((\processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\) # 
-- (\processador|fetch|ROM|memROM~22_combout\))) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~191_combout\ & ( (!\processador|fetch|ROM|memROM~22_combout\ & (\processador|fetch|ROM|memROM~1_combout\ & 
-- \processador|arquitetura|muxInstRAM|saida_MUX[4]~208_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~1_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~208_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~191_combout\,
	combout => \processador|arquitetura|muxInstRAM|saida_MUX[4]~544_combout\);

-- Location: LABCELL_X10_Y8_N48
\processador|arquitetura|ULA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~25_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (\processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\) ) + ( \processador|arquitetura|memReg|registrador~96_combout\ ) + ( 
-- \processador|arquitetura|ULA|Add0~22\ ))
-- \processador|arquitetura|ULA|Add0~26\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (\processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\) ) + ( \processador|arquitetura|memReg|registrador~96_combout\ ) + ( 
-- \processador|arquitetura|ULA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~34_combout\,
	cin => \processador|arquitetura|ULA|Add0~22\,
	sumout => \processador|arquitetura|ULA|Add0~25_sumout\,
	cout => \processador|arquitetura|ULA|Add0~26\);

-- Location: MLABCELL_X9_Y9_N6
\processador|arquitetura|memReg|registrador~73feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~73feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~73feeder_combout\);

-- Location: MLABCELL_X9_Y5_N12
\processador|arquitetura|ULA|saida[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[5]~0_combout\ = ( \processador|arquitetura|memReg|registrador~96_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\ & ( (!\processador|UC|operacao\(2)) # (\processador|UC|operacao\(1)) ) ) ) # ( 
-- !\processador|arquitetura|memReg|registrador~96_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\ & ( (!\processador|UC|operacao\(1) & ((\processador|UC|operacao\(2)))) # (\processador|UC|operacao\(1) & 
-- (\processador|UC|operacao\(0))) ) ) ) # ( \processador|arquitetura|memReg|registrador~96_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\ & ( (!\processador|UC|operacao\(0) & ((!\processador|UC|operacao\(1)) # 
-- (!\processador|UC|operacao\(2)))) # (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) $ (\processador|UC|operacao\(2)))) ) ) ) # ( !\processador|arquitetura|memReg|registrador~96_combout\ & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[5]~34_combout\ & ( (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) & \processador|UC|operacao\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100111011101001100100010001110111011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(1),
	datad => \processador|UC|ALT_INV_operacao\(2),
	datae => \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~34_combout\,
	combout => \processador|arquitetura|ULA|saida[5]~0_combout\);

-- Location: FF_X9_Y9_N8
\processador|arquitetura|memReg|registrador~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~73feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~73_q\);

-- Location: MLABCELL_X9_Y9_N54
\processador|arquitetura|memReg|registrador~57feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~57feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~57feeder_combout\);

-- Location: FF_X9_Y9_N55
\processador|arquitetura|memReg|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~57feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~57_q\);

-- Location: MLABCELL_X13_Y8_N18
\processador|arquitetura|memReg|registrador~65feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~65feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~65feeder_combout\);

-- Location: FF_X13_Y8_N19
\processador|arquitetura|memReg|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~65feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~65_q\);

-- Location: MLABCELL_X13_Y8_N30
\processador|arquitetura|memReg|registrador~41feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~41feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~41feeder_combout\);

-- Location: FF_X13_Y8_N31
\processador|arquitetura|memReg|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~41feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~41_q\);

-- Location: LABCELL_X10_Y9_N48
\processador|arquitetura|memReg|registrador~25feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~25feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~25feeder_combout\);

-- Location: FF_X10_Y9_N49
\processador|arquitetura|memReg|registrador~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~25feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~25_q\);

-- Location: LABCELL_X12_Y8_N24
\processador|arquitetura|memReg|registrador~33feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~33feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~33feeder_combout\);

-- Location: FF_X12_Y8_N26
\processador|arquitetura|memReg|registrador~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~33feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~33_q\);

-- Location: LABCELL_X10_Y9_N21
\processador|arquitetura|memReg|registrador~17feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~17feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~17feeder_combout\);

-- Location: FF_X10_Y9_N22
\processador|arquitetura|memReg|registrador~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~17feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~17_q\);

-- Location: MLABCELL_X9_Y3_N48
\processador|arquitetura|memReg|registrador~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~128_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~17_q\ & 
-- !\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\)) # (\processador|arquitetura|memReg|registrador~25_q\)))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~33_q\ & !\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\)) # 
-- (\processador|arquitetura|memReg|registrador~41_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~41_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~25_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~33_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~17_q\,
	combout => \processador|arquitetura|memReg|registrador~128_combout\);

-- Location: MLABCELL_X9_Y9_N48
\processador|arquitetura|memReg|registrador~49feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~49feeder_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|memReg|registrador~49feeder_combout\);

-- Location: FF_X9_Y9_N50
\processador|arquitetura|memReg|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~49feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[5]~0_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~49_q\);

-- Location: MLABCELL_X9_Y3_N30
\processador|arquitetura|memReg|registrador~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~96_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~128_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~128_combout\ & ((\processador|arquitetura|memReg|registrador~49_q\))) # (\processador|arquitetura|memReg|registrador~128_combout\ & 
-- (\processador|arquitetura|memReg|registrador~57_q\))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~128_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~128_combout\ & ((\processador|arquitetura|memReg|registrador~65_q\))) # (\processador|arquitetura|memReg|registrador~128_combout\ & 
-- (\processador|arquitetura|memReg|registrador~73_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~73_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~57_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~65_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~128_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~49_q\,
	combout => \processador|arquitetura|memReg|registrador~96_combout\);

-- Location: LABCELL_X10_Y8_N51
\processador|arquitetura|ULA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~29_sumout\ = SUM(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (\processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\) ) + ( \processador|arquitetura|memReg|registrador~100_combout\ ) + ( 
-- \processador|arquitetura|ULA|Add0~26\ ))
-- \processador|arquitetura|ULA|Add0~30\ = CARRY(( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (\processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\) ) + ( \processador|arquitetura|memReg|registrador~100_combout\ ) + ( 
-- \processador|arquitetura|ULA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~282_combout\,
	cin => \processador|arquitetura|ULA|Add0~26\,
	sumout => \processador|arquitetura|ULA|Add0~29_sumout\,
	cout => \processador|arquitetura|ULA|Add0~30\);

-- Location: MLABCELL_X9_Y9_N12
\processador|arquitetura|memReg|registrador~74feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~74feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~74feeder_combout\);

-- Location: LABCELL_X12_Y7_N42
\processador|arquitetura|ULA|saida[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[6]~20_combout\ = ( \processador|UC|operacao\(2) & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\ & ( (!\processador|UC|operacao\(1) & ((!\processador|arquitetura|memReg|registrador~100_combout\))) # 
-- (\processador|UC|operacao\(1) & ((\processador|arquitetura|memReg|registrador~100_combout\) # (\processador|UC|operacao\(0)))) ) ) ) # ( !\processador|UC|operacao\(2) & ( \processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\ & ( 
-- ((\processador|UC|operacao\(0) & \processador|UC|operacao\(1))) # (\processador|arquitetura|memReg|registrador~100_combout\) ) ) ) # ( \processador|UC|operacao\(2) & ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\ & ( 
-- (!\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) & \processador|arquitetura|memReg|registrador~100_combout\)) # (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) $ (\processador|arquitetura|memReg|registrador~100_combout\))) ) 
-- ) ) # ( !\processador|UC|operacao\(2) & ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~282_combout\ & ( (\processador|arquitetura|memReg|registrador~100_combout\ & ((!\processador|UC|operacao\(0)) # (!\processador|UC|operacao\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110010001001001100100010001111111111101110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(1),
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	datae => \processador|UC|ALT_INV_operacao\(2),
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~282_combout\,
	combout => \processador|arquitetura|ULA|saida[6]~20_combout\);

-- Location: FF_X9_Y9_N14
\processador|arquitetura|memReg|registrador~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~74feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~74_q\);

-- Location: MLABCELL_X13_Y7_N39
\processador|arquitetura|memReg|registrador~66feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~66feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~66feeder_combout\);

-- Location: FF_X13_Y7_N41
\processador|arquitetura|memReg|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~66feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~66_q\);

-- Location: LABCELL_X12_Y7_N30
\processador|arquitetura|memReg|registrador~58feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~58feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~58feeder_combout\);

-- Location: FF_X12_Y7_N32
\processador|arquitetura|memReg|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~58feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~58_q\);

-- Location: MLABCELL_X13_Y8_N3
\processador|arquitetura|memReg|registrador~42feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~42feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~42feeder_combout\);

-- Location: FF_X13_Y8_N4
\processador|arquitetura|memReg|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~42feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~42_q\);

-- Location: LABCELL_X10_Y9_N39
\processador|arquitetura|memReg|registrador~26feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~26feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~26feeder_combout\);

-- Location: FF_X10_Y9_N40
\processador|arquitetura|memReg|registrador~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~26feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~26_q\);

-- Location: LABCELL_X12_Y8_N9
\processador|arquitetura|memReg|registrador~34feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~34feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~34feeder_combout\);

-- Location: FF_X12_Y8_N10
\processador|arquitetura|memReg|registrador~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~34feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~34_q\);

-- Location: LABCELL_X10_Y9_N9
\processador|arquitetura|memReg|registrador~18feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~18feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~18feeder_combout\);

-- Location: FF_X10_Y9_N10
\processador|arquitetura|memReg|registrador~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~18feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~18_q\);

-- Location: MLABCELL_X13_Y7_N18
\processador|arquitetura|memReg|registrador~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~132_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~18_q\ & 
-- !\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\)) # (\processador|arquitetura|memReg|registrador~26_q\)))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( 
-- ((!\processador|fetch|ROM|memROM~29_combout\ & (((\processador|arquitetura|memReg|registrador~34_q\ & !\processador|fetch|ROM|memROM~25_combout\)))) # (\processador|fetch|ROM|memROM~29_combout\ & (((\processador|fetch|ROM|memROM~25_combout\)) # 
-- (\processador|arquitetura|memReg|registrador~42_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~42_q\,
	datab => \processador|arquitetura|memReg|ALT_INV_registrador~26_q\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~34_q\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~29_combout\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~18_q\,
	combout => \processador|arquitetura|memReg|registrador~132_combout\);

-- Location: MLABCELL_X13_Y7_N3
\processador|arquitetura|memReg|registrador~50feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~50feeder_combout\ = ( \processador|arquitetura|ULA|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	combout => \processador|arquitetura|memReg|registrador~50feeder_combout\);

-- Location: FF_X13_Y7_N5
\processador|arquitetura|memReg|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|memReg|registrador~50feeder_combout\,
	asdata => \processador|arquitetura|ULA|saida[6]~20_combout\,
	sload => \processador|arquitetura|ULA|Equal7~0_combout\,
	ena => \processador|arquitetura|memReg|registrador~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|memReg|registrador~50_q\);

-- Location: LABCELL_X12_Y7_N12
\processador|arquitetura|memReg|registrador~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|memReg|registrador~100_combout\ = ( !\processador|fetch|ROM|memROM~27_combout\ & ( ((!\processador|fetch|ROM|memROM~25_combout\ & (((\processador|arquitetura|memReg|registrador~132_combout\)))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & ((!\processador|arquitetura|memReg|registrador~132_combout\ & (\processador|arquitetura|memReg|registrador~50_q\)) # (\processador|arquitetura|memReg|registrador~132_combout\ & 
-- ((\processador|arquitetura|memReg|registrador~58_q\)))))) ) ) # ( \processador|fetch|ROM|memROM~27_combout\ & ( (!\processador|fetch|ROM|memROM~25_combout\ & ((((\processador|arquitetura|memReg|registrador~132_combout\))))) # 
-- (\processador|fetch|ROM|memROM~25_combout\ & (((!\processador|arquitetura|memReg|registrador~132_combout\ & ((\processador|arquitetura|memReg|registrador~66_q\))) # (\processador|arquitetura|memReg|registrador~132_combout\ & 
-- (\processador|arquitetura|memReg|registrador~74_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|memReg|ALT_INV_registrador~74_q\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~25_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~66_q\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~58_q\,
	datae => \processador|fetch|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~132_combout\,
	datag => \processador|arquitetura|memReg|ALT_INV_registrador~50_q\,
	combout => \processador|arquitetura|memReg|registrador~100_combout\);

-- Location: LABCELL_X10_Y8_N54
\processador|arquitetura|ULA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|Add0~1_sumout\ = SUM(( \processador|arquitetura|memReg|registrador~104_combout\ ) + ( !\processador|arquitetura|ULA|Equal7~1_combout\ $ (\processador|arquitetura|muxInstRAM|saida_MUX[7]~283_combout\) ) + ( 
-- \processador|arquitetura|ULA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~1_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~283_combout\,
	datad => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	cin => \processador|arquitetura|ULA|Add0~30\,
	sumout => \processador|arquitetura|ULA|Add0~1_sumout\);

-- Location: LABCELL_X10_Y8_N24
\processador|arquitetura|flag|flipFlop|DOUT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|flag|flipFlop|DOUT~1_combout\ = ( \processador|arquitetura|ULA|Add0~9_sumout\ & ( \processador|arquitetura|ULA|Add0~13_sumout\ & ( (\processador|arquitetura|ULA|Equal7~0_combout\ & 
-- !\processador|arquitetura|ULA|saida[5]~0_combout\) ) ) ) # ( !\processador|arquitetura|ULA|Add0~9_sumout\ & ( \processador|arquitetura|ULA|Add0~13_sumout\ & ( (\processador|arquitetura|ULA|Equal7~0_combout\ & 
-- !\processador|arquitetura|ULA|saida[5]~0_combout\) ) ) ) # ( \processador|arquitetura|ULA|Add0~9_sumout\ & ( !\processador|arquitetura|ULA|Add0~13_sumout\ & ( (\processador|arquitetura|ULA|Equal7~0_combout\ & 
-- !\processador|arquitetura|ULA|saida[5]~0_combout\) ) ) ) # ( !\processador|arquitetura|ULA|Add0~9_sumout\ & ( !\processador|arquitetura|ULA|Add0~13_sumout\ & ( (!\processador|arquitetura|ULA|Equal7~0_combout\ & 
-- (((!\processador|arquitetura|ULA|Add0~5_sumout\ & !\processador|arquitetura|ULA|Add0~17_sumout\)))) # (\processador|arquitetura|ULA|Equal7~0_combout\ & (!\processador|arquitetura|ULA|saida[5]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\,
	datab => \processador|arquitetura|ULA|ALT_INV_saida[5]~0_combout\,
	datac => \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\,
	datad => \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\,
	datae => \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\,
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\,
	combout => \processador|arquitetura|flag|flipFlop|DOUT~1_combout\);

-- Location: LABCELL_X10_Y6_N33
\processador|UC|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal7~0_combout\ = ( !\processador|fetch|ROM|memROM~6_combout\ & ( (\processador|fetch|ROM|memROM~4_combout\ & (!\processador|fetch|ROM|memROM~10_combout\ & (\processador|fetch|ROM|memROM~8_combout\ & 
-- \processador|fetch|ROM|memROM~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~4_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~10_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~8_combout\,
	datad => \processador|fetch|ROM|ALT_INV_memROM~19_combout\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~6_combout\,
	combout => \processador|UC|Equal7~0_combout\);

-- Location: LABCELL_X10_Y7_N12
\processador|arquitetura|flag|flipFlop|DOUT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ = ( \processador|arquitetura|flag|flipFlop|DOUT~q\ & ( !\processador|UC|Equal7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|UC|ALT_INV_Equal7~0_combout\,
	datae => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~q\,
	combout => \processador|arquitetura|flag|flipFlop|DOUT~0_combout\);

-- Location: MLABCELL_X9_Y8_N3
\processador|arquitetura|ULA|saida[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[3]~4_combout\ = ( \processador|arquitetura|memReg|registrador~88_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( \processador|UC|operacao\(1) ) ) ) # ( 
-- !\processador|arquitetura|memReg|registrador~88_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( (!\processador|UC|operacao\(1) & (\processador|UC|operacao\(2))) # (\processador|UC|operacao\(1) & 
-- ((\processador|UC|operacao\(0)))) ) ) ) # ( \processador|arquitetura|memReg|registrador~88_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( (!\processador|UC|operacao\(2) & (!\processador|UC|operacao\(0) & 
-- \processador|UC|operacao\(1))) # (\processador|UC|operacao\(2) & (!\processador|UC|operacao\(0) $ (\processador|UC|operacao\(1)))) ) ) ) # ( !\processador|arquitetura|memReg|registrador~88_combout\ & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[3]~174_combout\ & ( (\processador|UC|operacao\(2) & (\processador|UC|operacao\(0) & !\processador|UC|operacao\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000010010010100100101010011010100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(2),
	datab => \processador|UC|ALT_INV_operacao\(0),
	datac => \processador|UC|ALT_INV_operacao\(1),
	datae => \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[3]~174_combout\,
	combout => \processador|arquitetura|ULA|saida[3]~4_combout\);

-- Location: MLABCELL_X9_Y8_N6
\processador|arquitetura|ULA|saida[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[0]~1_combout\ = ( \processador|UC|operacao\(1) & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( (\processador|UC|operacao\(0)) # (\processador|arquitetura|memReg|registrador~76_combout\) ) ) ) # ( 
-- !\processador|UC|operacao\(1) & ( \processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( (\processador|UC|operacao\(2) & !\processador|arquitetura|memReg|registrador~76_combout\) ) ) ) # ( \processador|UC|operacao\(1) & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( (\processador|arquitetura|memReg|registrador~76_combout\ & (!\processador|UC|operacao\(2) $ (\processador|UC|operacao\(0)))) ) ) ) # ( !\processador|UC|operacao\(1) & ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[0]~69_combout\ & ( (\processador|UC|operacao\(2) & (!\processador|arquitetura|memReg|registrador~76_combout\ $ (!\processador|UC|operacao\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000011000000001100110000001100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|UC|ALT_INV_operacao\(2),
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\,
	datad => \processador|UC|ALT_INV_operacao\(0),
	datae => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~69_combout\,
	combout => \processador|arquitetura|ULA|saida[0]~1_combout\);

-- Location: MLABCELL_X9_Y7_N24
\processador|arquitetura|ULA|saida[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[1]~2_combout\ = ( \processador|UC|operacao\(1) & ( (!\processador|arquitetura|memReg|registrador~80_combout\ & (\processador|UC|operacao\(0) & ((\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\)))) # 
-- (\processador|arquitetura|memReg|registrador~80_combout\ & ((!\processador|UC|operacao\(0) $ (\processador|UC|operacao\(2))) # (\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\))) ) ) # ( !\processador|UC|operacao\(1) & ( 
-- (\processador|UC|operacao\(2) & (!\processador|arquitetura|memReg|registrador~80_combout\ $ (((!\processador|UC|operacao\(0) & !\processador|arquitetura|muxInstRAM|saida_MUX[1]~104_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000110000000100100011000000001001010111110000100101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(2),
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~104_combout\,
	dataf => \processador|UC|ALT_INV_operacao\(1),
	combout => \processador|arquitetura|ULA|saida[1]~2_combout\);

-- Location: LABCELL_X6_Y8_N24
\processador|arquitetura|ULA|saida[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[2]~3_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( \processador|arquitetura|memReg|registrador~84_combout\ & ( \processador|UC|operacao\(1) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( \processador|arquitetura|memReg|registrador~84_combout\ & ( (!\processador|UC|operacao\(1) & (!\processador|UC|operacao\(0) & \processador|UC|operacao\(2))) # (\processador|UC|operacao\(1) 
-- & (!\processador|UC|operacao\(0) $ (\processador|UC|operacao\(2)))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( !\processador|arquitetura|memReg|registrador~84_combout\ & ( (!\processador|UC|operacao\(1) & 
-- ((\processador|UC|operacao\(2)))) # (\processador|UC|operacao\(1) & (\processador|UC|operacao\(0))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[2]~139_combout\ & ( !\processador|arquitetura|memReg|registrador~84_combout\ & ( 
-- (!\processador|UC|operacao\(1) & (\processador|UC|operacao\(0) & \processador|UC|operacao\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000111100111100110000110000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|UC|ALT_INV_operacao\(1),
	datac => \processador|UC|ALT_INV_operacao\(0),
	datad => \processador|UC|ALT_INV_operacao\(2),
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[2]~139_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\,
	combout => \processador|arquitetura|ULA|saida[2]~3_combout\);

-- Location: LABCELL_X7_Y8_N54
\processador|arquitetura|ULA|saida[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[4]~5_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( \processador|arquitetura|memReg|registrador~92_combout\ & ( \processador|UC|operacao\(1) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( \processador|arquitetura|memReg|registrador~92_combout\ & ( (!\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) $ (!\processador|UC|operacao\(2)))) # 
-- (\processador|UC|operacao\(0) & (\processador|UC|operacao\(1) & \processador|UC|operacao\(2))) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( !\processador|arquitetura|memReg|registrador~92_combout\ & ( 
-- (!\processador|UC|operacao\(1) & ((\processador|UC|operacao\(2)))) # (\processador|UC|operacao\(1) & (\processador|UC|operacao\(0))) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[4]~209_combout\ & ( 
-- !\processador|arquitetura|memReg|registrador~92_combout\ & ( (\processador|UC|operacao\(0) & (!\processador|UC|operacao\(1) & \processador|UC|operacao\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000111010001110100101001001010010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(1),
	datac => \processador|UC|ALT_INV_operacao\(2),
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~209_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\,
	combout => \processador|arquitetura|ULA|saida[4]~5_combout\);

-- Location: MLABCELL_X9_Y7_N27
\processador|arquitetura|ULA|saida[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[0]~6_combout\ = ( !\processador|UC|operacao\(0) & ( (\processador|UC|operacao\(2) & !\processador|UC|operacao\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \processador|UC|ALT_INV_operacao\(2),
	datad => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|UC|ALT_INV_operacao\(0),
	combout => \processador|arquitetura|ULA|saida[0]~6_combout\);

-- Location: LABCELL_X10_Y7_N6
\processador|arquitetura|ULA|saida[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[7]~11_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (\processador|arquitetura|ULA|saida[0]~6_combout\ & 
-- !\processador|arquitetura|memReg|registrador~104_combout\) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (\processador|arquitetura|ULA|saida[0]~6_combout\ & 
-- !\processador|arquitetura|memReg|registrador~104_combout\) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (\processador|arquitetura|ULA|saida[0]~6_combout\ & 
-- (!\processador|arquitetura|memReg|registrador~104_combout\ $ (((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\ & !\processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\))))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (\processador|arquitetura|ULA|saida[0]~6_combout\ & (!\processador|arquitetura|memReg|registrador~104_combout\ $ 
-- (!\processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000101000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_saida[0]~6_combout\,
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\,
	datac => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~268_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~263_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~281_combout\,
	combout => \processador|arquitetura|ULA|saida[7]~11_combout\);

-- Location: LABCELL_X12_Y7_N33
\processador|arquitetura|ULA|saida[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[6]~8_combout\ = ( \processador|arquitetura|memReg|registrador~100_combout\ & ( \processador|UC|operacao\(1) ) ) # ( !\processador|arquitetura|memReg|registrador~100_combout\ & ( (\processador|UC|operacao\(0) & 
-- \processador|UC|operacao\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datac => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \processador|arquitetura|ULA|saida[6]~8_combout\);

-- Location: MLABCELL_X13_Y6_N18
\processador|arquitetura|ULA|saida[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[6]~9_combout\ = ( \processador|UC|operacao\(1) & ( \processador|arquitetura|memReg|registrador~100_combout\ & ( !\processador|UC|operacao\(0) $ (\processador|UC|operacao\(2)) ) ) ) # ( !\processador|UC|operacao\(1) & ( 
-- \processador|arquitetura|memReg|registrador~100_combout\ & ( !\processador|UC|operacao\(2) ) ) ) # ( !\processador|UC|operacao\(1) & ( !\processador|arquitetura|memReg|registrador~100_combout\ & ( (\processador|UC|operacao\(0) & 
-- \processador|UC|operacao\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000011110000111100001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datac => \processador|UC|ALT_INV_operacao\(2),
	datae => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \processador|arquitetura|ULA|saida[6]~9_combout\);

-- Location: LABCELL_X10_Y6_N51
\processador|arquitetura|ULA|saida[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[6]~10_combout\ = ( \processador|arquitetura|ULA|saida[6]~8_combout\ & ( !\processador|arquitetura|ULA|saida[6]~9_combout\ & ( (!\processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\ & 
-- (!\processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\) # (!\processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\)))) ) ) ) # ( 
-- !\processador|arquitetura|ULA|saida[6]~8_combout\ & ( !\processador|arquitetura|ULA|saida[6]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~232_combout\,
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~246_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~226_combout\,
	datae => \processador|arquitetura|ULA|ALT_INV_saida[6]~8_combout\,
	dataf => \processador|arquitetura|ULA|ALT_INV_saida[6]~9_combout\,
	combout => \processador|arquitetura|ULA|saida[6]~10_combout\);

-- Location: MLABCELL_X13_Y7_N42
\processador|arquitetura|ULA|saida[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[7]~13_combout\ = ( \processador|arquitetura|memReg|registrador~104_combout\ & ( !\processador|UC|operacao\(2) $ (((\processador|UC|operacao\(0) & \processador|UC|operacao\(1)))) ) ) # ( 
-- !\processador|arquitetura|memReg|registrador~104_combout\ & ( (\processador|UC|operacao\(0) & (\processador|UC|operacao\(2) & !\processador|UC|operacao\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011001100100110011100110010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_operacao\(0),
	datab => \processador|UC|ALT_INV_operacao\(2),
	datad => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \processador|arquitetura|ULA|saida[7]~13_combout\);

-- Location: MLABCELL_X13_Y7_N9
\processador|arquitetura|ULA|saida[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[7]~12_combout\ = ( \processador|UC|operacao\(1) & ( \processador|arquitetura|memReg|registrador~104_combout\ ) ) # ( \processador|UC|operacao\(1) & ( !\processador|arquitetura|memReg|registrador~104_combout\ & ( 
-- \processador|UC|operacao\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|ALT_INV_operacao\(0),
	datae => \processador|UC|ALT_INV_operacao\(1),
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\,
	combout => \processador|arquitetura|ULA|saida[7]~12_combout\);

-- Location: LABCELL_X10_Y6_N36
\processador|arquitetura|ULA|saida[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[7]~14_combout\ = ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (!\processador|arquitetura|ULA|saida[7]~13_combout\ & 
-- !\processador|arquitetura|ULA|saida[7]~12_combout\) ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (!\processador|arquitetura|ULA|saida[7]~13_combout\ & 
-- !\processador|arquitetura|ULA|saida[7]~12_combout\) ) ) ) # ( \processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (!\processador|arquitetura|ULA|saida[7]~13_combout\ & 
-- ((!\processador|arquitetura|ULA|saida[7]~12_combout\) # ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\ & !\processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\)))) ) ) ) # ( 
-- !\processador|arquitetura|muxInstRAM|saida_MUX[7]~263_combout\ & ( !\processador|arquitetura|muxInstRAM|saida_MUX[7]~281_combout\ & ( (!\processador|arquitetura|ULA|saida[7]~13_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[7]~268_combout\) # 
-- (!\processador|arquitetura|ULA|saida[7]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~268_combout\,
	datab => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\,
	datac => \processador|arquitetura|ULA|ALT_INV_saida[7]~13_combout\,
	datad => \processador|arquitetura|ULA|ALT_INV_saida[7]~12_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~263_combout\,
	dataf => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[7]~281_combout\,
	combout => \processador|arquitetura|ULA|saida[7]~14_combout\);

-- Location: LABCELL_X10_Y5_N51
\processador|arquitetura|ULA|saida[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|ULA|saida[6]~7_combout\ = ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\ & ( \processador|arquitetura|memReg|registrador~100_combout\ & ( (\processador|arquitetura|ULA|saida[0]~6_combout\ & 
-- (!\processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\ & ((!\processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\) # (!\processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\)))) ) ) ) # ( 
-- \processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\ & ( !\processador|arquitetura|memReg|registrador~100_combout\ & ( \processador|arquitetura|ULA|saida[0]~6_combout\ ) ) ) # ( !\processador|arquitetura|muxInstRAM|saida_MUX[6]~232_combout\ & ( 
-- !\processador|arquitetura|memReg|registrador~100_combout\ & ( (\processador|arquitetura|ULA|saida[0]~6_combout\ & (((\processador|arquitetura|muxInstRAM|saida_MUX[6]~226_combout\ & \processador|arquitetura|muxInstRAM|saida_MUX[6]~227_combout\)) # 
-- (\processador|arquitetura|muxInstRAM|saida_MUX[6]~246_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011001100110011001100110010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~226_combout\,
	datab => \processador|arquitetura|ULA|ALT_INV_saida[0]~6_combout\,
	datac => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~227_combout\,
	datad => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~246_combout\,
	datae => \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[6]~232_combout\,
	dataf => \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\,
	combout => \processador|arquitetura|ULA|saida[6]~7_combout\);

-- Location: LABCELL_X10_Y6_N54
\processador|arquitetura|flag|flipFlop|DOUT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|flag|flipFlop|DOUT~2_combout\ = ( \processador|arquitetura|ULA|saida[7]~14_combout\ & ( \processador|arquitetura|ULA|saida[6]~7_combout\ & ( (!\processador|arquitetura|ULA|Equal7~0_combout\ & \processador|UC|Equal7~0_combout\) ) ) 
-- ) # ( !\processador|arquitetura|ULA|saida[7]~14_combout\ & ( \processador|arquitetura|ULA|saida[6]~7_combout\ & ( (!\processador|arquitetura|ULA|Equal7~0_combout\ & \processador|UC|Equal7~0_combout\) ) ) ) # ( 
-- \processador|arquitetura|ULA|saida[7]~14_combout\ & ( !\processador|arquitetura|ULA|saida[6]~7_combout\ & ( (\processador|UC|Equal7~0_combout\ & ((!\processador|arquitetura|ULA|Equal7~0_combout\) # ((!\processador|arquitetura|ULA|saida[7]~11_combout\ & 
-- \processador|arquitetura|ULA|saida[6]~10_combout\)))) ) ) ) # ( !\processador|arquitetura|ULA|saida[7]~14_combout\ & ( !\processador|arquitetura|ULA|saida[6]~7_combout\ & ( (!\processador|arquitetura|ULA|Equal7~0_combout\ & 
-- \processador|UC|Equal7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100111000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_saida[7]~11_combout\,
	datab => \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\,
	datac => \processador|arquitetura|ULA|ALT_INV_saida[6]~10_combout\,
	datad => \processador|UC|ALT_INV_Equal7~0_combout\,
	datae => \processador|arquitetura|ULA|ALT_INV_saida[7]~14_combout\,
	dataf => \processador|arquitetura|ULA|ALT_INV_saida[6]~7_combout\,
	combout => \processador|arquitetura|flag|flipFlop|DOUT~2_combout\);

-- Location: MLABCELL_X9_Y8_N42
\processador|arquitetura|flag|flipFlop|DOUT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|flag|flipFlop|DOUT~3_combout\ = ( !\processador|arquitetura|ULA|saida[4]~5_combout\ & ( \processador|arquitetura|flag|flipFlop|DOUT~2_combout\ & ( (!\processador|arquitetura|ULA|saida[3]~4_combout\ & 
-- (!\processador|arquitetura|ULA|saida[0]~1_combout\ & (!\processador|arquitetura|ULA|saida[1]~2_combout\ & !\processador|arquitetura|ULA|saida[2]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_saida[3]~4_combout\,
	datab => \processador|arquitetura|ULA|ALT_INV_saida[0]~1_combout\,
	datac => \processador|arquitetura|ULA|ALT_INV_saida[1]~2_combout\,
	datad => \processador|arquitetura|ULA|ALT_INV_saida[2]~3_combout\,
	datae => \processador|arquitetura|ULA|ALT_INV_saida[4]~5_combout\,
	dataf => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~2_combout\,
	combout => \processador|arquitetura|flag|flipFlop|DOUT~3_combout\);

-- Location: LABCELL_X10_Y8_N9
\processador|arquitetura|flag|flipFlop|DOUT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|flag|flipFlop|DOUT~4_combout\ = ( \processador|arquitetura|ULA|Add0~25_sumout\ & ( !\processador|arquitetura|ULA|Equal7~0_combout\ ) ) # ( !\processador|arquitetura|ULA|Add0~25_sumout\ & ( 
-- (!\processador|arquitetura|ULA|Equal7~0_combout\ & ((\processador|arquitetura|ULA|Add0~21_sumout\) # (\processador|arquitetura|ULA|Add0~29_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\,
	datac => \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\,
	datad => \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\,
	dataf => \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\,
	combout => \processador|arquitetura|flag|flipFlop|DOUT~4_combout\);

-- Location: LABCELL_X10_Y8_N18
\processador|arquitetura|flag|flipFlop|DOUT~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|arquitetura|flag|flipFlop|DOUT~5_combout\ = ( \processador|arquitetura|flag|flipFlop|DOUT~3_combout\ & ( \processador|arquitetura|flag|flipFlop|DOUT~4_combout\ & ( \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ ) ) ) # ( 
-- !\processador|arquitetura|flag|flipFlop|DOUT~3_combout\ & ( \processador|arquitetura|flag|flipFlop|DOUT~4_combout\ & ( \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ ) ) ) # ( \processador|arquitetura|flag|flipFlop|DOUT~3_combout\ & ( 
-- !\processador|arquitetura|flag|flipFlop|DOUT~4_combout\ & ( ((\processador|arquitetura|flag|flipFlop|DOUT~1_combout\ & ((!\processador|arquitetura|ULA|Add0~1_sumout\) # (\processador|arquitetura|ULA|Equal7~0_combout\)))) # 
-- (\processador|arquitetura|flag|flipFlop|DOUT~0_combout\) ) ) ) # ( !\processador|arquitetura|flag|flipFlop|DOUT~3_combout\ & ( !\processador|arquitetura|flag|flipFlop|DOUT~4_combout\ & ( \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000010111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\,
	datab => \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\,
	datac => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~1_combout\,
	datad => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~0_combout\,
	datae => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~3_combout\,
	dataf => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~4_combout\,
	combout => \processador|arquitetura|flag|flipFlop|DOUT~5_combout\);

-- Location: FF_X10_Y8_N20
\processador|arquitetura|flag|flipFlop|DOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|arquitetura|flag|flipFlop|DOUT~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|arquitetura|flag|flipFlop|DOUT~q\);

-- Location: MLABCELL_X4_Y7_N57
\processador|UC|sel_muxJump~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|sel_muxJump~0_combout\ = ( \processador|fetch|ROM|memROM~5_combout\ & ( (\processador|fetch|ROM|memROM~9_combout\ & (!\processador|fetch|ROM|memROM~7_combout\ & (!\processador|fetch|ROM|memROM~11_combout\ & 
-- \processador|arquitetura|flag|flipFlop|DOUT~q\))) ) ) # ( !\processador|fetch|ROM|memROM~5_combout\ & ( (\processador|fetch|ROM|memROM~9_combout\ & (\processador|fetch|ROM|memROM~7_combout\ & !\processador|fetch|ROM|memROM~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|fetch|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|fetch|ROM|ALT_INV_memROM~11_combout\,
	datad => \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|UC|sel_muxJump~0_combout\);

-- Location: LABCELL_X6_Y6_N21
\processador|fetch|muxPC|saida_MUX[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|muxPC|saida_MUX[6]~0_combout\ = ( \processador|fetch|somPC|Add0~25_sumout\ & ( !\processador|UC|sel_muxJump~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|ALT_INV_sel_muxJump~0_combout\,
	dataf => \processador|fetch|somPC|ALT_INV_Add0~25_sumout\,
	combout => \processador|fetch|muxPC|saida_MUX[6]~0_combout\);

-- Location: FF_X6_Y6_N23
\processador|fetch|registerPC|DOUT[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|muxPC|saida_MUX[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y6_N24
\processador|fetch|ROM|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~2_combout\ = ( \processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT\(4) & ((!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & 
-- ((!\processador|fetch|registerPC|DOUT\(0)) # (!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\))) # (\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & ((\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\))))) ) ) ) # ( 
-- !\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & ( \processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT\(0) & ((!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (\processador|fetch|registerPC|DOUT\(4) & 
-- !\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\)) # (\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & ((\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\))))) # (\processador|fetch|registerPC|DOUT\(0) & 
-- ((!\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ((\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\))) # (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(4))))) ) ) ) # ( 
-- \processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (\processador|fetch|registerPC|DOUT\(0) & (!\processador|fetch|registerPC|DOUT\(4) & (\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\))) ) ) ) # ( !\processador|fetch|registerPC|DOUT[5]~DUPLICATE_q\ & ( !\processador|fetch|registerPC|DOUT[1]~DUPLICATE_q\ & ( (!\processador|fetch|registerPC|DOUT\(4) & 
-- (\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\ & ((\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\) # (\processador|fetch|registerPC|DOUT\(0))))) # (\processador|fetch|registerPC|DOUT\(4) & ((!\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & 
-- ((\processador|fetch|registerPC|DOUT[3]~DUPLICATE_q\))) # (\processador|fetch|registerPC|DOUT[2]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001111110000001000000000000100101010011101100000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT\(0),
	datab => \processador|fetch|registerPC|ALT_INV_DOUT\(4),
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[2]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[3]~DUPLICATE_q\,
	datae => \processador|fetch|registerPC|ALT_INV_DOUT[5]~DUPLICATE_q\,
	dataf => \processador|fetch|registerPC|ALT_INV_DOUT[1]~DUPLICATE_q\,
	combout => \processador|fetch|ROM|memROM~2_combout\);

-- Location: LABCELL_X6_Y6_N0
\processador|fetch|ROM|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|fetch|ROM|memROM~3_combout\ = ( \processador|fetch|ROM|memROM~2_combout\ & ( (!\processador|fetch|registerPC|DOUT[6]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[9]~DUPLICATE_q\ & (!\processador|fetch|registerPC|DOUT[8]~DUPLICATE_q\ & 
-- !\processador|fetch|registerPC|DOUT[7]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|fetch|registerPC|ALT_INV_DOUT[6]~DUPLICATE_q\,
	datab => \processador|fetch|registerPC|ALT_INV_DOUT[9]~DUPLICATE_q\,
	datac => \processador|fetch|registerPC|ALT_INV_DOUT[8]~DUPLICATE_q\,
	datad => \processador|fetch|registerPC|ALT_INV_DOUT[7]~DUPLICATE_q\,
	dataf => \processador|fetch|ROM|ALT_INV_memROM~2_combout\,
	combout => \processador|fetch|ROM|memROM~3_combout\);

-- Location: FF_X6_Y6_N31
\processador|fetch|registerPC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \processador|fetch|somPC|Add0~1_sumout\,
	asdata => \processador|fetch|ROM|memROM~3_combout\,
	sload => \processador|UC|sel_muxJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|fetch|registerPC|DOUT\(0));

-- Location: FF_X10_Y6_N46
\RAM|ram[768][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \processador|arquitetura|memReg|registrador~100_combout\,
	sload => VCC,
	ena => \RAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[768][6]~DUPLICATE_q\);

-- Location: FF_X7_Y2_N49
\RAM|ram[770][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][1]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][1]~DUPLICATE_q\);

-- Location: FF_X7_Y2_N34
\RAM|ram[770][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][3]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][3]~q\);

-- Location: FF_X7_Y2_N32
\RAM|ram[770][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[770][4]~feeder_combout\,
	ena => \RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[770][4]~DUPLICATE_q\);

-- Location: FF_X13_Y6_N55
\RAM|ram[771][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[771][7]~feeder_combout\,
	ena => \RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[771][7]~q\);

-- Location: FF_X13_Y4_N16
\RAM|ram[772][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[772][2]~feeder_combout\,
	ena => \RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[772][2]~DUPLICATE_q\);

-- Location: FF_X14_Y4_N49
\RAM|ram[773][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \RAM|ram[773][0]~feeder_combout\,
	ena => \RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram[773][0]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y25_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


