// Seed: 3414541094
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri1 id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd64
) (
    input tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply1 _id_3,
    output wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input uwire id_9[-1 : SystemTFIdentifier],
    input wire id_10,
    output supply0 id_11,
    input wire id_12
);
  logic [7:0][id_3][1 'b0 : 1] id_14;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_5,
      id_11
  );
endmodule
