{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 16:55:41 2019 " "Info: Processing started: Wed Oct 16 16:55:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } } { "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Registrador:inst10\|Saida\[6\] register Registrador:inst10\|Saida\[30\] 168.83 MHz 5.923 ns Internal " "Info: Clock \"clock\" has Internal fmax of 168.83 MHz between source register \"Registrador:inst10\|Saida\[6\]\" and destination register \"Registrador:inst10\|Saida\[30\]\" (period= 5.923 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.739 ns + Longest register register " "Info: + Longest register to register delay is 5.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst10\|Saida\[6\] 1 REG LCFF_X19_Y15_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 6; REG Node = 'Registrador:inst10\|Saida\[6\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst10|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.082 ns mux8:inst28\|Mux6~0 2 COMB LCCOMB_X17_Y15_N18 4 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.082 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 4; COMB Node = 'mux8:inst28\|Mux6~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Registrador:inst10|Saida[6] mux8:inst28|Mux6~0 } "NODE_NAME" } } { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.378 ns) 1.832 ns Ula32:inst26\|carry_temp\[7\]~2 3 COMB LCCOMB_X18_Y15_N4 4 " "Info: 3: + IC(0.372 ns) + CELL(0.378 ns) = 1.832 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[7\]~2'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { mux8:inst28|Mux6~0 Ula32:inst26|carry_temp[7]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.097 ns Ula32:inst26\|carry_temp\[11\]~4 4 COMB LCCOMB_X18_Y15_N10 3 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.097 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[11\]~4'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.362 ns Ula32:inst26\|carry_temp\[13\]~5 5 COMB LCCOMB_X18_Y15_N14 3 " "Info: 5: + IC(0.212 ns) + CELL(0.053 ns) = 2.362 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[13\]~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.630 ns Ula32:inst26\|carry_temp\[15\]~6 6 COMB LCCOMB_X18_Y15_N0 3 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 2.630 ns; Loc. = LCCOMB_X18_Y15_N0; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[15\]~6'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.905 ns Ula32:inst26\|carry_temp\[17\]~7 7 COMB LCCOMB_X18_Y15_N16 3 " "Info: 7: + IC(0.222 ns) + CELL(0.053 ns) = 2.905 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[17\]~7'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.170 ns Ula32:inst26\|carry_temp\[19\]~8 8 COMB LCCOMB_X18_Y15_N22 3 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 3.170 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[19\]~8'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 3.533 ns Ula32:inst26\|carry_temp\[21\]~9 9 COMB LCCOMB_X18_Y15_N26 3 " "Info: 9: + IC(0.310 ns) + CELL(0.053 ns) = 3.533 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[21\]~9'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.805 ns Ula32:inst26\|carry_temp\[23\]~10 10 COMB LCCOMB_X18_Y15_N28 3 " "Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 3.805 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[23\]~10'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.053 ns) 4.227 ns Ula32:inst26\|carry_temp\[25\]~11 11 COMB LCCOMB_X18_Y15_N30 3 " "Info: 11: + IC(0.369 ns) + CELL(0.053 ns) = 4.227 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[25\]~11'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.499 ns Ula32:inst26\|carry_temp\[27\]~12 12 COMB LCCOMB_X18_Y15_N24 3 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.499 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[27\]~12'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 4.854 ns Ula32:inst26\|carry_temp\[29\]~13 13 COMB LCCOMB_X18_Y15_N20 2 " "Info: 13: + IC(0.302 ns) + CELL(0.053 ns) = 4.854 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'Ula32:inst26\|carry_temp\[29\]~13'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:inst26|carry_temp[27]~12 Ula32:inst26|carry_temp[29]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.123 ns Ula32:inst26\|Mux1~0 14 COMB LCCOMB_X18_Y15_N12 4 " "Info: 14: + IC(0.216 ns) + CELL(0.053 ns) = 5.123 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 4; COMB Node = 'Ula32:inst26\|Mux1~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst26|carry_temp[29]~13 Ula32:inst26|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.309 ns) 5.739 ns Registrador:inst10\|Saida\[30\] 15 REG LCFF_X19_Y15_N11 2 " "Info: 15: + IC(0.307 ns) + CELL(0.309 ns) = 5.739 ns; Loc. = LCFF_X19_Y15_N11; Fanout = 2; REG Node = 'Registrador:inst10\|Saida\[30\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:inst26|Mux1~0 Registrador:inst10|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.323 ns ( 23.05 % ) " "Info: Total cell delay = 1.323 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 76.95 % ) " "Info: Total interconnect delay = 4.416 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { Registrador:inst10|Saida[6] mux8:inst28|Mux6~0 Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 Ula32:inst26|carry_temp[29]~13 Ula32:inst26|Mux1~0 Registrador:inst10|Saida[30] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { Registrador:inst10|Saida[6] {} mux8:inst28|Mux6~0 {} Ula32:inst26|carry_temp[7]~2 {} Ula32:inst26|carry_temp[11]~4 {} Ula32:inst26|carry_temp[13]~5 {} Ula32:inst26|carry_temp[15]~6 {} Ula32:inst26|carry_temp[17]~7 {} Ula32:inst26|carry_temp[19]~8 {} Ula32:inst26|carry_temp[21]~9 {} Ula32:inst26|carry_temp[23]~10 {} Ula32:inst26|carry_temp[25]~11 {} Ula32:inst26|carry_temp[27]~12 {} Ula32:inst26|carry_temp[29]~13 {} Ula32:inst26|Mux1~0 {} Registrador:inst10|Saida[30] {} } { 0.000ns 1.029ns 0.372ns 0.212ns 0.212ns 0.215ns 0.222ns 0.212ns 0.310ns 0.219ns 0.369ns 0.219ns 0.302ns 0.216ns 0.307ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Registrador:inst10\|Saida\[30\] 3 REG LCFF_X19_Y15_N11 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N11; Fanout = 2; REG Node = 'Registrador:inst10\|Saida\[30\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Registrador:inst10|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[30] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.463 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Registrador:inst10\|Saida\[6\] 3 REG LCFF_X19_Y15_N21 6 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 6; REG Node = 'Registrador:inst10\|Saida\[6\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[30] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { Registrador:inst10|Saida[6] mux8:inst28|Mux6~0 Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 Ula32:inst26|carry_temp[29]~13 Ula32:inst26|Mux1~0 Registrador:inst10|Saida[30] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { Registrador:inst10|Saida[6] {} mux8:inst28|Mux6~0 {} Ula32:inst26|carry_temp[7]~2 {} Ula32:inst26|carry_temp[11]~4 {} Ula32:inst26|carry_temp[13]~5 {} Ula32:inst26|carry_temp[15]~6 {} Ula32:inst26|carry_temp[17]~7 {} Ula32:inst26|carry_temp[19]~8 {} Ula32:inst26|carry_temp[21]~9 {} Ula32:inst26|carry_temp[23]~10 {} Ula32:inst26|carry_temp[25]~11 {} Ula32:inst26|carry_temp[27]~12 {} Ula32:inst26|carry_temp[29]~13 {} Ula32:inst26|Mux1~0 {} Registrador:inst10|Saida[30] {} } { 0.000ns 1.029ns 0.372ns 0.212ns 0.212ns 0.215ns 0.222ns 0.212ns 0.310ns 0.219ns 0.369ns 0.219ns 0.302ns 0.216ns 0.307ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[30] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MUX_PC\[29\] Registrador:inst10\|Saida\[6\] 12.612 ns register " "Info: tco from clock \"clock\" to destination pin \"MUX_PC\[29\]\" through register \"Registrador:inst10\|Saida\[6\]\" is 12.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Registrador:inst10\|Saida\[6\] 3 REG LCFF_X19_Y15_N21 6 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 6; REG Node = 'Registrador:inst10\|Saida\[6\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.055 ns + Longest register pin " "Info: + Longest register to pin delay is 10.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst10\|Saida\[6\] 1 REG LCFF_X19_Y15_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 6; REG Node = 'Registrador:inst10\|Saida\[6\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst10|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.082 ns mux8:inst28\|Mux6~0 2 COMB LCCOMB_X17_Y15_N18 4 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.082 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 4; COMB Node = 'mux8:inst28\|Mux6~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Registrador:inst10|Saida[6] mux8:inst28|Mux6~0 } "NODE_NAME" } } { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.378 ns) 1.832 ns Ula32:inst26\|carry_temp\[7\]~2 3 COMB LCCOMB_X18_Y15_N4 4 " "Info: 3: + IC(0.372 ns) + CELL(0.378 ns) = 1.832 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[7\]~2'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { mux8:inst28|Mux6~0 Ula32:inst26|carry_temp[7]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.097 ns Ula32:inst26\|carry_temp\[11\]~4 4 COMB LCCOMB_X18_Y15_N10 3 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.097 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[11\]~4'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.362 ns Ula32:inst26\|carry_temp\[13\]~5 5 COMB LCCOMB_X18_Y15_N14 3 " "Info: 5: + IC(0.212 ns) + CELL(0.053 ns) = 2.362 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[13\]~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.630 ns Ula32:inst26\|carry_temp\[15\]~6 6 COMB LCCOMB_X18_Y15_N0 3 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 2.630 ns; Loc. = LCCOMB_X18_Y15_N0; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[15\]~6'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.905 ns Ula32:inst26\|carry_temp\[17\]~7 7 COMB LCCOMB_X18_Y15_N16 3 " "Info: 7: + IC(0.222 ns) + CELL(0.053 ns) = 2.905 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[17\]~7'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.170 ns Ula32:inst26\|carry_temp\[19\]~8 8 COMB LCCOMB_X18_Y15_N22 3 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 3.170 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[19\]~8'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 3.533 ns Ula32:inst26\|carry_temp\[21\]~9 9 COMB LCCOMB_X18_Y15_N26 3 " "Info: 9: + IC(0.310 ns) + CELL(0.053 ns) = 3.533 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[21\]~9'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.805 ns Ula32:inst26\|carry_temp\[23\]~10 10 COMB LCCOMB_X18_Y15_N28 3 " "Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 3.805 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[23\]~10'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.053 ns) 4.227 ns Ula32:inst26\|carry_temp\[25\]~11 11 COMB LCCOMB_X18_Y15_N30 3 " "Info: 11: + IC(0.369 ns) + CELL(0.053 ns) = 4.227 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[25\]~11'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.499 ns Ula32:inst26\|carry_temp\[27\]~12 12 COMB LCCOMB_X18_Y15_N24 3 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.499 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[27\]~12'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.225 ns) 5.036 ns Ula32:inst26\|Mux2~0 13 COMB LCCOMB_X19_Y15_N12 4 " "Info: 13: + IC(0.312 ns) + CELL(0.225 ns) = 5.036 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 4; COMB Node = 'Ula32:inst26\|Mux2~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:inst26|carry_temp[27]~12 Ula32:inst26|Mux2~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(2.154 ns) 10.055 ns MUX_PC\[29\] 14 PIN PIN_V3 0 " "Info: 14: + IC(2.865 ns) + CELL(2.154 ns) = 10.055 ns; Loc. = PIN_V3; Fanout = 0; PIN Node = 'MUX_PC\[29\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { Ula32:inst26|Mux2~0 MUX_PC[29] } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.287 ns ( 32.69 % ) " "Info: Total cell delay = 3.287 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.768 ns ( 67.31 % ) " "Info: Total interconnect delay = 6.768 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { Registrador:inst10|Saida[6] mux8:inst28|Mux6~0 Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 Ula32:inst26|Mux2~0 MUX_PC[29] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { Registrador:inst10|Saida[6] {} mux8:inst28|Mux6~0 {} Ula32:inst26|carry_temp[7]~2 {} Ula32:inst26|carry_temp[11]~4 {} Ula32:inst26|carry_temp[13]~5 {} Ula32:inst26|carry_temp[15]~6 {} Ula32:inst26|carry_temp[17]~7 {} Ula32:inst26|carry_temp[19]~8 {} Ula32:inst26|carry_temp[21]~9 {} Ula32:inst26|carry_temp[23]~10 {} Ula32:inst26|carry_temp[25]~11 {} Ula32:inst26|carry_temp[27]~12 {} Ula32:inst26|Mux2~0 {} MUX_PC[29] {} } { 0.000ns 1.029ns 0.372ns 0.212ns 0.212ns 0.215ns 0.222ns 0.212ns 0.310ns 0.219ns 0.369ns 0.219ns 0.312ns 2.865ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:inst10|Saida[6] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { Registrador:inst10|Saida[6] mux8:inst28|Mux6~0 Ula32:inst26|carry_temp[7]~2 Ula32:inst26|carry_temp[11]~4 Ula32:inst26|carry_temp[13]~5 Ula32:inst26|carry_temp[15]~6 Ula32:inst26|carry_temp[17]~7 Ula32:inst26|carry_temp[19]~8 Ula32:inst26|carry_temp[21]~9 Ula32:inst26|carry_temp[23]~10 Ula32:inst26|carry_temp[25]~11 Ula32:inst26|carry_temp[27]~12 Ula32:inst26|Mux2~0 MUX_PC[29] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { Registrador:inst10|Saida[6] {} mux8:inst28|Mux6~0 {} Ula32:inst26|carry_temp[7]~2 {} Ula32:inst26|carry_temp[11]~4 {} Ula32:inst26|carry_temp[13]~5 {} Ula32:inst26|carry_temp[15]~6 {} Ula32:inst26|carry_temp[17]~7 {} Ula32:inst26|carry_temp[19]~8 {} Ula32:inst26|carry_temp[21]~9 {} Ula32:inst26|carry_temp[23]~10 {} Ula32:inst26|carry_temp[25]~11 {} Ula32:inst26|carry_temp[27]~12 {} Ula32:inst26|Mux2~0 {} MUX_PC[29] {} } { 0.000ns 1.029ns 0.372ns 0.212ns 0.212ns 0.215ns 0.222ns 0.212ns 0.310ns 0.219ns 0.369ns 0.219ns 0.312ns 2.865ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 16:55:41 2019 " "Info: Processing ended: Wed Oct 16 16:55:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
