# Duplex-UART-System-Verilog
System Verilog implementation of duplex Universal Asynchronous Receiver Transmitter (UART) for 7 bit data packet


![image](https://github.com/ayush-agarwal-0502/Duplex-UART-System-Verilog/assets/86561124/e5a6fda9-5961-4b14-8453-2f9af477c8c4)
