LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.AdderPackage.all;

ENTITY 4Adder_AmarnathPatelVHDL IS

	PORT(A,B :IN STD_LOGIC_VECTOR (3 downto 0);
		Cin		:IN STD_LOGIC;
		S	 :OUT STD_LOGIC_VECTOR (0 to 3);
		Cout :OUT STD_LOGIC);
END 4Adder_AmarnathPatelVHDL;

-- arch
ARCHITECTURE Structure OF 4Adder_AmarnathPatelVHDL IS

	SIGNAL W: STD_LOGIC_VECTOR (0 to 2);

BEGIN

	F0 :FullAdder_AmarnathPatelVHDL	PORT MAP (A(0), B(0), Cin, W(0), S(0));
	F1 :FullAdder_AmarnathPatelVHDL	PORT MAP (A(1), B(1), W(0), W(1), S(1));
	F2 :FullAdder_AmarnathPatelVHDL	PORT MAP (A(2), B(2), W(0), W(1), W(2), S(1), S(2));
	F3 :FullAdder_AmarnathPatelVHDL	PORT MAP (A(3), B(3), W(0), W(1), W(2), S(1), S(2), S(3);

END Structure