#ifndef MCU_GLOBAL_REGISTERS_FILE
#define MCU_GLOBAL_REGISTERS_FILE

// Header file created by h-file Export Script
// Do NOT modify this file yourself.  Any update you make to this file
// will be lost once the script is run again.  You should only modify
// this file using the VB script within CR.xls ('Generate H file' button).
// ------------------------------------------------------------------------

#define MCU_GLOBAL_CR_VERSION 3
#define REGISTER(regAddress) (*(volatile uint32_t*)((unsigned char *)regAddress))
#define CFG_BANK_REG_ADDR(regAddress) ((regAddress & 0x0000FFFF) << 16)
#define CFG_BANK_CH_PTR(regAddress) (regAddress & 0x000FFFF)

#define BASE_ADDRESS_3							 
#define BASE_ADDRESS_MCU_MEMORIES				 0x00000000
#define MCU_MEMORIES_MCU_ADDR_0X0				 (BASE_ADDRESS_MCU_MEMORIES + 0x0000)
#define MCU_MEMORIES_MCU_ADDR_0X0_MCU_ADDR_0X0_MSK (0xFFFFFFFF)
#define MCU_MEMORIES_MCU_ADDR_0X0_MCU_ADDR_0X0_POS (0)
#define MCU_MEMORIES_MCU_ADDR_0X4				 (BASE_ADDRESS_MCU_MEMORIES + 0x0004)
#define MCU_MEMORIES_MCU_ADDR_0X4_MCU_ADDR_0X4_MSK (0xFFFFFFFF)
#define MCU_MEMORIES_MCU_ADDR_0X4_MCU_ADDR_0X4_POS (0)
#define MCU_MEMORIES_MCU_ADDR_0X8				 (BASE_ADDRESS_MCU_MEMORIES + 0x0008)
#define MCU_MEMORIES_MCU_ADDR_0X8_MCU_ADDR_0X8_MSK (0xFFFFFFFF)
#define MCU_MEMORIES_MCU_ADDR_0X8_MCU_ADDR_0X8_POS (0)
#define MCU_MEMORIES_MCU_ADDR_0XC				 (BASE_ADDRESS_MCU_MEMORIES + 0x000C)
#define MCU_MEMORIES_MCU_ADDR_0XC_MCU_ADDR_0XC_MSK (0xFFFFFFFF)
#define MCU_MEMORIES_MCU_ADDR_0XC_MCU_ADDR_0XC_POS (0)
#define MCU_MEMORIES_MCU_MEM_0					 (BASE_ADDRESS_MCU_MEMORIES + 0x2_0000)
#define MCU_MEMORIES_MCU_MEM_1					 (BASE_ADDRESS_MCU_MEMORIES + 0x3_0000)
#define BASE_ADDRESS_MCU_UARTF0					 0x00100000
#define MCU_UARTF0_UARTDR						 (BASE_ADDRESS_MCU_UARTF0 + 0x000)
#define MCU_UARTF0_UARTDR_DATA_MSK				 (0x000FF)
#define MCU_UARTF0_UARTDR_DATA_POS				 (0)
#define MCU_UARTF0_UARTDR_FE_MSK				 (0x00100)
#define MCU_UARTF0_UARTDR_FE_POS				 (8)
#define MCU_UARTF0_UARTDR_PE_MSK				 (0x00200)
#define MCU_UARTF0_UARTDR_PE_POS				 (9)
#define MCU_UARTF0_UARTDR_BE_MSK				 (0x00400)
#define MCU_UARTF0_UARTDR_BE_POS				 (10)
#define MCU_UARTF0_UARTDR_OE_MSK				 (0x00800)
#define MCU_UARTF0_UARTDR_OE_POS				 (11)
#define MCU_UARTF0_UARTRSR						 (BASE_ADDRESS_MCU_UARTF0 + 0x004)
#define MCU_UARTF0_UARTRSR_FE_MSK				 (0x00001)
#define MCU_UARTF0_UARTRSR_FE_POS				 (0)
#define MCU_UARTF0_UARTRSR_PE_MSK				 (0x00002)
#define MCU_UARTF0_UARTRSR_PE_POS				 (1)
#define MCU_UARTF0_UARTRSR_BE_MSK				 (0x00004)
#define MCU_UARTF0_UARTRSR_BE_POS				 (2)
#define MCU_UARTF0_UARTRSR_OE_MSK				 (0x00008)
#define MCU_UARTF0_UARTRSR_OE_POS				 (3)
#define MCU_UARTF0_UARTECR						 (BASE_ADDRESS_MCU_UARTF0 + 0x004)
#define MCU_UARTF0_UARTECR_CLEAR_ALL_MSK		 (0x000FF)
#define MCU_UARTF0_UARTECR_CLEAR_ALL_POS		 (0)
#define MCU_UARTF0_UARTFR						 (BASE_ADDRESS_MCU_UARTF0 + 0x018)
#define MCU_UARTF0_UARTFR_CTS_MSK				 (0x00001)
#define MCU_UARTF0_UARTFR_CTS_POS				 (0)
#define MCU_UARTF0_UARTFR_DSR_MSK				 (0x00002)
#define MCU_UARTF0_UARTFR_DSR_POS				 (1)
#define MCU_UARTF0_UARTFR_DCD_MSK				 (0x00004)
#define MCU_UARTF0_UARTFR_DCD_POS				 (2)
#define MCU_UARTF0_UARTFR_BUSY_MSK				 (0x00008)
#define MCU_UARTF0_UARTFR_BUSY_POS				 (3)
#define MCU_UARTF0_UARTFR_RXFE_MSK				 (0x00010)
#define MCU_UARTF0_UARTFR_RXFE_POS				 (4)
#define MCU_UARTF0_UARTFR_TXFF_MSK				 (0x00020)
#define MCU_UARTF0_UARTFR_TXFF_POS				 (5)
#define MCU_UARTF0_UARTFR_RXFF_MSK				 (0x00040)
#define MCU_UARTF0_UARTFR_RXFF_POS				 (6)
#define MCU_UARTF0_UARTFR_TXFE_MSK				 (0x00080)
#define MCU_UARTF0_UARTFR_TXFE_POS				 (7)
#define MCU_UARTF0_UARTFR_RI_MSK				 (0x00100)
#define MCU_UARTF0_UARTFR_RI_POS				 (8)
#define MCU_UARTF0_UARTILPR						 (BASE_ADDRESS_MCU_UARTF0 + 0x020)
#define MCU_UARTF0_UARTILPR_ILPDVSR_MSK			 (0x000FF)
#define MCU_UARTF0_UARTILPR_ILPDVSR_POS			 (0)
#define MCU_UARTF0_UARTIBRD						 (BASE_ADDRESS_MCU_UARTF0 + 0x024)
#define MCU_UARTF0_UARTIBRD_BAUD_DIVINT_MSK		 (0x0FFFF)
#define MCU_UARTF0_UARTIBRD_BAUD_DIVINT_POS		 (0)
#define MCU_UARTF0_UARTFBRD						 (BASE_ADDRESS_MCU_UARTF0 + 0x028)
#define MCU_UARTF0_UARTFBRD_BAUD_DIVFRAC_MSK	 (0x0003F)
#define MCU_UARTF0_UARTFBRD_BAUD_DIVFRAC_POS	 (0)
#define MCU_UARTF0_UARTLCR_H					 (BASE_ADDRESS_MCU_UARTF0 + 0x02c)
#define MCU_UARTF0_UARTLCR_H_BRK_MSK			 (0x00001)
#define MCU_UARTF0_UARTLCR_H_BRK_POS			 (0)
#define MCU_UARTF0_UARTLCR_H_PEN_MSK			 (0x00002)
#define MCU_UARTF0_UARTLCR_H_PEN_POS			 (1)
#define MCU_UARTF0_UARTLCR_H_EPS_MSK			 (0x00004)
#define MCU_UARTF0_UARTLCR_H_EPS_POS			 (2)
#define MCU_UARTF0_UARTLCR_H_STP2_MSK			 (0x00008)
#define MCU_UARTF0_UARTLCR_H_STP2_POS			 (3)
#define MCU_UARTF0_UARTLCR_H_FEN_MSK			 (0x00010)
#define MCU_UARTF0_UARTLCR_H_FEN_POS			 (4)
#define MCU_UARTF0_UARTLCR_H_WLEN_MSK			 (0x00060)
#define MCU_UARTF0_UARTLCR_H_WLEN_POS			 (5)
#define MCU_UARTF0_UARTLCR_H_SPS_MSK			 (0x00080)
#define MCU_UARTF0_UARTLCR_H_SPS_POS			 (7)
#define MCU_UARTF0_UARTCR						 (BASE_ADDRESS_MCU_UARTF0 + 0x030)
#define MCU_UARTF0_UARTCR_UARTEN_MSK			 (0x00001)
#define MCU_UARTF0_UARTCR_UARTEN_POS			 (0)
#define MCU_UARTF0_UARTCR_SIREN_MSK				 (0x00002)
#define MCU_UARTF0_UARTCR_SIREN_POS				 (1)
#define MCU_UARTF0_UARTCR_SIRLP_MSK				 (0x00004)
#define MCU_UARTF0_UARTCR_SIRLP_POS				 (2)
#define MCU_UARTF0_UARTCR_RSRVD_MSK				 (0x00078)
#define MCU_UARTF0_UARTCR_RSRVD_POS				 (3)
#define MCU_UARTF0_UARTCR_LBE_MSK				 (0x00080)
#define MCU_UARTF0_UARTCR_LBE_POS				 (7)
#define MCU_UARTF0_UARTCR_TXE_MSK				 (0x00100)
#define MCU_UARTF0_UARTCR_TXE_POS				 (8)
#define MCU_UARTF0_UARTCR_RXE_MSK				 (0x00200)
#define MCU_UARTF0_UARTCR_RXE_POS				 (9)
#define MCU_UARTF0_UARTCR_DTR_MSK				 (0x00400)
#define MCU_UARTF0_UARTCR_DTR_POS				 (10)
#define MCU_UARTF0_UARTCR_RTS_MSK				 (0x00800)
#define MCU_UARTF0_UARTCR_RTS_POS				 (11)
#define MCU_UARTF0_UARTCR_OUT1_MSK				 (0x01000)
#define MCU_UARTF0_UARTCR_OUT1_POS				 (12)
#define MCU_UARTF0_UARTCR_OUT2_MSK				 (0x02000)
#define MCU_UARTF0_UARTCR_OUT2_POS				 (13)
#define MCU_UARTF0_UARTCR_RTSEN_MSK				 (0x04000)
#define MCU_UARTF0_UARTCR_RTSEN_POS				 (14)
#define MCU_UARTF0_UARTCR_CTSEN_MSK				 (0x08000)
#define MCU_UARTF0_UARTCR_CTSEN_POS				 (15)
#define MCU_UARTF0_UARTIFLS						 (BASE_ADDRESS_MCU_UARTF0 + 0x034)
#define MCU_UARTF0_UARTIFLS_TXIFLSEL_MSK		 (0x0000F)
#define MCU_UARTF0_UARTIFLS_TXIFLSEL_POS		 (0)
#define MCU_UARTF0_UARTIFLS_RXIFLSEL_MSK		 (0x000F0)
#define MCU_UARTF0_UARTIFLS_RXIFLSEL_POS		 (4)
#define MCU_UARTF0_UARTIMSC						 (BASE_ADDRESS_MCU_UARTF0 + 0x038)
#define MCU_UARTF0_UARTIMSC_RIMIM_MSK			 (0x00001)
#define MCU_UARTF0_UARTIMSC_RIMIM_POS			 (0)
#define MCU_UARTF0_UARTIMSC_CTSMIM_MSK			 (0x00002)
#define MCU_UARTF0_UARTIMSC_CTSMIM_POS			 (1)
#define MCU_UARTF0_UARTIMSC_DCDMIM_MSK			 (0x00004)
#define MCU_UARTF0_UARTIMSC_DCDMIM_POS			 (2)
#define MCU_UARTF0_UARTIMSC_DSRMIM_MSK			 (0x00008)
#define MCU_UARTF0_UARTIMSC_DSRMIM_POS			 (3)
#define MCU_UARTF0_UARTIMSC_RXIM_MSK			 (0x00010)
#define MCU_UARTF0_UARTIMSC_RXIM_POS			 (4)
#define MCU_UARTF0_UARTIMSC_TXIM_MSK			 (0x00020)
#define MCU_UARTF0_UARTIMSC_TXIM_POS			 (5)
#define MCU_UARTF0_UARTIMSC_RTIM_MSK			 (0x00040)
#define MCU_UARTF0_UARTIMSC_RTIM_POS			 (6)
#define MCU_UARTF0_UARTIMSC_FEIM_MSK			 (0x00080)
#define MCU_UARTF0_UARTIMSC_FEIM_POS			 (7)
#define MCU_UARTF0_UARTIMSC_PEIM_MSK			 (0x00100)
#define MCU_UARTF0_UARTIMSC_PEIM_POS			 (8)
#define MCU_UARTF0_UARTIMSC_BEIM_MSK			 (0x00200)
#define MCU_UARTF0_UARTIMSC_BEIM_POS			 (9)
#define MCU_UARTF0_UARTIMSC_OEIM_MSK			 (0x00400)
#define MCU_UARTF0_UARTIMSC_OEIM_POS			 (10)
#define MCU_UARTF0_UARTRIS						 (BASE_ADDRESS_MCU_UARTF0 + 0x03c)
#define MCU_UARTF0_UARTRIS_RIRMIS_MSK			 (0x00001)
#define MCU_UARTF0_UARTRIS_RIRMIS_POS			 (0)
#define MCU_UARTF0_UARTRIS_CTSRMIS_MSK			 (0x00002)
#define MCU_UARTF0_UARTRIS_CTSRMIS_POS			 (1)
#define MCU_UARTF0_UARTRIS_DCDRMIS_MSK			 (0x00004)
#define MCU_UARTF0_UARTRIS_DCDRMIS_POS			 (2)
#define MCU_UARTF0_UARTRIS_DSRRMIS_MSK			 (0x00008)
#define MCU_UARTF0_UARTRIS_DSRRMIS_POS			 (3)
#define MCU_UARTF0_UARTRIS_RXRIS_MSK			 (0x00010)
#define MCU_UARTF0_UARTRIS_RXRIS_POS			 (4)
#define MCU_UARTF0_UARTRIS_TXRIS_MSK			 (0x00020)
#define MCU_UARTF0_UARTRIS_TXRIS_POS			 (5)
#define MCU_UARTF0_UARTRIS_RTRIS_MSK			 (0x00040)
#define MCU_UARTF0_UARTRIS_RTRIS_POS			 (6)
#define MCU_UARTF0_UARTRIS_FERIS_MSK			 (0x00080)
#define MCU_UARTF0_UARTRIS_FERIS_POS			 (7)
#define MCU_UARTF0_UARTRIS_PERIS_MSK			 (0x00100)
#define MCU_UARTF0_UARTRIS_PERIS_POS			 (8)
#define MCU_UARTF0_UARTRIS_BERIS_MSK			 (0x00200)
#define MCU_UARTF0_UARTRIS_BERIS_POS			 (9)
#define MCU_UARTF0_UARTRIS_OERIS_MSK			 (0x00400)
#define MCU_UARTF0_UARTRIS_OERIS_POS			 (10)
#define MCU_UARTF0_UARTMIS						 (BASE_ADDRESS_MCU_UARTF0 + 0x040)
#define MCU_UARTF0_UARTMIS_RIMMIS_MSK			 (0x00001)
#define MCU_UARTF0_UARTMIS_RIMMIS_POS			 (0)
#define MCU_UARTF0_UARTMIS_CTSMMIS_MSK			 (0x00002)
#define MCU_UARTF0_UARTMIS_CTSMMIS_POS			 (1)
#define MCU_UARTF0_UARTMIS_DCDMMIS_MSK			 (0x00004)
#define MCU_UARTF0_UARTMIS_DCDMMIS_POS			 (2)
#define MCU_UARTF0_UARTMIS_DSRMMIS_MSK			 (0x00008)
#define MCU_UARTF0_UARTMIS_DSRMMIS_POS			 (3)
#define MCU_UARTF0_UARTMIS_RXMIS_MSK			 (0x00010)
#define MCU_UARTF0_UARTMIS_RXMIS_POS			 (4)
#define MCU_UARTF0_UARTMIS_TXMIS_MSK			 (0x00020)
#define MCU_UARTF0_UARTMIS_TXMIS_POS			 (5)
#define MCU_UARTF0_UARTMIS_RTMIS_MSK			 (0x00040)
#define MCU_UARTF0_UARTMIS_RTMIS_POS			 (6)
#define MCU_UARTF0_UARTMIS_FEMIS_MSK			 (0x00080)
#define MCU_UARTF0_UARTMIS_FEMIS_POS			 (7)
#define MCU_UARTF0_UARTMIS_PEMIS_MSK			 (0x00100)
#define MCU_UARTF0_UARTMIS_PEMIS_POS			 (8)
#define MCU_UARTF0_UARTMIS_BEMIS_MSK			 (0x00200)
#define MCU_UARTF0_UARTMIS_BEMIS_POS			 (9)
#define MCU_UARTF0_UARTMIS_OEMIS_MSK			 (0x00400)
#define MCU_UARTF0_UARTMIS_OEMIS_POS			 (10)
#define MCU_UARTF0_UARTICR						 (BASE_ADDRESS_MCU_UARTF0 + 0x044)
#define MCU_UARTF0_UARTICR_RIMIC_MSK			 (0x00001)
#define MCU_UARTF0_UARTICR_RIMIC_POS			 (0)
#define MCU_UARTF0_UARTICR_CTSMIC_MSK			 (0x00002)
#define MCU_UARTF0_UARTICR_CTSMIC_POS			 (1)
#define MCU_UARTF0_UARTICR_DCDMIC_MSK			 (0x00004)
#define MCU_UARTF0_UARTICR_DCDMIC_POS			 (2)
#define MCU_UARTF0_UARTICR_DSRMIC_MSK			 (0x00008)
#define MCU_UARTF0_UARTICR_DSRMIC_POS			 (3)
#define MCU_UARTF0_UARTICR_RXIC_MSK				 (0x00010)
#define MCU_UARTF0_UARTICR_RXIC_POS				 (4)
#define MCU_UARTF0_UARTICR_TXIC_MSK				 (0x00020)
#define MCU_UARTF0_UARTICR_TXIC_POS				 (5)
#define MCU_UARTF0_UARTICR_RTIC_MSK				 (0x00040)
#define MCU_UARTF0_UARTICR_RTIC_POS				 (6)
#define MCU_UARTF0_UARTICR_FEIC_MSK				 (0x00080)
#define MCU_UARTF0_UARTICR_FEIC_POS				 (7)
#define MCU_UARTF0_UARTICR_PEIC_MSK				 (0x00100)
#define MCU_UARTF0_UARTICR_PEIC_POS				 (8)
#define MCU_UARTF0_UARTICR_BEIC_MSK				 (0x00200)
#define MCU_UARTF0_UARTICR_BEIC_POS				 (9)
#define MCU_UARTF0_UARTICR_OEIC_MSK				 (0x00400)
#define MCU_UARTF0_UARTICR_OEIC_POS				 (10)
#define BASE_ADDRESS_MCU_UARTI0					 0x00102000
#define MCU_UARTI0_UARTDR						 (BASE_ADDRESS_MCU_UARTI0 + 0x000)
#define MCU_UARTI0_UARTDR_DATA_MSK				 (0x000FF)
#define MCU_UARTI0_UARTDR_DATA_POS				 (0)
#define MCU_UARTI0_UARTDR_FE_MSK				 (0x00100)
#define MCU_UARTI0_UARTDR_FE_POS				 (8)
#define MCU_UARTI0_UARTDR_PE_MSK				 (0x00200)
#define MCU_UARTI0_UARTDR_PE_POS				 (9)
#define MCU_UARTI0_UARTDR_BE_MSK				 (0x00400)
#define MCU_UARTI0_UARTDR_BE_POS				 (10)
#define MCU_UARTI0_UARTDR_OE_MSK				 (0x00800)
#define MCU_UARTI0_UARTDR_OE_POS				 (11)
#define MCU_UARTI0_UARTRSR						 (BASE_ADDRESS_MCU_UARTI0 + 0x004)
#define MCU_UARTI0_UARTRSR_FE_MSK				 (0x00001)
#define MCU_UARTI0_UARTRSR_FE_POS				 (0)
#define MCU_UARTI0_UARTRSR_PE_MSK				 (0x00002)
#define MCU_UARTI0_UARTRSR_PE_POS				 (1)
#define MCU_UARTI0_UARTRSR_BE_MSK				 (0x00004)
#define MCU_UARTI0_UARTRSR_BE_POS				 (2)
#define MCU_UARTI0_UARTRSR_OE_MSK				 (0x00008)
#define MCU_UARTI0_UARTRSR_OE_POS				 (3)
#define MCU_UARTI0_UARTECR						 (BASE_ADDRESS_MCU_UARTI0 + 0x004)
#define MCU_UARTI0_UARTECR_CLEAR_ALL_MSK		 (0x000FF)
#define MCU_UARTI0_UARTECR_CLEAR_ALL_POS		 (0)
#define MCU_UARTI0_UARTFR						 (BASE_ADDRESS_MCU_UARTI0 + 0x018)
#define MCU_UARTI0_UARTFR_CTS_MSK				 (0x00001)
#define MCU_UARTI0_UARTFR_CTS_POS				 (0)
#define MCU_UARTI0_UARTFR_DSR_MSK				 (0x00002)
#define MCU_UARTI0_UARTFR_DSR_POS				 (1)
#define MCU_UARTI0_UARTFR_DCD_MSK				 (0x00004)
#define MCU_UARTI0_UARTFR_DCD_POS				 (2)
#define MCU_UARTI0_UARTFR_BUSY_MSK				 (0x00008)
#define MCU_UARTI0_UARTFR_BUSY_POS				 (3)
#define MCU_UARTI0_UARTFR_RXFE_MSK				 (0x00010)
#define MCU_UARTI0_UARTFR_RXFE_POS				 (4)
#define MCU_UARTI0_UARTFR_TXFF_MSK				 (0x00020)
#define MCU_UARTI0_UARTFR_TXFF_POS				 (5)
#define MCU_UARTI0_UARTFR_RXFF_MSK				 (0x00040)
#define MCU_UARTI0_UARTFR_RXFF_POS				 (6)
#define MCU_UARTI0_UARTFR_TXFE_MSK				 (0x00080)
#define MCU_UARTI0_UARTFR_TXFE_POS				 (7)
#define MCU_UARTI0_UARTFR_RI_MSK				 (0x00100)
#define MCU_UARTI0_UARTFR_RI_POS				 (8)
#define MCU_UARTI0_UARTILPR						 (BASE_ADDRESS_MCU_UARTI0 + 0x020)
#define MCU_UARTI0_UARTILPR_ILPDVSR_MSK			 (0x000FF)
#define MCU_UARTI0_UARTILPR_ILPDVSR_POS			 (0)
#define MCU_UARTI0_UARTIBRD						 (BASE_ADDRESS_MCU_UARTI0 + 0x024)
#define MCU_UARTI0_UARTIBRD_BAUD_DIVINT_MSK		 (0x0FFFF)
#define MCU_UARTI0_UARTIBRD_BAUD_DIVINT_POS		 (0)
#define MCU_UARTI0_UARTFBRD						 (BASE_ADDRESS_MCU_UARTI0 + 0x028)
#define MCU_UARTI0_UARTFBRD_BAUD_DIVFRAC_MSK	 (0x0003F)
#define MCU_UARTI0_UARTFBRD_BAUD_DIVFRAC_POS	 (0)
#define MCU_UARTI0_UARTLCR_H					 (BASE_ADDRESS_MCU_UARTI0 + 0x02c)
#define MCU_UARTI0_UARTLCR_H_BRK_MSK			 (0x00001)
#define MCU_UARTI0_UARTLCR_H_BRK_POS			 (0)
#define MCU_UARTI0_UARTLCR_H_PEN_MSK			 (0x00002)
#define MCU_UARTI0_UARTLCR_H_PEN_POS			 (1)
#define MCU_UARTI0_UARTLCR_H_EPS_MSK			 (0x00004)
#define MCU_UARTI0_UARTLCR_H_EPS_POS			 (2)
#define MCU_UARTI0_UARTLCR_H_STP2_MSK			 (0x00008)
#define MCU_UARTI0_UARTLCR_H_STP2_POS			 (3)
#define MCU_UARTI0_UARTLCR_H_FEN_MSK			 (0x00010)
#define MCU_UARTI0_UARTLCR_H_FEN_POS			 (4)
#define MCU_UARTI0_UARTLCR_H_WLEN_MSK			 (0x00060)
#define MCU_UARTI0_UARTLCR_H_WLEN_POS			 (5)
#define MCU_UARTI0_UARTLCR_H_SPS_MSK			 (0x00080)
#define MCU_UARTI0_UARTLCR_H_SPS_POS			 (7)
#define MCU_UARTI0_UARTCR						 (BASE_ADDRESS_MCU_UARTI0 + 0x030)
#define MCU_UARTI0_UARTCR_UARTEN_MSK			 (0x00001)
#define MCU_UARTI0_UARTCR_UARTEN_POS			 (0)
#define MCU_UARTI0_UARTCR_SIREN_MSK				 (0x00002)
#define MCU_UARTI0_UARTCR_SIREN_POS				 (1)
#define MCU_UARTI0_UARTCR_SIRLP_MSK				 (0x00004)
#define MCU_UARTI0_UARTCR_SIRLP_POS				 (2)
#define MCU_UARTI0_UARTCR_RSRVD_MSK				 (0x00078)
#define MCU_UARTI0_UARTCR_RSRVD_POS				 (3)
#define MCU_UARTI0_UARTCR_LBE_MSK				 (0x00080)
#define MCU_UARTI0_UARTCR_LBE_POS				 (7)
#define MCU_UARTI0_UARTCR_TXE_MSK				 (0x00100)
#define MCU_UARTI0_UARTCR_TXE_POS				 (8)
#define MCU_UARTI0_UARTCR_RXE_MSK				 (0x00200)
#define MCU_UARTI0_UARTCR_RXE_POS				 (9)
#define MCU_UARTI0_UARTCR_DTR_MSK				 (0x00400)
#define MCU_UARTI0_UARTCR_DTR_POS				 (10)
#define MCU_UARTI0_UARTCR_RTS_MSK				 (0x00800)
#define MCU_UARTI0_UARTCR_RTS_POS				 (11)
#define MCU_UARTI0_UARTCR_OUT1_MSK				 (0x01000)
#define MCU_UARTI0_UARTCR_OUT1_POS				 (12)
#define MCU_UARTI0_UARTCR_OUT2_MSK				 (0x02000)
#define MCU_UARTI0_UARTCR_OUT2_POS				 (13)
#define MCU_UARTI0_UARTCR_RTSEN_MSK				 (0x04000)
#define MCU_UARTI0_UARTCR_RTSEN_POS				 (14)
#define MCU_UARTI0_UARTCR_CTSEN_MSK				 (0x08000)
#define MCU_UARTI0_UARTCR_CTSEN_POS				 (15)
#define MCU_UARTI0_UARTIFLS						 (BASE_ADDRESS_MCU_UARTI0 + 0x034)
#define MCU_UARTI0_UARTIFLS_TXIFLSEL_MSK		 (0x0000F)
#define MCU_UARTI0_UARTIFLS_TXIFLSEL_POS		 (0)
#define MCU_UARTI0_UARTIFLS_RXIFLSEL_MSK		 (0x000F0)
#define MCU_UARTI0_UARTIFLS_RXIFLSEL_POS		 (4)
#define MCU_UARTI0_UARTIMSC						 (BASE_ADDRESS_MCU_UARTI0 + 0x038)
#define MCU_UARTI0_UARTIMSC_RIMIM_MSK			 (0x00001)
#define MCU_UARTI0_UARTIMSC_RIMIM_POS			 (0)
#define MCU_UARTI0_UARTIMSC_CTSMIM_MSK			 (0x00002)
#define MCU_UARTI0_UARTIMSC_CTSMIM_POS			 (1)
#define MCU_UARTI0_UARTIMSC_DCDMIM_MSK			 (0x00004)
#define MCU_UARTI0_UARTIMSC_DCDMIM_POS			 (2)
#define MCU_UARTI0_UARTIMSC_DSRMIM_MSK			 (0x00008)
#define MCU_UARTI0_UARTIMSC_DSRMIM_POS			 (3)
#define MCU_UARTI0_UARTIMSC_RXIM_MSK			 (0x00010)
#define MCU_UARTI0_UARTIMSC_RXIM_POS			 (4)
#define MCU_UARTI0_UARTIMSC_TXIM_MSK			 (0x00020)
#define MCU_UARTI0_UARTIMSC_TXIM_POS			 (5)
#define MCU_UARTI0_UARTIMSC_RTIM_MSK			 (0x00040)
#define MCU_UARTI0_UARTIMSC_RTIM_POS			 (6)
#define MCU_UARTI0_UARTIMSC_FEIM_MSK			 (0x00080)
#define MCU_UARTI0_UARTIMSC_FEIM_POS			 (7)
#define MCU_UARTI0_UARTIMSC_PEIM_MSK			 (0x00100)
#define MCU_UARTI0_UARTIMSC_PEIM_POS			 (8)
#define MCU_UARTI0_UARTIMSC_BEIM_MSK			 (0x00200)
#define MCU_UARTI0_UARTIMSC_BEIM_POS			 (9)
#define MCU_UARTI0_UARTIMSC_OEIM_MSK			 (0x00400)
#define MCU_UARTI0_UARTIMSC_OEIM_POS			 (10)
#define MCU_UARTI0_UARTRIS						 (BASE_ADDRESS_MCU_UARTI0 + 0x03c)
#define MCU_UARTI0_UARTRIS_RIRMIS_MSK			 (0x00001)
#define MCU_UARTI0_UARTRIS_RIRMIS_POS			 (0)
#define MCU_UARTI0_UARTRIS_CTSRMIS_MSK			 (0x00002)
#define MCU_UARTI0_UARTRIS_CTSRMIS_POS			 (1)
#define MCU_UARTI0_UARTRIS_DCDRMIS_MSK			 (0x00004)
#define MCU_UARTI0_UARTRIS_DCDRMIS_POS			 (2)
#define MCU_UARTI0_UARTRIS_DSRRMIS_MSK			 (0x00008)
#define MCU_UARTI0_UARTRIS_DSRRMIS_POS			 (3)
#define MCU_UARTI0_UARTRIS_RXRIS_MSK			 (0x00010)
#define MCU_UARTI0_UARTRIS_RXRIS_POS			 (4)
#define MCU_UARTI0_UARTRIS_TXRIS_MSK			 (0x00020)
#define MCU_UARTI0_UARTRIS_TXRIS_POS			 (5)
#define MCU_UARTI0_UARTRIS_RTRIS_MSK			 (0x00040)
#define MCU_UARTI0_UARTRIS_RTRIS_POS			 (6)
#define MCU_UARTI0_UARTRIS_FERIS_MSK			 (0x00080)
#define MCU_UARTI0_UARTRIS_FERIS_POS			 (7)
#define MCU_UARTI0_UARTRIS_PERIS_MSK			 (0x00100)
#define MCU_UARTI0_UARTRIS_PERIS_POS			 (8)
#define MCU_UARTI0_UARTRIS_BERIS_MSK			 (0x00200)
#define MCU_UARTI0_UARTRIS_BERIS_POS			 (9)
#define MCU_UARTI0_UARTRIS_OERIS_MSK			 (0x00400)
#define MCU_UARTI0_UARTRIS_OERIS_POS			 (10)
#define MCU_UARTI0_UARTMIS						 (BASE_ADDRESS_MCU_UARTI0 + 0x040)
#define MCU_UARTI0_UARTMIS_RIMMIS_MSK			 (0x00001)
#define MCU_UARTI0_UARTMIS_RIMMIS_POS			 (0)
#define MCU_UARTI0_UARTMIS_CTSMMIS_MSK			 (0x00002)
#define MCU_UARTI0_UARTMIS_CTSMMIS_POS			 (1)
#define MCU_UARTI0_UARTMIS_DCDMMIS_MSK			 (0x00004)
#define MCU_UARTI0_UARTMIS_DCDMMIS_POS			 (2)
#define MCU_UARTI0_UARTMIS_DSRMMIS_MSK			 (0x00008)
#define MCU_UARTI0_UARTMIS_DSRMMIS_POS			 (3)
#define MCU_UARTI0_UARTMIS_RXMIS_MSK			 (0x00010)
#define MCU_UARTI0_UARTMIS_RXMIS_POS			 (4)
#define MCU_UARTI0_UARTMIS_TXMIS_MSK			 (0x00020)
#define MCU_UARTI0_UARTMIS_TXMIS_POS			 (5)
#define MCU_UARTI0_UARTMIS_RTMIS_MSK			 (0x00040)
#define MCU_UARTI0_UARTMIS_RTMIS_POS			 (6)
#define MCU_UARTI0_UARTMIS_FEMIS_MSK			 (0x00080)
#define MCU_UARTI0_UARTMIS_FEMIS_POS			 (7)
#define MCU_UARTI0_UARTMIS_PEMIS_MSK			 (0x00100)
#define MCU_UARTI0_UARTMIS_PEMIS_POS			 (8)
#define MCU_UARTI0_UARTMIS_BEMIS_MSK			 (0x00200)
#define MCU_UARTI0_UARTMIS_BEMIS_POS			 (9)
#define MCU_UARTI0_UARTMIS_OEMIS_MSK			 (0x00400)
#define MCU_UARTI0_UARTMIS_OEMIS_POS			 (10)
#define MCU_UARTI0_UARTICR						 (BASE_ADDRESS_MCU_UARTI0 + 0x044)
#define MCU_UARTI0_UARTICR_RIMIC_MSK			 (0x00001)
#define MCU_UARTI0_UARTICR_RIMIC_POS			 (0)
#define MCU_UARTI0_UARTICR_CTSMIC_MSK			 (0x00002)
#define MCU_UARTI0_UARTICR_CTSMIC_POS			 (1)
#define MCU_UARTI0_UARTICR_DCDMIC_MSK			 (0x00004)
#define MCU_UARTI0_UARTICR_DCDMIC_POS			 (2)
#define MCU_UARTI0_UARTICR_DSRMIC_MSK			 (0x00008)
#define MCU_UARTI0_UARTICR_DSRMIC_POS			 (3)
#define MCU_UARTI0_UARTICR_RXIC_MSK				 (0x00010)
#define MCU_UARTI0_UARTICR_RXIC_POS				 (4)
#define MCU_UARTI0_UARTICR_TXIC_MSK				 (0x00020)
#define MCU_UARTI0_UARTICR_TXIC_POS				 (5)
#define MCU_UARTI0_UARTICR_RTIC_MSK				 (0x00040)
#define MCU_UARTI0_UARTICR_RTIC_POS				 (6)
#define MCU_UARTI0_UARTICR_FEIC_MSK				 (0x00080)
#define MCU_UARTI0_UARTICR_FEIC_POS				 (7)
#define MCU_UARTI0_UARTICR_PEIC_MSK				 (0x00100)
#define MCU_UARTI0_UARTICR_PEIC_POS				 (8)
#define MCU_UARTI0_UARTICR_BEIC_MSK				 (0x00200)
#define MCU_UARTI0_UARTICR_BEIC_POS				 (9)
#define MCU_UARTI0_UARTICR_OEIC_MSK				 (0x00400)
#define MCU_UARTI0_UARTICR_OEIC_POS				 (10)
#define BASE_ADDRESS_MCU_UARTI1					 0x00103000
#define MCU_UARTI1_UARTDR						 (BASE_ADDRESS_MCU_UARTI1 + 0x000)
#define MCU_UARTI1_UARTDR_DATA_MSK				 (0x000FF)
#define MCU_UARTI1_UARTDR_DATA_POS				 (0)
#define MCU_UARTI1_UARTDR_FE_MSK				 (0x00100)
#define MCU_UARTI1_UARTDR_FE_POS				 (8)
#define MCU_UARTI1_UARTDR_PE_MSK				 (0x00200)
#define MCU_UARTI1_UARTDR_PE_POS				 (9)
#define MCU_UARTI1_UARTDR_BE_MSK				 (0x00400)
#define MCU_UARTI1_UARTDR_BE_POS				 (10)
#define MCU_UARTI1_UARTDR_OE_MSK				 (0x00800)
#define MCU_UARTI1_UARTDR_OE_POS				 (11)
#define MCU_UARTI1_UARTRSR						 (BASE_ADDRESS_MCU_UARTI1 + 0x004)
#define MCU_UARTI1_UARTRSR_FE_MSK				 (0x00001)
#define MCU_UARTI1_UARTRSR_FE_POS				 (0)
#define MCU_UARTI1_UARTRSR_PE_MSK				 (0x00002)
#define MCU_UARTI1_UARTRSR_PE_POS				 (1)
#define MCU_UARTI1_UARTRSR_BE_MSK				 (0x00004)
#define MCU_UARTI1_UARTRSR_BE_POS				 (2)
#define MCU_UARTI1_UARTRSR_OE_MSK				 (0x00008)
#define MCU_UARTI1_UARTRSR_OE_POS				 (3)
#define MCU_UARTI1_UARTECR						 (BASE_ADDRESS_MCU_UARTI1 + 0x004)
#define MCU_UARTI1_UARTECR_CLEAR_ALL_MSK		 (0x000FF)
#define MCU_UARTI1_UARTECR_CLEAR_ALL_POS		 (0)
#define MCU_UARTI1_UARTFR						 (BASE_ADDRESS_MCU_UARTI1 + 0x018)
#define MCU_UARTI1_UARTFR_CTS_MSK				 (0x00001)
#define MCU_UARTI1_UARTFR_CTS_POS				 (0)
#define MCU_UARTI1_UARTFR_DSR_MSK				 (0x00002)
#define MCU_UARTI1_UARTFR_DSR_POS				 (1)
#define MCU_UARTI1_UARTFR_DCD_MSK				 (0x00004)
#define MCU_UARTI1_UARTFR_DCD_POS				 (2)
#define MCU_UARTI1_UARTFR_BUSY_MSK				 (0x00008)
#define MCU_UARTI1_UARTFR_BUSY_POS				 (3)
#define MCU_UARTI1_UARTFR_RXFE_MSK				 (0x00010)
#define MCU_UARTI1_UARTFR_RXFE_POS				 (4)
#define MCU_UARTI1_UARTFR_TXFF_MSK				 (0x00020)
#define MCU_UARTI1_UARTFR_TXFF_POS				 (5)
#define MCU_UARTI1_UARTFR_RXFF_MSK				 (0x00040)
#define MCU_UARTI1_UARTFR_RXFF_POS				 (6)
#define MCU_UARTI1_UARTFR_TXFE_MSK				 (0x00080)
#define MCU_UARTI1_UARTFR_TXFE_POS				 (7)
#define MCU_UARTI1_UARTFR_RI_MSK				 (0x00100)
#define MCU_UARTI1_UARTFR_RI_POS				 (8)
#define MCU_UARTI1_UARTILPR						 (BASE_ADDRESS_MCU_UARTI1 + 0x020)
#define MCU_UARTI1_UARTILPR_ILPDVSR_MSK			 (0x000FF)
#define MCU_UARTI1_UARTILPR_ILPDVSR_POS			 (0)
#define MCU_UARTI1_UARTIBRD						 (BASE_ADDRESS_MCU_UARTI1 + 0x024)
#define MCU_UARTI1_UARTIBRD_BAUD_DIVINT_MSK		 (0x0FFFF)
#define MCU_UARTI1_UARTIBRD_BAUD_DIVINT_POS		 (0)
#define MCU_UARTI1_UARTFBRD						 (BASE_ADDRESS_MCU_UARTI1 + 0x028)
#define MCU_UARTI1_UARTFBRD_BAUD_DIVFRAC_MSK	 (0x0003F)
#define MCU_UARTI1_UARTFBRD_BAUD_DIVFRAC_POS	 (0)
#define MCU_UARTI1_UARTLCR_H					 (BASE_ADDRESS_MCU_UARTI1 + 0x02c)
#define MCU_UARTI1_UARTLCR_H_BRK_MSK			 (0x00001)
#define MCU_UARTI1_UARTLCR_H_BRK_POS			 (0)
#define MCU_UARTI1_UARTLCR_H_PEN_MSK			 (0x00002)
#define MCU_UARTI1_UARTLCR_H_PEN_POS			 (1)
#define MCU_UARTI1_UARTLCR_H_EPS_MSK			 (0x00004)
#define MCU_UARTI1_UARTLCR_H_EPS_POS			 (2)
#define MCU_UARTI1_UARTLCR_H_STP2_MSK			 (0x00008)
#define MCU_UARTI1_UARTLCR_H_STP2_POS			 (3)
#define MCU_UARTI1_UARTLCR_H_FEN_MSK			 (0x00010)
#define MCU_UARTI1_UARTLCR_H_FEN_POS			 (4)
#define MCU_UARTI1_UARTLCR_H_WLEN_MSK			 (0x00060)
#define MCU_UARTI1_UARTLCR_H_WLEN_POS			 (5)
#define MCU_UARTI1_UARTLCR_H_SPS_MSK			 (0x00080)
#define MCU_UARTI1_UARTLCR_H_SPS_POS			 (7)
#define MCU_UARTI1_UARTCR						 (BASE_ADDRESS_MCU_UARTI1 + 0x030)
#define MCU_UARTI1_UARTCR_UARTEN_MSK			 (0x00001)
#define MCU_UARTI1_UARTCR_UARTEN_POS			 (0)
#define MCU_UARTI1_UARTCR_SIREN_MSK				 (0x00002)
#define MCU_UARTI1_UARTCR_SIREN_POS				 (1)
#define MCU_UARTI1_UARTCR_SIRLP_MSK				 (0x00004)
#define MCU_UARTI1_UARTCR_SIRLP_POS				 (2)
#define MCU_UARTI1_UARTCR_RSRVD_MSK				 (0x00078)
#define MCU_UARTI1_UARTCR_RSRVD_POS				 (3)
#define MCU_UARTI1_UARTCR_LBE_MSK				 (0x00080)
#define MCU_UARTI1_UARTCR_LBE_POS				 (7)
#define MCU_UARTI1_UARTCR_TXE_MSK				 (0x00100)
#define MCU_UARTI1_UARTCR_TXE_POS				 (8)
#define MCU_UARTI1_UARTCR_RXE_MSK				 (0x00200)
#define MCU_UARTI1_UARTCR_RXE_POS				 (9)
#define MCU_UARTI1_UARTCR_DTR_MSK				 (0x00400)
#define MCU_UARTI1_UARTCR_DTR_POS				 (10)
#define MCU_UARTI1_UARTCR_RTS_MSK				 (0x00800)
#define MCU_UARTI1_UARTCR_RTS_POS				 (11)
#define MCU_UARTI1_UARTCR_OUT1_MSK				 (0x01000)
#define MCU_UARTI1_UARTCR_OUT1_POS				 (12)
#define MCU_UARTI1_UARTCR_OUT2_MSK				 (0x02000)
#define MCU_UARTI1_UARTCR_OUT2_POS				 (13)
#define MCU_UARTI1_UARTCR_RTSEN_MSK				 (0x04000)
#define MCU_UARTI1_UARTCR_RTSEN_POS				 (14)
#define MCU_UARTI1_UARTCR_CTSEN_MSK				 (0x08000)
#define MCU_UARTI1_UARTCR_CTSEN_POS				 (15)
#define MCU_UARTI1_UARTIFLS						 (BASE_ADDRESS_MCU_UARTI1 + 0x034)
#define MCU_UARTI1_UARTIFLS_TXIFLSEL_MSK		 (0x0000F)
#define MCU_UARTI1_UARTIFLS_TXIFLSEL_POS		 (0)
#define MCU_UARTI1_UARTIFLS_RXIFLSEL_MSK		 (0x000F0)
#define MCU_UARTI1_UARTIFLS_RXIFLSEL_POS		 (4)
#define MCU_UARTI1_UARTIMSC						 (BASE_ADDRESS_MCU_UARTI1 + 0x038)
#define MCU_UARTI1_UARTIMSC_RIMIM_MSK			 (0x00001)
#define MCU_UARTI1_UARTIMSC_RIMIM_POS			 (0)
#define MCU_UARTI1_UARTIMSC_CTSMIM_MSK			 (0x00002)
#define MCU_UARTI1_UARTIMSC_CTSMIM_POS			 (1)
#define MCU_UARTI1_UARTIMSC_DCDMIM_MSK			 (0x00004)
#define MCU_UARTI1_UARTIMSC_DCDMIM_POS			 (2)
#define MCU_UARTI1_UARTIMSC_DSRMIM_MSK			 (0x00008)
#define MCU_UARTI1_UARTIMSC_DSRMIM_POS			 (3)
#define MCU_UARTI1_UARTIMSC_RXIM_MSK			 (0x00010)
#define MCU_UARTI1_UARTIMSC_RXIM_POS			 (4)
#define MCU_UARTI1_UARTIMSC_TXIM_MSK			 (0x00020)
#define MCU_UARTI1_UARTIMSC_TXIM_POS			 (5)
#define MCU_UARTI1_UARTIMSC_RTIM_MSK			 (0x00040)
#define MCU_UARTI1_UARTIMSC_RTIM_POS			 (6)
#define MCU_UARTI1_UARTIMSC_FEIM_MSK			 (0x00080)
#define MCU_UARTI1_UARTIMSC_FEIM_POS			 (7)
#define MCU_UARTI1_UARTIMSC_PEIM_MSK			 (0x00100)
#define MCU_UARTI1_UARTIMSC_PEIM_POS			 (8)
#define MCU_UARTI1_UARTIMSC_BEIM_MSK			 (0x00200)
#define MCU_UARTI1_UARTIMSC_BEIM_POS			 (9)
#define MCU_UARTI1_UARTIMSC_OEIM_MSK			 (0x00400)
#define MCU_UARTI1_UARTIMSC_OEIM_POS			 (10)
#define MCU_UARTI1_UARTRIS						 (BASE_ADDRESS_MCU_UARTI1 + 0x03c)
#define MCU_UARTI1_UARTRIS_RIRMIS_MSK			 (0x00001)
#define MCU_UARTI1_UARTRIS_RIRMIS_POS			 (0)
#define MCU_UARTI1_UARTRIS_CTSRMIS_MSK			 (0x00002)
#define MCU_UARTI1_UARTRIS_CTSRMIS_POS			 (1)
#define MCU_UARTI1_UARTRIS_DCDRMIS_MSK			 (0x00004)
#define MCU_UARTI1_UARTRIS_DCDRMIS_POS			 (2)
#define MCU_UARTI1_UARTRIS_DSRRMIS_MSK			 (0x00008)
#define MCU_UARTI1_UARTRIS_DSRRMIS_POS			 (3)
#define MCU_UARTI1_UARTRIS_RXRIS_MSK			 (0x00010)
#define MCU_UARTI1_UARTRIS_RXRIS_POS			 (4)
#define MCU_UARTI1_UARTRIS_TXRIS_MSK			 (0x00020)
#define MCU_UARTI1_UARTRIS_TXRIS_POS			 (5)
#define MCU_UARTI1_UARTRIS_RTRIS_MSK			 (0x00040)
#define MCU_UARTI1_UARTRIS_RTRIS_POS			 (6)
#define MCU_UARTI1_UARTRIS_FERIS_MSK			 (0x00080)
#define MCU_UARTI1_UARTRIS_FERIS_POS			 (7)
#define MCU_UARTI1_UARTRIS_PERIS_MSK			 (0x00100)
#define MCU_UARTI1_UARTRIS_PERIS_POS			 (8)
#define MCU_UARTI1_UARTRIS_BERIS_MSK			 (0x00200)
#define MCU_UARTI1_UARTRIS_BERIS_POS			 (9)
#define MCU_UARTI1_UARTRIS_OERIS_MSK			 (0x00400)
#define MCU_UARTI1_UARTRIS_OERIS_POS			 (10)
#define MCU_UARTI1_UARTMIS						 (BASE_ADDRESS_MCU_UARTI1 + 0x040)
#define MCU_UARTI1_UARTMIS_RIMMIS_MSK			 (0x00001)
#define MCU_UARTI1_UARTMIS_RIMMIS_POS			 (0)
#define MCU_UARTI1_UARTMIS_CTSMMIS_MSK			 (0x00002)
#define MCU_UARTI1_UARTMIS_CTSMMIS_POS			 (1)
#define MCU_UARTI1_UARTMIS_DCDMMIS_MSK			 (0x00004)
#define MCU_UARTI1_UARTMIS_DCDMMIS_POS			 (2)
#define MCU_UARTI1_UARTMIS_DSRMMIS_MSK			 (0x00008)
#define MCU_UARTI1_UARTMIS_DSRMMIS_POS			 (3)
#define MCU_UARTI1_UARTMIS_RXMIS_MSK			 (0x00010)
#define MCU_UARTI1_UARTMIS_RXMIS_POS			 (4)
#define MCU_UARTI1_UARTMIS_TXMIS_MSK			 (0x00020)
#define MCU_UARTI1_UARTMIS_TXMIS_POS			 (5)
#define MCU_UARTI1_UARTMIS_RTMIS_MSK			 (0x00040)
#define MCU_UARTI1_UARTMIS_RTMIS_POS			 (6)
#define MCU_UARTI1_UARTMIS_FEMIS_MSK			 (0x00080)
#define MCU_UARTI1_UARTMIS_FEMIS_POS			 (7)
#define MCU_UARTI1_UARTMIS_PEMIS_MSK			 (0x00100)
#define MCU_UARTI1_UARTMIS_PEMIS_POS			 (8)
#define MCU_UARTI1_UARTMIS_BEMIS_MSK			 (0x00200)
#define MCU_UARTI1_UARTMIS_BEMIS_POS			 (9)
#define MCU_UARTI1_UARTMIS_OEMIS_MSK			 (0x00400)
#define MCU_UARTI1_UARTMIS_OEMIS_POS			 (10)
#define MCU_UARTI1_UARTICR						 (BASE_ADDRESS_MCU_UARTI1 + 0x044)
#define MCU_UARTI1_UARTICR_RIMIC_MSK			 (0x00001)
#define MCU_UARTI1_UARTICR_RIMIC_POS			 (0)
#define MCU_UARTI1_UARTICR_CTSMIC_MSK			 (0x00002)
#define MCU_UARTI1_UARTICR_CTSMIC_POS			 (1)
#define MCU_UARTI1_UARTICR_DCDMIC_MSK			 (0x00004)
#define MCU_UARTI1_UARTICR_DCDMIC_POS			 (2)
#define MCU_UARTI1_UARTICR_DSRMIC_MSK			 (0x00008)
#define MCU_UARTI1_UARTICR_DSRMIC_POS			 (3)
#define MCU_UARTI1_UARTICR_RXIC_MSK				 (0x00010)
#define MCU_UARTI1_UARTICR_RXIC_POS				 (4)
#define MCU_UARTI1_UARTICR_TXIC_MSK				 (0x00020)
#define MCU_UARTI1_UARTICR_TXIC_POS				 (5)
#define MCU_UARTI1_UARTICR_RTIC_MSK				 (0x00040)
#define MCU_UARTI1_UARTICR_RTIC_POS				 (6)
#define MCU_UARTI1_UARTICR_FEIC_MSK				 (0x00080)
#define MCU_UARTI1_UARTICR_FEIC_POS				 (7)
#define MCU_UARTI1_UARTICR_PEIC_MSK				 (0x00100)
#define MCU_UARTI1_UARTICR_PEIC_POS				 (8)
#define MCU_UARTI1_UARTICR_BEIC_MSK				 (0x00200)
#define MCU_UARTI1_UARTICR_BEIC_POS				 (9)
#define MCU_UARTI1_UARTICR_OEIC_MSK				 (0x00400)
#define MCU_UARTI1_UARTICR_OEIC_POS				 (10)
#define BASE_ADDRESS_MCU_I2C0_CTRL				 0x00200000
#define MCU_I2C0_CTRL_CMD_FIFO					 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0000)
#define MCU_I2C0_CTRL_CMD_FIFO_ADDRESS_MSK		 (0xFFFFFF00)
#define MCU_I2C0_CTRL_CMD_FIFO_ADDRESS_POS		 (8)
#define MCU_I2C0_CTRL_CMD_FIFO_RW_MSK			 (0x00080)
#define MCU_I2C0_CTRL_CMD_FIFO_RW_POS			 (7)
#define MCU_I2C0_CTRL_CMD_FIFO_EN_INT_DONE_MSK	 (0x00040)
#define MCU_I2C0_CTRL_CMD_FIFO_EN_INT_DONE_POS	 (6)
#define MCU_I2C0_CTRL_CMD_FIFO_COMMAND_MSK		 (0x0003F)
#define MCU_I2C0_CTRL_CMD_FIFO_COMMAND_POS		 (0)
#define MCU_I2C0_CTRL_WDATA_FIFO				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0004)
#define MCU_I2C0_CTRL_WDATA_FIFO_WDATA_MSK		 (0xFFFFFFFF)
#define MCU_I2C0_CTRL_WDATA_FIFO_WDATA_POS		 (0)
#define MCU_I2C0_CTRL_RDATA_FIFO				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0008)
#define MCU_I2C0_CTRL_RDATA_FIFO_RDATA_MSK		 (0xFFFFFFFF)
#define MCU_I2C0_CTRL_RDATA_FIFO_RDATA_POS		 (0)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS			 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x000C)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_FIFO_FULL_MSK (0x80000000)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_FIFO_FULL_POS (31)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_STATUS_MSK (0x1F0000)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_STATUS_POS (16)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_RP_MSK (0x00F00)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_RP_POS (8)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_WP_MSK (0x0000F)
#define MCU_I2C0_CTRL_CMD_FIFO_STATUS_CMD_WP_POS (0)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS			 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0010)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_FIFO_EMPTY_MSK (0x80000000)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_FIFO_EMPTY_POS (31)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_STATUS_MSK (0x7F0000)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_STATUS_POS (16)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_RP_MSK (0x03F00)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_RP_POS (8)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_WP_MSK (0x0003F)
#define MCU_I2C0_CTRL_WDATA_FIFO_STATUS_WDATA_WP_POS (0)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS			 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0014)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_FIFO_FULL_MSK (0x80000000)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_FIFO_FULL_POS (31)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_STATUS_MSK (0x7F0000)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_STATUS_POS (16)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_RP_MSK (0x03F00)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_RP_POS (8)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_WP_MSK (0x0003F)
#define MCU_I2C0_CTRL_RDATA_FIFO_STATUS_RDATA_WP_POS (0)
#define MCU_I2C0_CTRL_LAST_EXE_CMD				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0018)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_ADDRESS_MSK	 (0xFFFFFF00)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_ADDRESS_POS	 (8)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_RW_MSK		 (0x00080)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_RW_POS		 (7)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_EN_INT_DONE_MSK (0x00040)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_EN_INT_DONE_POS (6)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_COMMAND_MSK	 (0x0003F)
#define MCU_I2C0_CTRL_LAST_EXE_CMD_COMMAND_POS	 (0)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x001C)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_BASIC_I2C_MSK (0x80000000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_BASIC_I2C_POS (31)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_WP_MSK		 (0x40000000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_WP_POS		 (30)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_DRIVE_SDA_HIGH_EN_MSK (0x20000000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_DRIVE_SDA_HIGH_EN_POS (29)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_DRIVE_SCL_HIGH_EN_MSK (0x10000000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_DRIVE_SCL_HIGH_EN_POS (28)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_SCL_STRETCH_EN_MSK (0x1000000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_SCL_STRETCH_EN_POS (24)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_ENABLE_MULTI_MASTER_MSK (0x10000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_ENABLE_MULTI_MASTER_POS (16)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_ENDIAN_SWAP_EN_MSK (0x04000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_ENDIAN_SWAP_EN_POS (14)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_I2C_IO_SEL_MSK (0x02000)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_I2C_IO_SEL_POS (13)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_ADD_LEN_MSK	 (0x01800)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_ADD_LEN_POS	 (11)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_TEN_BIT_DEVICE_SEL_MSK (0x00400)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_TEN_BIT_DEVICE_SEL_POS (10)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_DEVICE_SEL_MSK (0x003FF)
#define MCU_I2C0_CTRL_MAIN_CTRL_CFG_DEVICE_SEL_POS (0)
#define MCU_I2C0_CTRL_COUNTER1_CFG				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0020)
#define MCU_I2C0_CTRL_COUNTER1_CFG_COUNT_RECOVERY_MSK (0xFFFF0000)
#define MCU_I2C0_CTRL_COUNTER1_CFG_COUNT_RECOVERY_POS (16)
#define MCU_I2C0_CTRL_COUNTER1_CFG_COUNT_DIVIDE_MSK (0x0FFFF)
#define MCU_I2C0_CTRL_COUNTER1_CFG_COUNT_DIVIDE_POS (0)
#define MCU_I2C0_CTRL_COUNTER2_CFG				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0024)
#define MCU_I2C0_CTRL_COUNTER2_CFG_COUNT_R2T_MSK (0xFFFF0000)
#define MCU_I2C0_CTRL_COUNTER2_CFG_COUNT_R2T_POS (16)
#define MCU_I2C0_CTRL_COUNTER2_CFG_COUNT_T2R_MSK (0x0FFFF)
#define MCU_I2C0_CTRL_COUNTER2_CFG_COUNT_T2R_POS (0)
#define MCU_I2C0_CTRL_COUNTER3_CFG				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0028)
#define MCU_I2C0_CTRL_COUNTER3_CFG_COUNT_START_SETUP_MSK (0xFFFF0000)
#define MCU_I2C0_CTRL_COUNTER3_CFG_COUNT_START_SETUP_POS (16)
#define MCU_I2C0_CTRL_COUNTER3_CFG_COUNT_START_HOLD_MSK (0x0FFFF)
#define MCU_I2C0_CTRL_COUNTER3_CFG_COUNT_START_HOLD_POS (0)
#define MCU_I2C0_CTRL_COUNTER4_CFG				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x002C)
#define MCU_I2C0_CTRL_COUNTER4_CFG_DUTY_CYCLE_MSK (0xFFFF0000)
#define MCU_I2C0_CTRL_COUNTER4_CFG_DUTY_CYCLE_POS (16)
#define MCU_I2C0_CTRL_COUNTER4_CFG_COUNT_STOP_SETUP_MSK (0x0FFFF)
#define MCU_I2C0_CTRL_COUNTER4_CFG_COUNT_STOP_SETUP_POS (0)
#define MCU_I2C0_CTRL_FLUSH_CFG					 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0030)
#define MCU_I2C0_CTRL_FLUSH_CFG_SM_RESET_MSK	 (0x1000000)
#define MCU_I2C0_CTRL_FLUSH_CFG_SM_RESET_POS	 (24)
#define MCU_I2C0_CTRL_FLUSH_CFG_FLUSH_CMD_MSK	 (0x10000)
#define MCU_I2C0_CTRL_FLUSH_CFG_FLUSH_CMD_POS	 (16)
#define MCU_I2C0_CTRL_FLUSH_CFG_FLUSH_WDATA_MSK	 (0x00100)
#define MCU_I2C0_CTRL_FLUSH_CFG_FLUSH_WDATA_POS	 (8)
#define MCU_I2C0_CTRL_FLUSH_CFG_FLUSH_RDATA_MSK	 (0x00001)
#define MCU_I2C0_CTRL_FLUSH_CFG_FLUSH_RDATA_POS	 (0)
#define MCU_I2C0_CTRL_INTERRUPT_CFG				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0034)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_OVERFLOW_MSK (0x80000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_OVERFLOW_POS (31)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_WDATA_OVERFLOW_MSK (0x40000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_WDATA_OVERFLOW_POS (30)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_RDATA_UNDERFLOW_MSK (0x20000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_RDATA_UNDERFLOW_POS (29)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_NACK_ERR_MSK (0x10000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_NACK_ERR_POS (28)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_DONE_MSK	 (0x8000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_DONE_POS	 (27)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_MSK	 (0x4000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_POS	 (26)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_WDATA_MSK	 (0x2000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_WDATA_POS	 (25)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_RDATA_MSK	 (0x1000000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_RDATA_POS	 (24)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_DATA_OVER_NO_CMD_MSK (0x800000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_DATA_OVER_NO_CMD_POS (23)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_DATA_UNDER_NO_CMD_MSK (0x400000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_DATA_UNDER_NO_CMD_POS (22)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_OVER_NO_WDATA_MSK (0x200000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_OVER_NO_WDATA_POS (21)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_OVER_NO_SPACE_RDATA_MSK (0x100000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_CMD_OVER_NO_SPACE_RDATA_POS (20)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_CMD_S_INT_MSK (0xF8000)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_CMD_S_INT_POS (15)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_WDATA_S_INT_MSK (0x07F00)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_WDATA_S_INT_POS (8)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_LINE_ABORT_MSK (0x00080)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_M_LINE_ABORT_POS (7)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_RDATA_S_INT_MSK (0x0007F)
#define MCU_I2C0_CTRL_INTERRUPT_CFG_RDATA_S_INT_POS (0)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS			 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0038)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_LINE_ABORT_C_INT_MSK (0x01000)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_LINE_ABORT_C_INT_POS (12)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_DATA_OVER_NO_CMD_C_INT_MSK (0x00800)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_DATA_OVER_NO_CMD_C_INT_POS (11)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_DATA_UNDER_NO_CMD_C_INT_MSK (0x00400)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_DATA_UNDER_NO_CMD_C_INT_POS (10)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_OVER_NO_WDATA_C_INT_MSK (0x00200)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_OVER_NO_WDATA_C_INT_POS (9)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_OVER_NO_SPACE_RDATA_C_INT_MSK (0x00100)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_OVER_NO_SPACE_RDATA_C_INT_POS (8)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_OVER_C_INT_MSK (0x00080)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_OVER_C_INT_POS (7)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_WDATA_OVER_C_INT_MSK (0x00040)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_WDATA_OVER_C_INT_POS (6)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RDATA_UNDER_C_INT_MSK (0x00020)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RDATA_UNDER_C_INT_POS (5)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_NACK_ERR_C_INT_MSK (0x00010)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_NACK_ERR_C_INT_POS (4)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_DONE_C_INT_MSK (0x00008)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_DONE_C_INT_POS (3)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_STATUS_C_INT_MSK (0x00004)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_CMD_STATUS_C_INT_POS (2)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_WDATA_STATUS_C_INT_MSK (0x00002)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_WDATA_STATUS_C_INT_POS (1)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RDATA_STATUS_C_INT_MSK (0x00001)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RDATA_STATUS_C_INT_POS (0)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC		 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x003C)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_LINE_ABORT_C_INT_MSK (0x01000)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_LINE_ABORT_C_INT_POS (12)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_DATA_OVER_NO_CMD_C_INT_MSK (0x00800)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_DATA_OVER_NO_CMD_C_INT_POS (11)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_DATA_UNDER_NO_CMD_C_INT_MSK (0x00400)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_DATA_UNDER_NO_CMD_C_INT_POS (10)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_OVER_NO_WDATA_C_INT_MSK (0x00200)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_OVER_NO_WDATA_C_INT_POS (9)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_OVER_NO_SPACE_RDATA_C_INT_MSK (0x00100)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_OVER_NO_SPACE_RDATA_C_INT_POS (8)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_OVER_C_INT_MSK (0x00080)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_OVER_C_INT_POS (7)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_WDATA_OVER_C_INT_MSK (0x00040)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_WDATA_OVER_C_INT_POS (6)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_RDATA_UNDER_C_INT_MSK (0x00020)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_RDATA_UNDER_C_INT_POS (5)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_NACK_ERR_C_INT_MSK (0x00010)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_NACK_ERR_C_INT_POS (4)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_DONE_C_INT_MSK (0x00008)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_DONE_C_INT_POS (3)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_STATUS_C_INT_MSK (0x00004)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_CMD_STATUS_C_INT_POS (2)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_WDATA_STATUS_C_INT_MSK (0x00002)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_WDATA_STATUS_C_INT_POS (1)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_RDATA_STATUS_C_INT_MSK (0x00001)
#define MCU_I2C0_CTRL_INTERRUPT_STATUS_RC_RDATA_STATUS_C_INT_POS (0)
#define MCU_I2C0_CTRL_CURRENT_STATE				 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0040)
#define MCU_I2C0_CTRL_CURRENT_STATE_I2C_IDLE_STATE_MSK (0x80000000)
#define MCU_I2C0_CTRL_CURRENT_STATE_I2C_IDLE_STATE_POS (31)
#define MCU_I2C0_CTRL_CURRENT_STATE_CURRENT_CMD_LENGTH_MSK (0x3F000000)
#define MCU_I2C0_CTRL_CURRENT_STATE_CURRENT_CMD_LENGTH_POS (24)
#define MCU_I2C0_CTRL_CURRENT_STATE_MAIN_CTL_STATE_MSK (0x1F0000)
#define MCU_I2C0_CTRL_CURRENT_STATE_MAIN_CTL_STATE_POS (16)
#define MCU_I2C0_CTRL_CURRENT_STATE_WRITE_COND_MSK (0x04000)
#define MCU_I2C0_CTRL_CURRENT_STATE_WRITE_COND_POS (14)
#define MCU_I2C0_CTRL_CURRENT_STATE_READ_COND_MSK (0x02000)
#define MCU_I2C0_CTRL_CURRENT_STATE_READ_COND_POS (13)
#define MCU_I2C0_CTRL_CURRENT_STATE_RESTART_MSK	 (0x01000)
#define MCU_I2C0_CTRL_CURRENT_STATE_RESTART_POS	 (12)
#define MCU_I2C0_CTRL_CURRENT_STATE_T_COUNT_MSK	 (0x00F00)
#define MCU_I2C0_CTRL_CURRENT_STATE_T_COUNT_POS	 (8)
#define MCU_I2C0_CTRL_CURRENT_STATE_CURRENT_CMD_EN_INT_DONE_MSK (0x00080)
#define MCU_I2C0_CTRL_CURRENT_STATE_CURRENT_CMD_EN_INT_DONE_POS (7)
#define MCU_I2C0_CTRL_CURRENT_STATE_CURRENT_CMD_R_W_MSK (0x00040)
#define MCU_I2C0_CTRL_CURRENT_STATE_CURRENT_CMD_R_W_POS (6)
#define MCU_I2C0_CTRL_CURRENT_STATE_COUNT_EN_MSK (0x00020)
#define MCU_I2C0_CTRL_CURRENT_STATE_COUNT_EN_POS (5)
#define MCU_I2C0_CTRL_CURRENT_STATE_LINE_DRIVER_STATE_MSK (0x0001F)
#define MCU_I2C0_CTRL_CURRENT_STATE_LINE_DRIVER_STATE_POS (0)
#define MCU_I2C0_CTRL_READY_CFG					 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0044)
#define MCU_I2C0_CTRL_READY_CFG_WDATA_TRS_READY_MSK (0x07F00)
#define MCU_I2C0_CTRL_READY_CFG_WDATA_TRS_READY_POS (8)
#define MCU_I2C0_CTRL_READY_CFG_RDATA_TRS_READY_MSK (0x0007F)
#define MCU_I2C0_CTRL_READY_CFG_RDATA_TRS_READY_POS (0)
#define MCU_I2C0_CTRL_CMD_MEM					 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0100)
#define MCU_I2C0_CTRL_WDATA_MEM					 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0200)
#define MCU_I2C0_CTRL_RDATA_MEM					 (BASE_ADDRESS_MCU_I2C0_CTRL + 0x0300)
#define BASE_ADDRESS_MCU_SPI_MASTER0			 0x00220000
#define MCU_SPI_MASTER0_CMD_FIFO				 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0000)
#define MCU_SPI_MASTER0_CMD_FIFO_LEN_MSK		 (0xFFFF0000)
#define MCU_SPI_MASTER0_CMD_FIFO_LEN_POS		 (16)
#define MCU_SPI_MASTER0_CMD_FIFO_FULL_DUPLEX_MSK (0x08000)
#define MCU_SPI_MASTER0_CMD_FIFO_FULL_DUPLEX_POS (15)
#define MCU_SPI_MASTER0_CMD_FIFO_BASIC_CS_KEEP_LOW_MSK (0x04000)
#define MCU_SPI_MASTER0_CMD_FIFO_BASIC_CS_KEEP_LOW_POS (14)
#define MCU_SPI_MASTER0_CMD_FIFO_ADDRESS_SIZE_MSK (0x03F00)
#define MCU_SPI_MASTER0_CMD_FIFO_ADDRESS_SIZE_POS (8)
#define MCU_SPI_MASTER0_CMD_FIFO_CMD_LEN_MSK	 (0x000F0)
#define MCU_SPI_MASTER0_CMD_FIFO_CMD_LEN_POS	 (4)
#define MCU_SPI_MASTER0_CMD_FIFO_EN_INT_DONE_MSK (0x00008)
#define MCU_SPI_MASTER0_CMD_FIFO_EN_INT_DONE_POS (3)
#define MCU_SPI_MASTER0_CMD_FIFO_SLAVE_SELECT_MSK (0x00006)
#define MCU_SPI_MASTER0_CMD_FIFO_SLAVE_SELECT_POS (1)
#define MCU_SPI_MASTER0_CMD_FIFO_READ_EN_MSK	 (0x00001)
#define MCU_SPI_MASTER0_CMD_FIFO_READ_EN_POS	 (0)
#define MCU_SPI_MASTER0_WDATA_FIFO				 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0004)
#define MCU_SPI_MASTER0_WDATA_FIFO_WDATA_MSK	 (0xFFFFFFFF)
#define MCU_SPI_MASTER0_WDATA_FIFO_WDATA_POS	 (0)
#define MCU_SPI_MASTER0_RDATA_FIFO				 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0064)
#define MCU_SPI_MASTER0_RDATA_FIFO_RDATA_MSK	 (0xFFFFFFFF)
#define MCU_SPI_MASTER0_RDATA_FIFO_RDATA_POS	 (0)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS			 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0008)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS_CMD_STATUS_MSK (0xF0000)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS_CMD_STATUS_POS (16)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS_CMD_RP_MSK (0x00700)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS_CMD_RP_POS (8)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS_CMD_WP_MSK (0x00007)
#define MCU_SPI_MASTER0_CMD_FIFO_STATUS_CMD_WP_POS (0)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x000C)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_FULL_DUPLEX_MSK (0x80000000)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_FULL_DUPLEX_POS (31)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_READ_EN_MSK (0x1000000)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_READ_EN_POS (24)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_WDATA_STATUS_MSK (0xFF0000)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_WDATA_STATUS_POS (16)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_WDATA_RP_MSK (0x0FF00)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_WDATA_RP_POS (8)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_WDATA_WP_MSK (0x000FF)
#define MCU_SPI_MASTER0_WDATA_FIFO_STATUS_WDATA_WP_POS (0)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x006C)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_FULL_DUPLEX_MSK (0x80000000)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_FULL_DUPLEX_POS (31)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_READ_EN_MSK (0x1000000)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_READ_EN_POS (24)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_RDATA_STATUS_MSK (0xFF0000)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_RDATA_STATUS_POS (16)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_RDATA_RP_MSK (0x0FF00)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_RDATA_RP_POS (8)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_RDATA_WP_MSK (0x000FF)
#define MCU_SPI_MASTER0_RDATA_FIFO_STATUS_RDATA_WP_POS (0)
#define MCU_SPI_MASTER0_LAST_EXE_CMD			 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0010)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_LEN_MSK	 (0xFFFF0000)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_LEN_POS	 (16)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_FULL_DUPLEX_MSK (0x08000)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_FULL_DUPLEX_POS (15)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_BASIC_CS_KEEP_LOW_MSK (0x04000)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_BASIC_CS_KEEP_LOW_POS (14)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_ADDRESS_SIZE_MSK (0x03F00)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_ADDRESS_SIZE_POS (8)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_CMD_LEN_MSK (0x000F0)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_CMD_LEN_POS (4)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_EN_INT_DONE_MSK (0x00008)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_EN_INT_DONE_POS (3)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_SLAVE_SELECT_MSK (0x00006)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_SLAVE_SELECT_POS (1)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_READ_EN_MSK (0x00001)
#define MCU_SPI_MASTER0_LAST_EXE_CMD_READ_EN_POS (0)
#define MCU_SPI_MASTER0_CS1_CFG					 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0014)
#define MCU_SPI_MASTER0_CS1_CFG_COUNT_DIVIDE_CS1_MSK (0xFFFF0000)
#define MCU_SPI_MASTER0_CS1_CFG_COUNT_DIVIDE_CS1_POS (16)
#define MCU_SPI_MASTER0_CS1_CFG_THREE_WIRE_EN_CS1_MSK (0x08000)
#define MCU_SPI_MASTER0_CS1_CFG_THREE_WIRE_EN_CS1_POS (15)
#define MCU_SPI_MASTER0_CS1_CFG_ENABLE_PERIODS_CS1_MSK (0x04000)
#define MCU_SPI_MASTER0_CS1_CFG_ENABLE_PERIODS_CS1_POS (14)
#define MCU_SPI_MASTER0_CS1_CFG_NOP_CS1_MSK		 (0x02000)
#define MCU_SPI_MASTER0_CS1_CFG_NOP_CS1_POS		 (13)
#define MCU_SPI_MASTER0_CS1_CFG_CD_EN_CS1_MSK	 (0x01000)
#define MCU_SPI_MASTER0_CS1_CFG_CD_EN_CS1_POS	 (12)
#define MCU_SPI_MASTER0_CS1_CFG_CS_KEEP_LOW_CS1_MSK (0x00800)
#define MCU_SPI_MASTER0_CS1_CFG_CS_KEEP_LOW_CS1_POS (11)
#define MCU_SPI_MASTER0_CS1_CFG_ENDIAN_CS1_MSK	 (0x00400)
#define MCU_SPI_MASTER0_CS1_CFG_ENDIAN_CS1_POS	 (10)
#define MCU_SPI_MASTER0_CS1_CFG_REVERSAL_CS1_MSK (0x00200)
#define MCU_SPI_MASTER0_CS1_CFG_REVERSAL_CS1_POS (9)
#define MCU_SPI_MASTER0_CS1_CFG_INFINITE_CS1_MSK (0x00100)
#define MCU_SPI_MASTER0_CS1_CFG_INFINITE_CS1_POS (8)
#define MCU_SPI_MASTER0_CS1_CFG_WS_CS1_MSK		 (0x000FC)
#define MCU_SPI_MASTER0_CS1_CFG_WS_CS1_POS		 (2)
#define MCU_SPI_MASTER0_CS1_CFG_CPHA_CS1_MSK	 (0x00002)
#define MCU_SPI_MASTER0_CS1_CFG_CPHA_CS1_POS	 (1)
#define MCU_SPI_MASTER0_CS1_CFG_CPOL_CS1_MSK	 (0x00001)
#define MCU_SPI_MASTER0_CS1_CFG_CPOL_CS1_POS	 (0)
#define MCU_SPI_MASTER0_CS2_CFG					 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0018)
#define MCU_SPI_MASTER0_CS2_CFG_COUNT_DIVIDE_CS2_MSK (0xFFFF0000)
#define MCU_SPI_MASTER0_CS2_CFG_COUNT_DIVIDE_CS2_POS (16)
#define MCU_SPI_MASTER0_CS2_CFG_THREE_WIRE_EN_CS2_MSK (0x08000)
#define MCU_SPI_MASTER0_CS2_CFG_THREE_WIRE_EN_CS2_POS (15)
#define MCU_SPI_MASTER0_CS2_CFG_ENABLE_PERIODS_CS2_MSK (0x04000)
#define MCU_SPI_MASTER0_CS2_CFG_ENABLE_PERIODS_CS2_POS (14)
#define MCU_SPI_MASTER0_CS2_CFG_NOP_CS2_MSK		 (0x02000)
#define MCU_SPI_MASTER0_CS2_CFG_NOP_CS2_POS		 (13)
#define MCU_SPI_MASTER0_CS2_CFG_CD_EN_CS2_MSK	 (0x01000)
#define MCU_SPI_MASTER0_CS2_CFG_CD_EN_CS2_POS	 (12)
#define MCU_SPI_MASTER0_CS2_CFG_CS_KEEP_LOW_CS2_MSK (0x00800)
#define MCU_SPI_MASTER0_CS2_CFG_CS_KEEP_LOW_CS2_POS (11)
#define MCU_SPI_MASTER0_CS2_CFG_ENDIAN_CS2_MSK	 (0x00400)
#define MCU_SPI_MASTER0_CS2_CFG_ENDIAN_CS2_POS	 (10)
#define MCU_SPI_MASTER0_CS2_CFG_REVERSAL_CS2_MSK (0x00200)
#define MCU_SPI_MASTER0_CS2_CFG_REVERSAL_CS2_POS (9)
#define MCU_SPI_MASTER0_CS2_CFG_INFINITE_CS2_MSK (0x00100)
#define MCU_SPI_MASTER0_CS2_CFG_INFINITE_CS2_POS (8)
#define MCU_SPI_MASTER0_CS2_CFG_WS_CS2_MSK		 (0x000FC)
#define MCU_SPI_MASTER0_CS2_CFG_WS_CS2_POS		 (2)
#define MCU_SPI_MASTER0_CS2_CFG_CPHA_CS2_MSK	 (0x00002)
#define MCU_SPI_MASTER0_CS2_CFG_CPHA_CS2_POS	 (1)
#define MCU_SPI_MASTER0_CS2_CFG_CPOL_CS2_MSK	 (0x00001)
#define MCU_SPI_MASTER0_CS2_CFG_CPOL_CS2_POS	 (0)
#define MCU_SPI_MASTER0_CS3_CFG					 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x001C)
#define MCU_SPI_MASTER0_CS3_CFG_COUNT_DIVIDE_CS3_MSK (0xFFFF0000)
#define MCU_SPI_MASTER0_CS3_CFG_COUNT_DIVIDE_CS3_POS (16)
#define MCU_SPI_MASTER0_CS3_CFG_THREE_WIRE_EN_CS3_MSK (0x08000)
#define MCU_SPI_MASTER0_CS3_CFG_THREE_WIRE_EN_CS3_POS (15)
#define MCU_SPI_MASTER0_CS3_CFG_ENABLE_PERIODS_CS3_MSK (0x04000)
#define MCU_SPI_MASTER0_CS3_CFG_ENABLE_PERIODS_CS3_POS (14)
#define MCU_SPI_MASTER0_CS3_CFG_NOP_CS3_MSK		 (0x02000)
#define MCU_SPI_MASTER0_CS3_CFG_NOP_CS3_POS		 (13)
#define MCU_SPI_MASTER0_CS3_CFG_CD_EN_CS3_MSK	 (0x01000)
#define MCU_SPI_MASTER0_CS3_CFG_CD_EN_CS3_POS	 (12)
#define MCU_SPI_MASTER0_CS3_CFG_CS_KEEP_LOW_CS3_MSK (0x00800)
#define MCU_SPI_MASTER0_CS3_CFG_CS_KEEP_LOW_CS3_POS (11)
#define MCU_SPI_MASTER0_CS3_CFG_ENDIAN_CS3_MSK	 (0x00400)
#define MCU_SPI_MASTER0_CS3_CFG_ENDIAN_CS3_POS	 (10)
#define MCU_SPI_MASTER0_CS3_CFG_REVERSAL_CS3_MSK (0x00200)
#define MCU_SPI_MASTER0_CS3_CFG_REVERSAL_CS3_POS (9)
#define MCU_SPI_MASTER0_CS3_CFG_INFINITE_CS3_MSK (0x00100)
#define MCU_SPI_MASTER0_CS3_CFG_INFINITE_CS3_POS (8)
#define MCU_SPI_MASTER0_CS3_CFG_WS_CS3_MSK		 (0x000FC)
#define MCU_SPI_MASTER0_CS3_CFG_WS_CS3_POS		 (2)
#define MCU_SPI_MASTER0_CS3_CFG_CPHA_CS3_MSK	 (0x00002)
#define MCU_SPI_MASTER0_CS3_CFG_CPHA_CS3_POS	 (1)
#define MCU_SPI_MASTER0_CS3_CFG_CPOL_CS3_MSK	 (0x00001)
#define MCU_SPI_MASTER0_CS3_CFG_CPOL_CS3_POS	 (0)
#define MCU_SPI_MASTER0_COUNTER1_CS1_CFG		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0020)
#define MCU_SPI_MASTER0_COUNTER1_CS1_CFG_RECOVERY_PERIOD_CS1_MSK (0xFFFF0000)
#define MCU_SPI_MASTER0_COUNTER1_CS1_CFG_RECOVERY_PERIOD_CS1_POS (16)
#define MCU_SPI_MASTER0_COUNTER1_CS1_CFG_HOLD_PERIIOD_CS1_MSK (0x0FFFF)
#define MCU_SPI_MASTER0_COUNTER1_CS1_CFG_HOLD_PERIIOD_CS1_POS (0)
#define MCU_SPI_MASTER0_COUNTER1_CS2_CFG		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0024)
#define MCU_SPI_MASTER0_COUNTER1_CS2_CFG_RECOVERY_PERIOD_CS2_MSK (0xFFFF0000)
#define MCU_SPI_MASTER0_COUNTER1_CS2_CFG_RECOVERY_PERIOD_CS2_POS (16)
#define MCU_SPI_MASTER0_COUNTER1_CS2_CFG_HOLD_PERIIOD_CS2_MSK (0x0FFFF)
#define MCU_SPI_MASTER0_COUNTER1_CS2_CFG_HOLD_PERIIOD_CS2_POS (0)
#define MCU_SPI_MASTER0_COUNTER1_CS3_CFG		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0028)
#define MCU_SPI_MASTER0_COUNTER1_CS3_CFG_RECOVERY_PERIOD_CS3_MSK (0xFFFF0000)
#define MCU_SPI_MASTER0_COUNTER1_CS3_CFG_RECOVERY_PERIOD_CS3_POS (16)
#define MCU_SPI_MASTER0_COUNTER1_CS3_CFG_HOLD_PERIIOD_CS3_MSK (0x0FFFF)
#define MCU_SPI_MASTER0_COUNTER1_CS3_CFG_HOLD_PERIIOD_CS3_POS (0)
#define MCU_SPI_MASTER0_COUNTER2_CS1_CFG		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x002C)
#define MCU_SPI_MASTER0_COUNTER2_CS1_CFG_CD_SETUP_CS1_MSK (0x7F0000)
#define MCU_SPI_MASTER0_COUNTER2_CS1_CFG_CD_SETUP_CS1_POS (16)
#define MCU_SPI_MASTER0_COUNTER2_CS1_CFG_SETUP_PERIOD_CS1_MSK (0x0FFFF)
#define MCU_SPI_MASTER0_COUNTER2_CS1_CFG_SETUP_PERIOD_CS1_POS (0)
#define MCU_SPI_MASTER0_COUNTER2_CS2_CFG		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0030)
#define MCU_SPI_MASTER0_COUNTER2_CS2_CFG_CD_SETUP_CS2_MSK (0x7F0000)
#define MCU_SPI_MASTER0_COUNTER2_CS2_CFG_CD_SETUP_CS2_POS (16)
#define MCU_SPI_MASTER0_COUNTER2_CS2_CFG_SETUP_PERIOD_CS2_MSK (0x0FFFF)
#define MCU_SPI_MASTER0_COUNTER2_CS2_CFG_SETUP_PERIOD_CS2_POS (0)
#define MCU_SPI_MASTER0_COUNTER2_CS3_CFG		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0034)
#define MCU_SPI_MASTER0_COUNTER2_CS3_CFG_CD_SETUP_CS3_MSK (0x7F0000)
#define MCU_SPI_MASTER0_COUNTER2_CS3_CFG_CD_SETUP_CS3_POS (16)
#define MCU_SPI_MASTER0_COUNTER2_CS3_CFG_SETUP_PERIOD_CS3_MSK (0x0FFFF)
#define MCU_SPI_MASTER0_COUNTER2_CS3_CFG_SETUP_PERIOD_CS3_POS (0)
#define MCU_SPI_MASTER0_FLUSH_CFG				 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0038)
#define MCU_SPI_MASTER0_FLUSH_CFG_FLUSH_CMD_MSK	 (0x10000)
#define MCU_SPI_MASTER0_FLUSH_CFG_FLUSH_CMD_POS	 (16)
#define MCU_SPI_MASTER0_FLUSH_CFG_FLUSH_WDATA_MSK (0x00002)
#define MCU_SPI_MASTER0_FLUSH_CFG_FLUSH_WDATA_POS (1)
#define MCU_SPI_MASTER0_FLUSH_CFG_FLUSH_RDATA_MSK (0x00001)
#define MCU_SPI_MASTER0_FLUSH_CFG_FLUSH_RDATA_POS (0)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1			 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x003C)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_HW_FLOW_CTL_MSK (0x200000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_HW_FLOW_CTL_POS (21)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_CMD_S_INT_MSK (0xF0000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_CMD_S_INT_POS (16)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_WDATA_S_INT_MSK (0x0FF00)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_WDATA_S_INT_POS (8)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_RDATA_S_INT_MSK (0x000FF)
#define MCU_SPI_MASTER0_INTERRUPT_CFG1_RDATA_S_INT_POS (0)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2			 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0040)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_WDATA_OVER_CMD_EMPTY_MSK (0x8000000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_WDATA_OVER_CMD_EMPTY_POS (27)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_RDATA_UNDR_CMD_EMPTY_MSK (0x4000000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_RDATA_UNDR_CMD_EMPTY_POS (26)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_CMD_OVER_WDATA_EMPTY_MSK (0x2000000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_CMD_OVER_WDATA_EMPTY_POS (25)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_CMD_OVER_RDATA_FULL_MSK (0x1000000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_CMD_OVER_RDATA_FULL_POS (24)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_SW_WRITE_RDATA_MSK (0x800000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_SW_WRITE_RDATA_POS (23)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_SW_READ_WDATA_MSK (0x400000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_ERR_SW_READ_WDATA_POS (22)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_UNDERFLOW_WDATA_MSK (0x200000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_UNDERFLOW_WDATA_POS (21)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_OVERFLOW_RDATA_MSK (0x100000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_OVERFLOW_RDATA_POS (20)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_UNDERFLOW_RDATA_MSK (0x80000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_UNDERFLOW_RDATA_POS (19)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_OVERFLOW_WDATA_MSK (0x40000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_OVERFLOW_WDATA_POS (18)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_OVERFLOW_CTL_MSK (0x20000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_OVERFLOW_CTL_POS (17)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_DIR_ERR_MSK (0x10000)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_DIR_ERR_POS (16)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_CMD_MSK (0x00008)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_CMD_POS (3)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_WDATA_MSK (0x00004)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_WDATA_POS (2)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_RDATA_MSK (0x00002)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_RDATA_POS (1)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_DONE_MSK (0x00001)
#define MCU_SPI_MASTER0_INTERRUPT_CFG2_M_DONE_POS (0)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0044)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_WDATA_OVER_CMD_EMPTY_MSK (0x8000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_WDATA_OVER_CMD_EMPTY_POS (27)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_RDATA_UNDR_CMD_EMPTY_MSK (0x4000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_RDATA_UNDR_CMD_EMPTY_POS (26)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_CMD_OVER_WDATA_EMPTY_MSK (0x2000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_CMD_OVER_WDATA_EMPTY_POS (25)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_CMD_OVER_RDATA_FULL_MSK (0x1000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_CMD_OVER_RDATA_FULL_POS (24)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_SW_WRITE_RDATA_MSK (0x800000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_SW_WRITE_RDATA_POS (23)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_SW_READ_WDATA_MSK (0x400000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_ERR_SW_READ_WDATA_POS (22)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RDATA_OVER_C_INT_MSK (0x200000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RDATA_OVER_C_INT_POS (21)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_WDATA_UNDER_C_INT_MSK (0x100000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_WDATA_UNDER_C_INT_POS (20)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RDATA_UNDER_C_INT_MSK (0x80000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RDATA_UNDER_C_INT_POS (19)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_WDATA_OVER_C_INT_MSK (0x40000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_WDATA_OVER_C_INT_POS (18)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_CMD_OVER_C_INT_MSK (0x20000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_CMD_OVER_C_INT_POS (17)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_DIR_ERR_C_INT_MSK (0x10000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_DIR_ERR_C_INT_POS (16)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_CMD_STATUS_C_INT_MSK (0x00008)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_CMD_STATUS_C_INT_POS (3)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_WDATA_STATUS_C_INT_MSK (0x00004)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_WDATA_STATUS_C_INT_POS (2)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RDATA_STATUS_C_INT_MSK (0x00002)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RDATA_STATUS_C_INT_POS (1)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_DONE_C_INT_MSK (0x00001)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_DONE_C_INT_POS (0)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC		 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0048)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_WDATA_OVER_CMD_EMPTY_MSK (0x8000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_WDATA_OVER_CMD_EMPTY_POS (27)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_RDATA_UNDR_CMD_EMPTY_MSK (0x4000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_RDATA_UNDR_CMD_EMPTY_POS (26)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_CMD_OVER_WDATA_EMPTY_MSK (0x2000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_CMD_OVER_WDATA_EMPTY_POS (25)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_CMD_OVER_RDATA_FULL_MSK (0x1000000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_CMD_OVER_RDATA_FULL_POS (24)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_SW_WRITE_RDATA_MSK (0x800000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_SW_WRITE_RDATA_POS (23)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_SW_READ_WDATA_MSK (0x400000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_ERR_SW_READ_WDATA_POS (22)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_RDATA_OVER_C_INT_MSK (0x200000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_RDATA_OVER_C_INT_POS (21)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_WDATA_UNDER_C_INT_MSK (0x100000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_WDATA_UNDER_C_INT_POS (20)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_RDATA_UNDER_C_INT_MSK (0x80000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_RDATA_UNDER_C_INT_POS (19)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_WDATA_OVER_C_INT_MSK (0x40000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_WDATA_OVER_C_INT_POS (18)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_CMD_OVER_C_INT_MSK (0x20000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_CMD_OVER_C_INT_POS (17)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_DIR_ERR_C_INT_MSK (0x10000)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_DIR_ERR_C_INT_POS (16)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_CMD_STATUS_C_INT_MSK (0x00008)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_CMD_STATUS_C_INT_POS (3)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_WDATA_STATUS_C_INT_MSK (0x00004)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_WDATA_STATUS_C_INT_POS (2)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_RDATA_STATUS_C_INT_MSK (0x00002)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_RDATA_STATUS_C_INT_POS (1)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_DONE_C_INT_MSK (0x00001)
#define MCU_SPI_MASTER0_INTERRUPT_STATUS_RC_DONE_C_INT_POS (0)
#define MCU_SPI_MASTER0_CURRENT_STATE			 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x004C)
#define MCU_SPI_MASTER0_CURRENT_STATE_LEN_MSK	 (0xFFFF0000)
#define MCU_SPI_MASTER0_CURRENT_STATE_LEN_POS	 (16)
#define MCU_SPI_MASTER0_CURRENT_STATE_PHASE_COUNT_MSK (0x07F00)
#define MCU_SPI_MASTER0_CURRENT_STATE_PHASE_COUNT_POS (8)
#define MCU_SPI_MASTER0_CURRENT_STATE_MAIN_CTL_STATE_MSK (0x000E0)
#define MCU_SPI_MASTER0_CURRENT_STATE_MAIN_CTL_STATE_POS (5)
#define MCU_SPI_MASTER0_CURRENT_STATE_WRITE_STATE_MSK (0x00007)
#define MCU_SPI_MASTER0_CURRENT_STATE_WRITE_STATE_POS (0)
#define MCU_SPI_MASTER0_READY_CFG				 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0050)
#define MCU_SPI_MASTER0_READY_CFG_WDATA_TRS_READY_MSK (0x0FF00)
#define MCU_SPI_MASTER0_READY_CFG_WDATA_TRS_READY_POS (8)
#define MCU_SPI_MASTER0_READY_CFG_RDATA_TRS_READY_MSK (0x000FF)
#define MCU_SPI_MASTER0_READY_CFG_RDATA_TRS_READY_POS (0)
#define MCU_SPI_MASTER0_SPI_ENABLE				 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0054)
#define MCU_SPI_MASTER0_SPI_ENABLE_SPI_EN_MSK	 (0x00001)
#define MCU_SPI_MASTER0_SPI_ENABLE_SPI_EN_POS	 (0)
#define MCU_SPI_MASTER0_CMD_MEM					 (BASE_ADDRESS_MCU_SPI_MASTER0 + 0x0080)
#define BASE_ADDRESS_MCU_UARTF0_CFG				 0x01000000
#define MCU_UARTF0_CFG_OCPM_CFG					 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x000)
#define MCU_UARTF0_CFG_OCPM_CFG_MOSI_BIG_ENDIAN_MSK (0x20000000)
#define MCU_UARTF0_CFG_OCPM_CFG_MOSI_BIG_ENDIAN_POS (29)
#define MCU_UARTF0_CFG_OCPM_CFG_MISO_BIG_ENDIAN_MSK (0x10000000)
#define MCU_UARTF0_CFG_OCPM_CFG_MISO_BIG_ENDIAN_POS (28)
#define MCU_UARTF0_CFG_OCPM_CFG_OCP_BRST_ALIGN_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_CFG_OCP_BRST_ALIGN_POS (24)
#define MCU_UARTF0_CFG_OCPM_CFG_RD_FIFO_THRES_MSK (0xF00000)
#define MCU_UARTF0_CFG_OCPM_CFG_RD_FIFO_THRES_POS (20)
#define MCU_UARTF0_CFG_OCPM_CFG_THRES_RD_SW_BYPASS_MSK (0x10000)
#define MCU_UARTF0_CFG_OCPM_CFG_THRES_RD_SW_BYPASS_POS (16)
#define MCU_UARTF0_CFG_OCPM_CFG_RD_FIFO_THRES_VALUE_MSK (0x0F000)
#define MCU_UARTF0_CFG_OCPM_CFG_RD_FIFO_THRES_VALUE_POS (12)
#define MCU_UARTF0_CFG_OCPM_CFG_WR_FIFO_THRES_MSK (0x00F00)
#define MCU_UARTF0_CFG_OCPM_CFG_WR_FIFO_THRES_POS (8)
#define MCU_UARTF0_CFG_OCPM_CFG_THRES_WR_SW_BYPASS_MSK (0x00010)
#define MCU_UARTF0_CFG_OCPM_CFG_THRES_WR_SW_BYPASS_POS (4)
#define MCU_UARTF0_CFG_OCPM_CFG_WR_FIFO_THRES_VALUE_MSK (0x0000F)
#define MCU_UARTF0_CFG_OCPM_CFG_WR_FIFO_THRES_VALUE_POS (0)
#define MCU_UARTF0_CFG_OCPM_INIT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0004)
#define MCU_UARTF0_CFG_OCPM_INIT_RESET_RD_BUFF_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_INIT_RESET_RD_BUFF_POS (24)
#define MCU_UARTF0_CFG_OCPM_INIT_RESET_WR_BUFF_MSK (0x10000)
#define MCU_UARTF0_CFG_OCPM_INIT_RESET_WR_BUFF_POS (16)
#define MCU_UARTF0_CFG_OCPM_INIT_RD_BD_LIST_ADDR_FLUSH_MSK (0x00800)
#define MCU_UARTF0_CFG_OCPM_INIT_RD_BD_LIST_ADDR_FLUSH_POS (11)
#define MCU_UARTF0_CFG_OCPM_INIT_RD_BD_LIST_SIZE_FLUSH_MSK (0x00400)
#define MCU_UARTF0_CFG_OCPM_INIT_RD_BD_LIST_SIZE_FLUSH_POS (10)
#define MCU_UARTF0_CFG_OCPM_INIT_WR_BD_LIST_ADDR_FLUSH_MSK (0x00200)
#define MCU_UARTF0_CFG_OCPM_INIT_WR_BD_LIST_ADDR_FLUSH_POS (9)
#define MCU_UARTF0_CFG_OCPM_INIT_WR_BD_LIST_SIZE_FLUSH_MSK (0x00100)
#define MCU_UARTF0_CFG_OCPM_INIT_WR_BD_LIST_SIZE_FLUSH_POS (8)
#define MCU_UARTF0_CFG_OCPM_INIT_MISO_RESET_FLUSH_MSK (0x00002)
#define MCU_UARTF0_CFG_OCPM_INIT_MISO_RESET_FLUSH_POS (1)
#define MCU_UARTF0_CFG_OCPM_INIT_MOSI_RESET_FLUSH_MSK (0x00001)
#define MCU_UARTF0_CFG_OCPM_INIT_MOSI_RESET_FLUSH_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_ADDR				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0008)
#define MCU_UARTF0_CFG_OCPM_RD_ADDR_RD_BUFF_START_ADDR_MSK (0x1FFFFFFF)
#define MCU_UARTF0_CFG_OCPM_RD_ADDR_RD_BUFF_START_ADDR_POS (0)
#define MCU_UARTF0_CFG_OCPM_WR_ADDR				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x000C)
#define MCU_UARTF0_CFG_OCPM_WR_ADDR_WR_BUFF_START_ADDR_MSK (0x1FFFFFFF)
#define MCU_UARTF0_CFG_OCPM_WR_ADDR_WR_BUFF_START_ADDR_POS (0)
#define MCU_UARTF0_CFG_OCPM_LEN_CFG				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0010)
#define MCU_UARTF0_CFG_OCPM_LEN_CFG_RD_BUFF_LEN_MSK (0xFFFF0000)
#define MCU_UARTF0_CFG_OCPM_LEN_CFG_RD_BUFF_LEN_POS (16)
#define MCU_UARTF0_CFG_OCPM_LEN_CFG_WR_BUFF_LEN_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_OCPM_LEN_CFG_WR_BUFF_LEN_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0014)
#define MCU_UARTF0_CFG_OCPM_RD_INT_WR_BD_ADDR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_OCPM_RD_INT_WR_BD_ADDR_INT_POS (3)
#define MCU_UARTF0_CFG_OCPM_RD_INT_WR_BD_SIZE_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_OCPM_RD_INT_WR_BD_SIZE_INT_POS (2)
#define MCU_UARTF0_CFG_OCPM_RD_INT_RD_BD_ADDR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_OCPM_RD_INT_RD_BD_ADDR_INT_POS (1)
#define MCU_UARTF0_CFG_OCPM_RD_INT_RD_BD_SIZE_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_OCPM_RD_INT_RD_BD_SIZE_INT_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0018)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_WR_BD_ADDR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_WR_BD_ADDR_INT_POS (3)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_WR_BD_SIZE_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_WR_BD_SIZE_INT_POS (2)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_RD_BD_ADDR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_RD_BD_ADDR_INT_POS (1)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_RD_BD_SIZE_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_OCPM_RD_CLR_INT_RD_BD_SIZE_INT_POS (0)
#define MCU_UARTF0_CFG_OCPM_MASK_INT			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x001C)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_WR_BD_ADDR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_WR_BD_ADDR_INT_POS (3)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_WR_BD_SIZE_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_WR_BD_SIZE_INT_POS (2)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_RD_BD_ADDR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_RD_BD_ADDR_INT_POS (1)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_RD_BD_SIZE_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_OCPM_MASK_INT_MASK_RD_BD_SIZE_INT_POS (0)
#define MCU_UARTF0_CFG_OCPM_INT_EN				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0020)
#define MCU_UARTF0_CFG_OCPM_INT_EN_WR_BD_ADDR_INT_EN_MSK (0x00008)
#define MCU_UARTF0_CFG_OCPM_INT_EN_WR_BD_ADDR_INT_EN_POS (3)
#define MCU_UARTF0_CFG_OCPM_INT_EN_WR_BD_SIZE_INT_EN_MSK (0x00004)
#define MCU_UARTF0_CFG_OCPM_INT_EN_WR_BD_SIZE_INT_EN_POS (2)
#define MCU_UARTF0_CFG_OCPM_INT_EN_RD_BD_ADDR_INT_EN_MSK (0x00002)
#define MCU_UARTF0_CFG_OCPM_INT_EN_RD_BD_ADDR_INT_EN_POS (1)
#define MCU_UARTF0_CFG_OCPM_INT_EN_RD_BD_SIZE_INT_EN_MSK (0x00001)
#define MCU_UARTF0_CFG_OCPM_INT_EN_RD_BD_SIZE_INT_EN_POS (0)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0024)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_WR_BUFF_CYCLIC_EN_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_WR_BUFF_CYCLIC_EN_POS (24)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_RD_BUFF_CYCLIC_EN_MSK (0x10000)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_RD_BUFF_CYCLIC_EN_POS (16)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_RD_BUFF_ACTIVE_MSK (0x00100)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_RD_BUFF_ACTIVE_POS (8)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_WR_BUFF_ACTIVE_MSK (0x00001)
#define MCU_UARTF0_CFG_OCPM_BUFF_ACTIVE_WR_BUFF_ACTIVE_POS (0)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0028)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_WR_BD_ADDR_MSK (0xFFFFFFFF)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_WR_BD_ADDR_POS (0)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x002C)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_WR_BD_SIZE_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_WR_BD_SIZE_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0030)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_RD_BD_ADDR_MSK (0xFFFFFFFF)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_RD_BD_ADDR_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0034)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_RD_BD_SIZE_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_RD_BD_SIZE_POS (0)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE	 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0038)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_FIFO_FULL_POS (25)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_FIFO_EMPTY_POS (24)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_WR_PTR_MSK (0xF0000)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_WR_PTR_POS (16)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_RD_PTR_MSK (0x00F00)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_RD_PTR_POS (8)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_UARTF0_CFG_OCPM_WR_BD_ADDR_STATE_FIFO_STATUS_POS (0)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE	 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x003C)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_FIFO_FULL_POS (25)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_FIFO_EMPTY_POS (24)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_WR_PTR_MSK (0xF0000)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_WR_PTR_POS (16)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_RD_PTR_MSK (0x00F00)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_RD_PTR_POS (8)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_UARTF0_CFG_OCPM_WR_BD_SIZE_STATE_FIFO_STATUS_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE	 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0040)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_FIFO_FULL_POS (25)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_FIFO_EMPTY_POS (24)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_WR_PTR_MSK (0xF0000)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_WR_PTR_POS (16)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_RD_PTR_MSK (0x00F00)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_RD_PTR_POS (8)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_UARTF0_CFG_OCPM_RD_BD_ADDR_STATE_FIFO_STATUS_POS (0)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE	 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0044)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_FIFO_FULL_POS (25)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_FIFO_EMPTY_POS (24)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_WR_PTR_MSK (0xF0000)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_WR_PTR_POS (16)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_RD_PTR_MSK (0x00F00)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_RD_PTR_POS (8)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_UARTF0_CFG_OCPM_RD_BD_SIZE_STATE_FIFO_STATUS_POS (0)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0048)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_WR_BD_ADDR_THRES_MSK (0x1F000000)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_WR_BD_ADDR_THRES_POS (24)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_WR_BD_SIZE_THRES_MSK (0x1F0000)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_WR_BD_SIZE_THRES_POS (16)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_RD_BD_ADDR_THRES_MSK (0x01F00)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_RD_BD_ADDR_THRES_POS (8)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_RD_BD_SIZE_THRES_MSK (0x0001F)
#define MCU_UARTF0_CFG_OCPM_BD_CFG_THRES_RD_BD_SIZE_THRES_POS (0)
#define MCU_UARTF0_CFG_OCPM_OCP_LEN_STATUS		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x004C)
#define MCU_UARTF0_CFG_OCPM_OCP_LEN_STATUS_OCP_WR_LEN_CNT_MSK (0xFFFF0000)
#define MCU_UARTF0_CFG_OCPM_OCP_LEN_STATUS_OCP_WR_LEN_CNT_POS (16)
#define MCU_UARTF0_CFG_OCPM_OCP_LEN_STATUS_OCP_RD_LEN_CNT_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_OCPM_OCP_LEN_STATUS_OCP_RD_LEN_CNT_POS (0)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0050)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_WR_PTR_MSK (0x70000000)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_WR_PTR_POS (28)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_RD_PTR_MSK (0x7000000)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_RD_PTR_POS (24)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_STATUS_MSK (0xF0000)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_STATUS_POS (16)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_WR_PTR_MSK (0x07000)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_WR_PTR_POS (12)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_RD_PTR_MSK (0x00700)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_RD_PTR_POS (8)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_STATUS_MSK (0x0000F)
#define MCU_UARTF0_CFG_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_STATUS_POS (0 )
#define MCU_UARTF0_CFG_CFG						 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0080)
#define MCU_UARTF0_CFG_CFG_BYTE_RESOLUTION_MSK	 (0x00020)
#define MCU_UARTF0_CFG_CFG_BYTE_RESOLUTION_POS	 (5)
#define MCU_UARTF0_CFG_CFG_UARTF_RX_ENDIAN_MSK	 (0x00010)
#define MCU_UARTF0_CFG_CFG_UARTF_RX_ENDIAN_POS	 (4)
#define MCU_UARTF0_CFG_CFG_UARTF_TX_ENDIAN_MSK	 (0x00008)
#define MCU_UARTF0_CFG_CFG_UARTF_TX_ENDIAN_POS	 (3)
#define MCU_UARTF0_CFG_CFG_UARTF_FLUSH_MSK		 (0x00004)
#define MCU_UARTF0_CFG_CFG_UARTF_FLUSH_POS		 (2)
#define MCU_UARTF0_CFG_CFG_UARTF_HALT_MSK		 (0x00002)
#define MCU_UARTF0_CFG_CFG_UARTF_HALT_POS		 (1)
#define MCU_UARTF0_CFG_CFG_APB_MUX_CTRL_MSK		 (0x00001)
#define MCU_UARTF0_CFG_CFG_APB_MUX_CTRL_POS		 (0)
#define MCU_UARTF0_CFG_UARTF_RXFIFO_ADDR		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0084)
#define MCU_UARTF0_CFG_UARTF_RXFIFO_ADDR_RXFIFO_ADDR_MSK (0x003FF)
#define MCU_UARTF0_CFG_UARTF_RXFIFO_ADDR_RXFIFO_ADDR_POS (0)
#define MCU_UARTF0_CFG_UARTF_TXFIFO_ADDR		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0088)
#define MCU_UARTF0_CFG_UARTF_TXFIFO_ADDR_TXFIFO_ADDR_MSK (0x003FF)
#define MCU_UARTF0_CFG_UARTF_TXFIFO_ADDR_TXFIFO_ADDR_POS (0)
#define MCU_UARTF0_CFG_UARTF_STATUS				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x008C)
#define MCU_UARTF0_CFG_UARTF_STATUS_UARTF_RXD_MSK (0x10000)
#define MCU_UARTF0_CFG_UARTF_STATUS_UARTF_RXD_POS (16)
#define MCU_UARTF0_CFG_UARTF_STATUS_RD_BUFFER_ACTIVE_MSK (0x01000)
#define MCU_UARTF0_CFG_UARTF_STATUS_RD_BUFFER_ACTIVE_POS (12)
#define MCU_UARTF0_CFG_UARTF_STATUS_WR_BUFFER_ACTIVE_MSK (0x00800)
#define MCU_UARTF0_CFG_UARTF_STATUS_WR_BUFFER_ACTIVE_POS (11)
#define MCU_UARTF0_CFG_UARTF_STATUS_OCPM_ERR_INT_MSK (0x00400)
#define MCU_UARTF0_CFG_UARTF_STATUS_OCPM_ERR_INT_POS (10)
#define MCU_UARTF0_CFG_UARTF_STATUS_OVERFLOW_ERR_INT_MSK (0x00200)
#define MCU_UARTF0_CFG_UARTF_STATUS_OVERFLOW_ERR_INT_POS (9)
#define MCU_UARTF0_CFG_UARTF_STATUS_PARITY_ERR_INT_MSK (0x00100)
#define MCU_UARTF0_CFG_UARTF_STATUS_PARITY_ERR_INT_POS (8)
#define MCU_UARTF0_CFG_UARTF_STATUS_FRAME_ERR_INT_MSK (0x00080)
#define MCU_UARTF0_CFG_UARTF_STATUS_FRAME_ERR_INT_POS (7)
#define MCU_UARTF0_CFG_UARTF_STATUS_BREAK_ERR_INT_MSK (0x00040)
#define MCU_UARTF0_CFG_UARTF_STATUS_BREAK_ERR_INT_POS (6)
#define MCU_UARTF0_CFG_UARTF_STATUS_OVERRUN_ERR_INT_MSK (0x00020)
#define MCU_UARTF0_CFG_UARTF_STATUS_OVERRUN_ERR_INT_POS (5)
#define MCU_UARTF0_CFG_UARTF_STATUS_MISO_PACKET_CNT_INT_MSK (0x00010)
#define MCU_UARTF0_CFG_UARTF_STATUS_MISO_PACKET_CNT_INT_POS (4)
#define MCU_UARTF0_CFG_UARTF_STATUS_MOSI_PACKET_CNT_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_UARTF_STATUS_MOSI_PACKET_CNT_INT_POS (3)
#define MCU_UARTF0_CFG_UARTF_STATUS_OCPM_FLOW_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_UARTF_STATUS_OCPM_FLOW_INT_POS (2)
#define MCU_UARTF0_CFG_UARTF_STATUS_FLOW_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_UARTF_STATUS_FLOW_INT_POS (1)
#define MCU_UARTF0_CFG_UARTF_STATUS_ERR_INT_MSK	 (0x00001)
#define MCU_UARTF0_CFG_UARTF_STATUS_ERR_INT_POS	 (0)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_INC		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0090)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_INC_BD_CNT_INC_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_INC_BD_CNT_INC_POS (0)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_DEC		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0094)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_DEC_BD_CNT_DEC_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_DEC_BD_CNT_DEC_POS (0)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x0098)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_MSK (0x00001)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_POS (0)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_MSK (0x00006)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_POS (1)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_MSK (0x00008)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_POS (3)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_MSK (0x00010)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_POS (4)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_MSK (0xFFFF0000)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_POS (16)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x009C)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_BD_CNT_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_MOSI_PAC_AT_CNT_BD_CNT_POS (0)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_INC		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00A0)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_INC_BD_CNT_INC_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_INC_BD_CNT_INC_POS (0)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_DEC		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00A4)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_DEC_BD_CNT_DEC_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_DEC_BD_CNT_DEC_POS (0)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL		 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00A8)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_MSK (0x00001)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_POS (0)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_MSK (0x00006)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_POS (1)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_MSK (0x00008)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_POS (3)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_MSK (0x00010)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_POS (4)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_MSK (0xFFFF0000)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_POS (16)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00AC)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_BD_CNT_MSK (0x0FFFF)
#define MCU_UARTF0_CFG_MISO_PAC_AT_CNT_BD_CNT_POS (0)
#define MCU_UARTF0_CFG_FLOW_INT					 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00B0)
#define MCU_UARTF0_CFG_FLOW_INT_UARTINT_MSK		 (0x00008)
#define MCU_UARTF0_CFG_FLOW_INT_UARTINT_POS		 (3)
#define MCU_UARTF0_CFG_FLOW_INT_MISO_PACKET_CNT_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_FLOW_INT_MISO_PACKET_CNT_INT_POS (2)
#define MCU_UARTF0_CFG_FLOW_INT_MOSI_PACKET_CNT_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_FLOW_INT_MOSI_PACKET_CNT_INT_POS (1)
#define MCU_UARTF0_CFG_FLOW_INT_OCPM_FLOW_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_FLOW_INT_OCPM_FLOW_INT_POS (0)
#define MCU_UARTF0_CFG_CLR_FLOW_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00B4)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_UARTINT_MSK	 (0x00008)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_UARTINT_POS	 (3)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_MISO_PACKET_CNT_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_MISO_PACKET_CNT_INT_POS (2)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_MOSI_PACKET_CNT_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_MOSI_PACKET_CNT_INT_POS (1)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_OCPM_FLOW_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_CLR_FLOW_INT_OCPM_FLOW_INT_POS (0)
#define MCU_UARTF0_CFG_MSK_FLOW_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00B8)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_UARTINT_MSK	 (0x00008)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_UARTINT_POS	 (3)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_MISO_PACKET_CNT_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_MISO_PACKET_CNT_INT_POS (2)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_MOSI_PACKET_CNT_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_MOSI_PACKET_CNT_INT_POS (1)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_OCPM_FLOW_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_MSK_FLOW_INT_OCPM_FLOW_INT_POS (0)
#define MCU_UARTF0_CFG_EN_FLOW_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00BC)
#define MCU_UARTF0_CFG_EN_FLOW_INT_UARTINT_MSK	 (0x00008)
#define MCU_UARTF0_CFG_EN_FLOW_INT_UARTINT_POS	 (3)
#define MCU_UARTF0_CFG_EN_FLOW_INT_MISO_PACKET_CNT_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_EN_FLOW_INT_MISO_PACKET_CNT_INT_POS (2)
#define MCU_UARTF0_CFG_EN_FLOW_INT_MOSI_PACKET_CNT_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_EN_FLOW_INT_MOSI_PACKET_CNT_INT_POS (1)
#define MCU_UARTF0_CFG_EN_FLOW_INT_OCPM_FLOW_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_EN_FLOW_INT_OCPM_FLOW_INT_POS (0)
#define MCU_UARTF0_CFG_ERR_INT					 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00C0)
#define MCU_UARTF0_CFG_ERR_INT_OCPM_ERR_INT_MSK	 (0x00020)
#define MCU_UARTF0_CFG_ERR_INT_OCPM_ERR_INT_POS	 (5)
#define MCU_UARTF0_CFG_ERR_INT_OVERFLOW_ERR_INT_MSK (0x00010)
#define MCU_UARTF0_CFG_ERR_INT_OVERFLOW_ERR_INT_POS (4)
#define MCU_UARTF0_CFG_ERR_INT_PARITY_ERR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_ERR_INT_PARITY_ERR_INT_POS (3)
#define MCU_UARTF0_CFG_ERR_INT_FRAME_ERR_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_ERR_INT_FRAME_ERR_INT_POS (2)
#define MCU_UARTF0_CFG_ERR_INT_BREAK_ERR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_ERR_INT_BREAK_ERR_INT_POS (1)
#define MCU_UARTF0_CFG_ERR_INT_OVERRUN_ERR_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_ERR_INT_OVERRUN_ERR_INT_POS (0)
#define MCU_UARTF0_CFG_CLR_ERR_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00C4)
#define MCU_UARTF0_CFG_CLR_ERR_INT_OCPM_ERR_INT_MSK (0x00020)
#define MCU_UARTF0_CFG_CLR_ERR_INT_OCPM_ERR_INT_POS (5)
#define MCU_UARTF0_CFG_CLR_ERR_INT_OVERFLOW_ERR_INT_MSK (0x00010)
#define MCU_UARTF0_CFG_CLR_ERR_INT_OVERFLOW_ERR_INT_POS (4)
#define MCU_UARTF0_CFG_CLR_ERR_INT_PARITY_ERR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_CLR_ERR_INT_PARITY_ERR_INT_POS (3)
#define MCU_UARTF0_CFG_CLR_ERR_INT_FRAME_ERR_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_CLR_ERR_INT_FRAME_ERR_INT_POS (2)
#define MCU_UARTF0_CFG_CLR_ERR_INT_BREAK_ERR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_CLR_ERR_INT_BREAK_ERR_INT_POS (1)
#define MCU_UARTF0_CFG_CLR_ERR_INT_OVERRUN_ERR_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_CLR_ERR_INT_OVERRUN_ERR_INT_POS (0)
#define MCU_UARTF0_CFG_MSK_ERR_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00C8)
#define MCU_UARTF0_CFG_MSK_ERR_INT_OCPM_ERR_INT_MSK (0x00020)
#define MCU_UARTF0_CFG_MSK_ERR_INT_OCPM_ERR_INT_POS (5)
#define MCU_UARTF0_CFG_MSK_ERR_INT_OVERFLOW_ERR_INT_MSK (0x00010)
#define MCU_UARTF0_CFG_MSK_ERR_INT_OVERFLOW_ERR_INT_POS (4)
#define MCU_UARTF0_CFG_MSK_ERR_INT_PARITY_ERR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_MSK_ERR_INT_PARITY_ERR_INT_POS (3)
#define MCU_UARTF0_CFG_MSK_ERR_INT_FRAME_ERR_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_MSK_ERR_INT_FRAME_ERR_INT_POS (2)
#define MCU_UARTF0_CFG_MSK_ERR_INT_BREAK_ERR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_MSK_ERR_INT_BREAK_ERR_INT_POS (1)
#define MCU_UARTF0_CFG_MSK_ERR_INT_OVERRUN_ERR_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_MSK_ERR_INT_OVERRUN_ERR_INT_POS (0)
#define MCU_UARTF0_CFG_EN_ERR_INT				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00CC)
#define MCU_UARTF0_CFG_EN_ERR_INT_OCPM_ERR_INT_MSK (0x00020)
#define MCU_UARTF0_CFG_EN_ERR_INT_OCPM_ERR_INT_POS (5)
#define MCU_UARTF0_CFG_EN_ERR_INT_OVERFLOW_ERR_INT_MSK (0x00010)
#define MCU_UARTF0_CFG_EN_ERR_INT_OVERFLOW_ERR_INT_POS (4)
#define MCU_UARTF0_CFG_EN_ERR_INT_PARITY_ERR_INT_MSK (0x00008)
#define MCU_UARTF0_CFG_EN_ERR_INT_PARITY_ERR_INT_POS (3)
#define MCU_UARTF0_CFG_EN_ERR_INT_FRAME_ERR_INT_MSK (0x00004)
#define MCU_UARTF0_CFG_EN_ERR_INT_FRAME_ERR_INT_POS (2)
#define MCU_UARTF0_CFG_EN_ERR_INT_BREAK_ERR_INT_MSK (0x00002)
#define MCU_UARTF0_CFG_EN_ERR_INT_BREAK_ERR_INT_POS (1)
#define MCU_UARTF0_CFG_EN_ERR_INT_OVERRUN_ERR_INT_MSK (0x00001)
#define MCU_UARTF0_CFG_EN_ERR_INT_OVERRUN_ERR_INT_POS (0)
#define MCU_UARTF0_CFG_UBUS_CTRL				 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00D0)
#define MCU_UARTF0_CFG_UBUS_CTRL_UA1_STABLE_MODE_MSK (0x00008)
#define MCU_UARTF0_CFG_UBUS_CTRL_UA1_STABLE_MODE_POS (3)
#define MCU_UARTF0_CFG_UBUS_CTRL_RTS_SEL_MSK	 (0x00004)
#define MCU_UARTF0_CFG_UBUS_CTRL_RTS_SEL_POS	 (2)
#define MCU_UARTF0_CFG_UBUS_CTRL_TX_INV_MSK		 (0x00002)
#define MCU_UARTF0_CFG_UBUS_CTRL_TX_INV_POS		 (1)
#define MCU_UARTF0_CFG_UBUS_CTRL_RX_INV_MSK		 (0x00001)
#define MCU_UARTF0_CFG_UBUS_CTRL_RX_INV_POS		 (0)
#define MCU_UARTF0_CFG_UBUS_RX_TX_SEL			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00D4)
#define MCU_UARTF0_CFG_UBUS_RX_TX_SEL_RX_N_TX_MSK (0x00001)
#define MCU_UARTF0_CFG_UBUS_RX_TX_SEL_RX_N_TX_POS (0)
#define MCU_UARTF0_CFG_UART_8PIN_MODE			 (BASE_ADDRESS_MCU_UARTF0_CFG + 0x00D8)
#define MCU_UARTF0_CFG_UART_8PIN_MODE_MODE_DCE_N_MSK (0x00001)
#define MCU_UARTF0_CFG_UART_8PIN_MODE_MODE_DCE_N_POS (0)
#define BASE_ADDRESS_MCU_SPI_SLAVE				 0x01200000
#define MCU_SPI_SLAVE_CFG						 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0000)
#define MCU_SPI_SLAVE_CFG_CHAR_EN_MSK			 (0x80000000)
#define MCU_SPI_SLAVE_CFG_CHAR_EN_POS			 (31)
#define MCU_SPI_SLAVE_CFG_FLUSH_LINE_DRIVER_MSK	 (0x10000000)
#define MCU_SPI_SLAVE_CFG_FLUSH_LINE_DRIVER_POS	 (28)
#define MCU_SPI_SLAVE_CFG_MISO_IDLE_VALUE_MSK	 (0x1000000)
#define MCU_SPI_SLAVE_CFG_MISO_IDLE_VALUE_POS	 (24)
#define MCU_SPI_SLAVE_CFG_SS_ACTIVE_HIGH_MSK	 (0x800000)
#define MCU_SPI_SLAVE_CFG_SS_ACTIVE_HIGH_POS	 (23)
#define MCU_SPI_SLAVE_CFG_SS_BOTH_EDGE_INT_EN_MSK (0x10000)
#define MCU_SPI_SLAVE_CFG_SS_BOTH_EDGE_INT_EN_POS (16)
#define MCU_SPI_SLAVE_CFG_CPHA_MSK				 (0x00400)
#define MCU_SPI_SLAVE_CFG_CPHA_POS				 (10)
#define MCU_SPI_SLAVE_CFG_CPOL_MSK				 (0x00200)
#define MCU_SPI_SLAVE_CFG_CPOL_POS				 (9)
#define MCU_SPI_SLAVE_CFG_REVERSAL_MSK			 (0x00100)
#define MCU_SPI_SLAVE_CFG_REVERSAL_POS			 (8)
#define MCU_SPI_SLAVE_CFG_ENDIAN_SWITCH_MSK		 (0x00080)
#define MCU_SPI_SLAVE_CFG_ENDIAN_SWITCH_POS		 (7)
#define MCU_SPI_SLAVE_CFG_INFINITE_MSK			 (0x00040)
#define MCU_SPI_SLAVE_CFG_INFINITE_POS			 (6)
#define MCU_SPI_SLAVE_CFG_WORD_SIZE_MSK			 (0x0003F)
#define MCU_SPI_SLAVE_CFG_WORD_SIZE_POS			 (0)
#define MCU_SPI_SLAVE_CFG_PACKET				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0004)
#define MCU_SPI_SLAVE_CFG_PACKET_MULTI_PACKET_SIZE_MSK (0xFFFF0000)
#define MCU_SPI_SLAVE_CFG_PACKET_MULTI_PACKET_SIZE_POS (16)
#define MCU_SPI_SLAVE_CFG_PACKET_PACKET_SIZE_MSK (0x0FFFF)
#define MCU_SPI_SLAVE_CFG_PACKET_PACKET_SIZE_POS (0)
#define MCU_SPI_SLAVE_SRDY						 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0018)
#define MCU_SPI_SLAVE_SRDY_SPI_SS_IN_HCLK_MUXED_MSK (0x80000000)
#define MCU_SPI_SLAVE_SRDY_SPI_SS_IN_HCLK_MUXED_POS (31)
#define MCU_SPI_SLAVE_SRDY_SPI_SW_BYPASS_SRDY_MSK (0x00004)
#define MCU_SPI_SLAVE_SRDY_SPI_SW_BYPASS_SRDY_POS (2)
#define MCU_SPI_SLAVE_SRDY_SPI_SW_SRDY_IDLE_MSK	 (0x00002)
#define MCU_SPI_SLAVE_SRDY_SPI_SW_SRDY_IDLE_POS	 (1)
#define MCU_SPI_SLAVE_SRDY_SPI_SW_SRDY_VALUE_MSK (0x00001)
#define MCU_SPI_SLAVE_SRDY_SPI_SW_SRDY_VALUE_POS (0)
#define MCU_SPI_SLAVE_RD_INT					 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x001C)
#define MCU_SPI_SLAVE_RD_INT_MULTI_PACKET_COMPLETE_INT_MSK (0x00080)
#define MCU_SPI_SLAVE_RD_INT_MULTI_PACKET_COMPLETE_INT_POS (7)
#define MCU_SPI_SLAVE_RD_INT_MISO_PACKET_CNT_INT_MSK (0x00040)
#define MCU_SPI_SLAVE_RD_INT_MISO_PACKET_CNT_INT_POS (6)
#define MCU_SPI_SLAVE_RD_INT_MOSI_PACKET_CNT_INT_MSK (0x00020)
#define MCU_SPI_SLAVE_RD_INT_MOSI_PACKET_CNT_INT_POS (5)
#define MCU_SPI_SLAVE_RD_INT_OCPM_FLOW_INT_MSK	 (0x00002)
#define MCU_SPI_SLAVE_RD_INT_OCPM_FLOW_INT_POS	 (1)
#define MCU_SPI_SLAVE_RD_INT_MASTER_READY_INT_MSK (0x00001)
#define MCU_SPI_SLAVE_RD_INT_MASTER_READY_INT_POS (0)
#define MCU_SPI_SLAVE_RD_CLR_INT				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0020)
#define MCU_SPI_SLAVE_RD_CLR_INT_MULTI_PACKET_COMPLETE_INT_MSK (0x00080)
#define MCU_SPI_SLAVE_RD_CLR_INT_MULTI_PACKET_COMPLETE_INT_POS (7)
#define MCU_SPI_SLAVE_RD_CLR_INT_MISO_PACKET_CNT_INT_MSK (0x00040)
#define MCU_SPI_SLAVE_RD_CLR_INT_MISO_PACKET_CNT_INT_POS (6)
#define MCU_SPI_SLAVE_RD_CLR_INT_MOSI_PACKET_CNT_INT_MSK (0x00020)
#define MCU_SPI_SLAVE_RD_CLR_INT_MOSI_PACKET_CNT_INT_POS (5)
#define MCU_SPI_SLAVE_RD_CLR_INT_OCPM_FLOW_INT_MSK (0x00002)
#define MCU_SPI_SLAVE_RD_CLR_INT_OCPM_FLOW_INT_POS (1)
#define MCU_SPI_SLAVE_RD_CLR_INT_MASTER_READY_INT_MSK (0x00001)
#define MCU_SPI_SLAVE_RD_CLR_INT_MASTER_READY_INT_POS (0)
#define MCU_SPI_SLAVE_MASK_INT					 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0024)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MULTI_PACKET_COMPLETE_INT_MSK (0x00080)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MULTI_PACKET_COMPLETE_INT_POS (7)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MISO_PACKET_CNT_INT_MSK (0x00040)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MISO_PACKET_CNT_INT_POS (6)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MOSI_PACKET_CNT_INT_MSK (0x00020)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MOSI_PACKET_CNT_INT_POS (5)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MASTER_READY_INT_MSK (0x00001)
#define MCU_SPI_SLAVE_MASK_INT_MASK_MASTER_READY_INT_POS (0)
#define MCU_SPI_SLAVE_INT_EN					 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0028)
#define MCU_SPI_SLAVE_INT_EN_MULTI_PACKET_COMPLETE_INT_EN_MSK (0x00080)
#define MCU_SPI_SLAVE_INT_EN_MULTI_PACKET_COMPLETE_INT_EN_POS (7)
#define MCU_SPI_SLAVE_INT_EN_MASTER_READY_INT_EN_MSK (0x00001)
#define MCU_SPI_SLAVE_INT_EN_MASTER_READY_INT_EN_POS (0)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_INC		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0054)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_INC_BD_CNT_INC_MSK (0x000FF)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_INC_BD_CNT_INC_POS (0)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_DEC		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0058)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_DEC_BD_CNT_DEC_MSK (0x000FF)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_DEC_BD_CNT_DEC_POS (0)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x005C)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_MSK (0x00001)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_POS (0)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_MSK (0x00006)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_POS (1)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_MSK (0x00008)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_POS (3)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_MSK (0x00010)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_POS (4)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_MSK (0xFF0000)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_POS (16)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0060)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_BD_CNT_MSK (0x000FF)
#define MCU_SPI_SLAVE_MOSI_PAC_AT_CNT_BD_CNT_POS (0)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_INC		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0064)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_INC_BD_CNT_INC_MSK (0x000FF)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_INC_BD_CNT_INC_POS (0)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_DEC		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0068)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_DEC_BD_CNT_DEC_MSK (0x000FF)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_DEC_BD_CNT_DEC_POS (0)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x006C)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_MSK (0x00001)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_EN_POS (0)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_MSK (0x00006)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_INT_MODE_POS (1)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_MSK (0x00008)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_HW_EN_POS (3)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_MSK (0x00010)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_EN_POS (4)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_MSK (0xFF0000)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_CTRL_BD_CNT_THRS_VALUE_POS (16)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0070)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_BD_CNT_MSK (0x000FF)
#define MCU_SPI_SLAVE_MISO_PAC_AT_CNT_BD_CNT_POS (0)
#define MCU_SPI_SLAVE_MULTI_PACKET_STATUS		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0074)
#define MCU_SPI_SLAVE_MULTI_PACKET_STATUS_PACKET_COUNTER_MOSI_MSK (0xFFFF0000)
#define MCU_SPI_SLAVE_MULTI_PACKET_STATUS_PACKET_COUNTER_MOSI_POS (16)
#define MCU_SPI_SLAVE_MULTI_PACKET_STATUS_PACKET_COUNTER_MISO_MSK (0x0FFFF)
#define MCU_SPI_SLAVE_MULTI_PACKET_STATUS_PACKET_COUNTER_MISO_POS (0)
#define MCU_SPI_SLAVE_OCPM_CFG					 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0100)
#define MCU_SPI_SLAVE_OCPM_CFG_MOSI_BIG_ENDIAN_MSK (0x20000000)
#define MCU_SPI_SLAVE_OCPM_CFG_MOSI_BIG_ENDIAN_POS (29)
#define MCU_SPI_SLAVE_OCPM_CFG_MISO_BIG_ENDIAN_MSK (0x10000000)
#define MCU_SPI_SLAVE_OCPM_CFG_MISO_BIG_ENDIAN_POS (28)
#define MCU_SPI_SLAVE_OCPM_CFG_OCP_BRST_ALIGN_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_CFG_OCP_BRST_ALIGN_POS (24)
#define MCU_SPI_SLAVE_OCPM_CFG_RD_FIFO_THRES_MSK (0xF00000)
#define MCU_SPI_SLAVE_OCPM_CFG_RD_FIFO_THRES_POS (20)
#define MCU_SPI_SLAVE_OCPM_CFG_THRES_RD_SW_BYPASS_MSK (0x10000)
#define MCU_SPI_SLAVE_OCPM_CFG_THRES_RD_SW_BYPASS_POS (16)
#define MCU_SPI_SLAVE_OCPM_CFG_RD_FIFO_THRES_VALUE_MSK (0x0F000)
#define MCU_SPI_SLAVE_OCPM_CFG_RD_FIFO_THRES_VALUE_POS (12)
#define MCU_SPI_SLAVE_OCPM_CFG_WR_FIFO_THRES_MSK (0x00F00)
#define MCU_SPI_SLAVE_OCPM_CFG_WR_FIFO_THRES_POS (8)
#define MCU_SPI_SLAVE_OCPM_CFG_THRES_WR_SW_BYPASS_MSK (0x00010)
#define MCU_SPI_SLAVE_OCPM_CFG_THRES_WR_SW_BYPASS_POS (4)
#define MCU_SPI_SLAVE_OCPM_CFG_WR_FIFO_THRES_VALUE_MSK (0x0000F)
#define MCU_SPI_SLAVE_OCPM_CFG_WR_FIFO_THRES_VALUE_POS (0)
#define MCU_SPI_SLAVE_OCPM_INIT					 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0104)
#define MCU_SPI_SLAVE_OCPM_INIT_RESET_RD_BUFF_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_INIT_RESET_RD_BUFF_POS (24)
#define MCU_SPI_SLAVE_OCPM_INIT_RESET_WR_BUFF_MSK (0x10000)
#define MCU_SPI_SLAVE_OCPM_INIT_RESET_WR_BUFF_POS (16)
#define MCU_SPI_SLAVE_OCPM_INIT_RD_BD_LIST_ADDR_FLUSH_MSK (0x00800)
#define MCU_SPI_SLAVE_OCPM_INIT_RD_BD_LIST_ADDR_FLUSH_POS (11)
#define MCU_SPI_SLAVE_OCPM_INIT_RD_BD_LIST_SIZE_FLUSH_MSK (0x00400)
#define MCU_SPI_SLAVE_OCPM_INIT_RD_BD_LIST_SIZE_FLUSH_POS (10)
#define MCU_SPI_SLAVE_OCPM_INIT_WR_BD_LIST_ADDR_FLUSH_MSK (0x00200)
#define MCU_SPI_SLAVE_OCPM_INIT_WR_BD_LIST_ADDR_FLUSH_POS (9)
#define MCU_SPI_SLAVE_OCPM_INIT_WR_BD_LIST_SIZE_FLUSH_MSK (0x00100)
#define MCU_SPI_SLAVE_OCPM_INIT_WR_BD_LIST_SIZE_FLUSH_POS (8)
#define MCU_SPI_SLAVE_OCPM_INIT_MISO_RESET_FLUSH_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_INIT_MISO_RESET_FLUSH_POS (1)
#define MCU_SPI_SLAVE_OCPM_INIT_MOSI_RESET_FLUSH_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_INIT_MOSI_RESET_FLUSH_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_ADDR				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0108)
#define MCU_SPI_SLAVE_OCPM_RD_ADDR_RD_BUFF_START_ADDR_MSK (0x1FFFFFFF)
#define MCU_SPI_SLAVE_OCPM_RD_ADDR_RD_BUFF_START_ADDR_POS (0)
#define MCU_SPI_SLAVE_OCPM_WR_ADDR				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x010C)
#define MCU_SPI_SLAVE_OCPM_WR_ADDR_WR_BUFF_START_ADDR_MSK (0x1FFFFFFF)
#define MCU_SPI_SLAVE_OCPM_WR_ADDR_WR_BUFF_START_ADDR_POS (0)
#define MCU_SPI_SLAVE_OCPM_LEN_CFG				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0110)
#define MCU_SPI_SLAVE_OCPM_LEN_CFG_RD_BUFF_LEN_MSK (0xFFFF0000)
#define MCU_SPI_SLAVE_OCPM_LEN_CFG_RD_BUFF_LEN_POS (16)
#define MCU_SPI_SLAVE_OCPM_LEN_CFG_WR_BUFF_LEN_MSK (0x0FFFF)
#define MCU_SPI_SLAVE_OCPM_LEN_CFG_WR_BUFF_LEN_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_INT				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0114)
#define MCU_SPI_SLAVE_OCPM_RD_INT_WR_BD_ADDR_INT_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_RD_INT_WR_BD_ADDR_INT_POS (3)
#define MCU_SPI_SLAVE_OCPM_RD_INT_WR_BD_SIZE_INT_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_RD_INT_WR_BD_SIZE_INT_POS (2)
#define MCU_SPI_SLAVE_OCPM_RD_INT_RD_BD_ADDR_INT_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_RD_INT_RD_BD_ADDR_INT_POS (1)
#define MCU_SPI_SLAVE_OCPM_RD_INT_RD_BD_SIZE_INT_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_RD_INT_RD_BD_SIZE_INT_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0118)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_WR_BD_ADDR_INT_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_WR_BD_ADDR_INT_POS (3)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_WR_BD_SIZE_INT_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_WR_BD_SIZE_INT_POS (2)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_RD_BD_ADDR_INT_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_RD_BD_ADDR_INT_POS (1)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_RD_BD_SIZE_INT_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_INT_RD_BD_SIZE_INT_POS (0)
#define MCU_SPI_SLAVE_OCPM_MASK_INT				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x011C)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_WR_BD_ADDR_INT_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_WR_BD_ADDR_INT_POS (3)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_WR_BD_SIZE_INT_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_WR_BD_SIZE_INT_POS (2)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_RD_BD_ADDR_INT_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_RD_BD_ADDR_INT_POS (1)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_RD_BD_SIZE_INT_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_MASK_INT_MASK_RD_BD_SIZE_INT_POS (0)
#define MCU_SPI_SLAVE_OCPM_INT_EN				 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0120)
#define MCU_SPI_SLAVE_OCPM_INT_EN_WR_BD_ADDR_INT_EN_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_INT_EN_WR_BD_ADDR_INT_EN_POS (3)
#define MCU_SPI_SLAVE_OCPM_INT_EN_WR_BD_SIZE_INT_EN_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_INT_EN_WR_BD_SIZE_INT_EN_POS (2)
#define MCU_SPI_SLAVE_OCPM_INT_EN_RD_BD_ADDR_INT_EN_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_INT_EN_RD_BD_ADDR_INT_EN_POS (1)
#define MCU_SPI_SLAVE_OCPM_INT_EN_RD_BD_SIZE_INT_EN_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_INT_EN_RD_BD_SIZE_INT_EN_POS (0)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0124)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_WR_BUFF_CYCLIC_EN_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_WR_BUFF_CYCLIC_EN_POS (24)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_RD_BUFF_CYCLIC_EN_MSK (0x10000)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_RD_BUFF_CYCLIC_EN_POS (16)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_RD_BUFF_ACTIVE_MSK (0x00100)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_RD_BUFF_ACTIVE_POS (8)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_WR_BUFF_ACTIVE_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_BUFF_ACTIVE_WR_BUFF_ACTIVE_POS (0)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0128)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_WR_BD_ADDR_MSK (0xFFFFFFFF)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_WR_BD_ADDR_POS (0)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x012C)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_WR_BD_SIZE_MSK (0x0FFFF)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_WR_BD_SIZE_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0130)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_RD_BD_ADDR_MSK (0xFFFFFFFF)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_RD_BD_ADDR_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0134)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_RD_BD_SIZE_MSK (0x0FFFF)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_RD_BD_SIZE_POS (0)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0138)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_FIFO_FULL_POS (25)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_FIFO_EMPTY_POS (24)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_WR_PTR_MSK (0xF0000)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_WR_PTR_POS (16)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_RD_PTR_MSK (0x00F00)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_RD_PTR_POS (8)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_SPI_SLAVE_OCPM_WR_BD_ADDR_STATE_FIFO_STATUS_POS (0)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x013C)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_FIFO_FULL_POS (25)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_FIFO_EMPTY_POS (24)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_WR_PTR_MSK (0xF0000)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_WR_PTR_POS (16)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_RD_PTR_MSK (0x00F00)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_RD_PTR_POS (8)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_SPI_SLAVE_OCPM_WR_BD_SIZE_STATE_FIFO_STATUS_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0140)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_FIFO_FULL_POS (25)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_FIFO_EMPTY_POS (24)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_WR_PTR_MSK (0xF0000)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_WR_PTR_POS (16)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_RD_PTR_MSK (0x00F00)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_RD_PTR_POS (8)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_SPI_SLAVE_OCPM_RD_BD_ADDR_STATE_FIFO_STATUS_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0144)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_FIFO_FULL_MSK (0x2000000)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_FIFO_FULL_POS (25)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_FIFO_EMPTY_MSK (0x1000000)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_FIFO_EMPTY_POS (24)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_WR_PTR_MSK (0xF0000)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_WR_PTR_POS (16)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_RD_PTR_MSK (0x00F00)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_RD_PTR_POS (8)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_FIFO_STATUS_MSK (0x0001F)
#define MCU_SPI_SLAVE_OCPM_RD_BD_SIZE_STATE_FIFO_STATUS_POS (0)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0148)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_WR_BD_ADDR_THRES_MSK (0x1F000000)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_WR_BD_ADDR_THRES_POS (24)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_WR_BD_SIZE_THRES_MSK (0x1F0000)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_WR_BD_SIZE_THRES_POS (16)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_RD_BD_ADDR_THRES_MSK (0x01F00)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_RD_BD_ADDR_THRES_POS (8)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_RD_BD_SIZE_THRES_MSK (0x0001F)
#define MCU_SPI_SLAVE_OCPM_BD_CFG_THRES_RD_BD_SIZE_THRES_POS (0)
#define MCU_SPI_SLAVE_OCPM_OCP_LEN_STATUS		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x014C)
#define MCU_SPI_SLAVE_OCPM_OCP_LEN_STATUS_OCP_WR_LEN_CNT_MSK (0xFFFF0000)
#define MCU_SPI_SLAVE_OCPM_OCP_LEN_STATUS_OCP_WR_LEN_CNT_POS (16)
#define MCU_SPI_SLAVE_OCPM_OCP_LEN_STATUS_OCP_RD_LEN_CNT_MSK (0x0FFFF)
#define MCU_SPI_SLAVE_OCPM_OCP_LEN_STATUS_OCP_RD_LEN_CNT_POS (0)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0150)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_WR_PTR_MSK (0x70000000)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_WR_PTR_POS (28)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_RD_PTR_MSK (0x7000000)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_RD_PTR_POS (24)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_STATUS_MSK (0xF0000)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MISO_FIFO_STATUS_POS (16)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_WR_PTR_MSK (0x07000)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_WR_PTR_POS (12)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_RD_PTR_MSK (0x00700)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_RD_PTR_POS (8)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_STATUS_MSK (0x0000F)
#define MCU_SPI_SLAVE_OCPM_BUF_FIFO_STATUS_OCPM_MOSI_FIFO_STATUS_POS (0 )
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0154)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MISO_BUFFER_OVERFLOW_MSK (0x00800)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MISO_BUFFER_OVERFLOW_POS (11)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MISO_BUFFER_UNDERFLOW_MSK (0x00400)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MISO_BUFFER_UNDERFLOW_POS (10)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MOSI_BUFFER_OVERFLOW_MSK (0x00200)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MOSI_BUFFER_OVERFLOW_POS (9)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MOSI_BUFFER_UNDERFLOW_MSK (0x00100)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_OCPM_MOSI_BUFFER_UNDERFLOW_POS (8)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_ADDR_OVERFLOW_MSK (0x00080)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_ADDR_OVERFLOW_POS (7)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_ADDR_UNDERFLOW_MSK (0x00040)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_ADDR_UNDERFLOW_POS (6)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_SIZE_OVERFLOW_MSK (0x00020)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_SIZE_OVERFLOW_POS (5)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_SIZE_UNDERFLOW_MSK (0x00010)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_RD_BD_SIZE_UNDERFLOW_POS (4)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_ADDR_OVERFLOW_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_ADDR_OVERFLOW_POS (3)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_ADDR_UNDERFLOW_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_ADDR_UNDERFLOW_POS (2)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_SIZE_OVERFLOW_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_SIZE_OVERFLOW_POS (1)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_SIZE_UNDERFLOW_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_RD_ERR_INT_WR_BD_SIZE_UNDERFLOW_POS (0)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT		 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0158)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MISO_BUFFER_OVERFLOW_MSK (0x00800)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MISO_BUFFER_OVERFLOW_POS (11)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MISO_BUFFER_UNDERFLOW_MSK (0x00400)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MISO_BUFFER_UNDERFLOW_POS (10)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MOSI_BUFFER_OVERFLOW_MSK (0x00200)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MOSI_BUFFER_OVERFLOW_POS (9)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MOSI_BUFFER_UNDERFLOW_MSK (0x00100)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_OCPM_MOSI_BUFFER_UNDERFLOW_POS (8)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_ADDR_OVERFLOW_MSK (0x00080)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_ADDR_OVERFLOW_POS (7)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_ADDR_UNDERFLOW_MSK (0x00040)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_ADDR_UNDERFLOW_POS (6)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_SIZE_OVERFLOW_MSK (0x00020)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_SIZE_OVERFLOW_POS (5)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_SIZE_UNDERFLOW_MSK (0x00010)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_RD_BD_SIZE_UNDERFLOW_POS (4)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_ADDR_OVERFLOW_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_ADDR_OVERFLOW_POS (3)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_ADDR_UNDERFLOW_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_ADDR_UNDERFLOW_POS (2)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_SIZE_OVERFLOW_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_SIZE_OVERFLOW_POS (1)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_SIZE_UNDERFLOW_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_RD_CLR_ERR_INT_WR_BD_SIZE_UNDERFLOW_POS (0)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x015C)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MISO_BUFFER_OVERFLOW_MSK (0x00800)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MISO_BUFFER_OVERFLOW_POS (11)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MISO_BUFFER_UNDERFLOW_MSK (0x00400)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MISO_BUFFER_UNDERFLOW_POS (10)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MOSI_BUFFER_OVERFLOW_MSK (0x00200)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MOSI_BUFFER_OVERFLOW_POS (9)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MOSI_BUFFER_UNDERFLOW_MSK (0x00100)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_OCPM_MOSI_BUFFER_UNDERFLOW_POS (8)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_ADDR_OVERFLOW_MSK (0x00080)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_ADDR_OVERFLOW_POS (7)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_ADDR_UNDERFLOW_MSK (0x00040)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_ADDR_UNDERFLOW_POS (6)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_SIZE_OVERFLOW_MSK (0x00020)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_SIZE_OVERFLOW_POS (5)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_SIZE_UNDERFLOW_MSK (0x00010)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_RD_BD_SIZE_UNDERFLOW_POS (4)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_ADDR_OVERFLOW_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_ADDR_OVERFLOW_POS (3)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_ADDR_UNDERFLOW_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_ADDR_UNDERFLOW_POS (2)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_SIZE_OVERFLOW_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_SIZE_OVERFLOW_POS (1)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_SIZE_UNDERFLOW_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_MASK_ERR_INT_MASK_WR_BD_SIZE_UNDERFLOW_POS (0)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN			 (BASE_ADDRESS_MCU_SPI_SLAVE + 0x0160)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MISO_BUFFER_OVERFLOW_ERR_INT_EN_MSK (0x00800)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MISO_BUFFER_OVERFLOW_ERR_INT_EN_POS (11)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MISO_BUFFER_UNDERFLOW_ERR_INT_EN_MSK (0x00400)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MISO_BUFFER_UNDERFLOW_ERR_INT_EN_POS (10)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MOSI_BUFFER_OVERFLOW_ERR_INT_EN_MSK (0x00200)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MOSI_BUFFER_OVERFLOW_ERR_INT_EN_POS (9)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MOSI_BUFFER_UNDERFLOW_ERR_INT_EN_MSK (0x00100)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_OCPM_MOSI_BUFFER_UNDERFLOW_ERR_INT_EN_POS (8)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_ADDR_OVERFLOW_ERR_INT_EN_MSK (0x00080)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_ADDR_OVERFLOW_ERR_INT_EN_POS (7)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_ADDR_UNDERFLOW_ERR_INT_EN_MSK (0x00040)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_ADDR_UNDERFLOW_ERR_INT_EN_POS (6)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_SIZE_OVERFLOW_ERR_INT_EN_MSK (0x00020)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_SIZE_OVERFLOW_ERR_INT_EN_POS (5)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_SIZE_UNDERFLOW_ERR_INT_EN_MSK (0x00010)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_RD_BD_SIZE_UNDERFLOW_ERR_INT_EN_POS (4)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_ADDR_OVERFLOW_ERR_INT_EN_MSK (0x00008)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_ADDR_OVERFLOW_ERR_INT_EN_POS (3)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_ADDR_UNDERFLOW_ERR_INT_EN_MSK (0x00004)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_ADDR_UNDERFLOW_ERR_INT_EN_POS (2)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_SIZE_OVERFLOW_ERR_INT_EN_MSK (0x00002)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_SIZE_OVERFLOW_ERR_INT_EN_POS (1)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_SIZE_UNDERFLOW_ERR_INT_EN_MSK (0x00001)
#define MCU_SPI_SLAVE_OCPM_ERR_INT_EN_WR_BD_SIZE_UNDERFLOW_ERR_INT_EN_POS (0)
#define BASE_ADDRESS_MCU_LED_CTRL				 0x01500000
#define MCU_LED_CTRL_GRF_LED_CTRL_RESTART		 (BASE_ADDRESS_MCU_LED_CTRL + 0x000)
#define MCU_LED_CTRL_GRF_LED_CTRL_RESTART_GRF_LED_CTRL_RESTART_MSK (0x007FF)
#define MCU_LED_CTRL_GRF_LED_CTRL_RESTART_GRF_LED_CTRL_RESTART_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_CFG		 (BASE_ADDRESS_MCU_LED_CTRL + 0x004)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_CFG_GRF_LED_CTRL_CNTR_TARGET_MSK (0xFFFF0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_CFG_GRF_LED_CTRL_CNTR_TARGET_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_CFG_GRF_LED_CTRL_CNTR_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_CFG_GRF_LED_CTRL_CNTR_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0			 (BASE_ADDRESS_MCU_LED_CTRL + 0x008)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_OFFSET_MSK (0xFFF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_OFFSET_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_DIM_SEL_MSK (0x00060)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_DIM_SEL_POS (5)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_POLARITY_MSK (0x00010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_POLARITY_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_0_GRF_LED_CTRL_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1			 (BASE_ADDRESS_MCU_LED_CTRL + 0x00C)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_OFFSET_MSK (0xFFF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_OFFSET_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_DIM_SEL_MSK (0x00060)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_DIM_SEL_POS (5)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_POLARITY_MSK (0x00010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_POLARITY_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_1_GRF_LED_CTRL_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2			 (BASE_ADDRESS_MCU_LED_CTRL + 0x010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_OFFSET_MSK (0xFFF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_OFFSET_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_DIM_SEL_MSK (0x00060)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_DIM_SEL_POS (5)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_POLARITY_MSK (0x00010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_POLARITY_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_2_GRF_LED_CTRL_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3			 (BASE_ADDRESS_MCU_LED_CTRL + 0x014)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_OFFSET_MSK (0xFFF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_OFFSET_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_DIM_SEL_MSK (0x00060)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_DIM_SEL_POS (5)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_POLARITY_MSK (0x00010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_POLARITY_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_3_GRF_LED_CTRL_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4			 (BASE_ADDRESS_MCU_LED_CTRL + 0x018)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_OFFSET_MSK (0xFFF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_OFFSET_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_DIM_SEL_MSK (0x00060)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_DIM_SEL_POS (5)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_POLARITY_MSK (0x00010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_POLARITY_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_4_GRF_LED_CTRL_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5			 (BASE_ADDRESS_MCU_LED_CTRL + 0x01C)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_OFFSET_MSK (0xFFF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_OFFSET_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_DIM_SEL_MSK (0x00060)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_DIM_SEL_POS (5)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_POLARITY_MSK (0x00010)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_POLARITY_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_CLK_EN_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_CFG_5_GRF_LED_CTRL_CLK_EN_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_0	 (BASE_ADDRESS_MCU_LED_CTRL + 0x028)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_0_GRF_LED_CTRL_OFF_DURATION_MSK (0xFFF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_0_GRF_LED_CTRL_OFF_DURATION_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_0_GRF_LED_CTRL_ON_DURATION_MSK (0x00FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_0_GRF_LED_CTRL_ON_DURATION_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_1	 (BASE_ADDRESS_MCU_LED_CTRL + 0x02C)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_1_GRF_LED_CTRL_OFF_DURATION_MSK (0xFFF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_1_GRF_LED_CTRL_OFF_DURATION_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_1_GRF_LED_CTRL_ON_DURATION_MSK (0x00FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_1_GRF_LED_CTRL_ON_DURATION_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_2	 (BASE_ADDRESS_MCU_LED_CTRL + 0x030)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_2_GRF_LED_CTRL_OFF_DURATION_MSK (0xFFF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_2_GRF_LED_CTRL_OFF_DURATION_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_2_GRF_LED_CTRL_ON_DURATION_MSK (0x00FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_2_GRF_LED_CTRL_ON_DURATION_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_3	 (BASE_ADDRESS_MCU_LED_CTRL + 0x034)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_3_GRF_LED_CTRL_OFF_DURATION_MSK (0xFFF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_3_GRF_LED_CTRL_OFF_DURATION_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_3_GRF_LED_CTRL_ON_DURATION_MSK (0x00FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_3_GRF_LED_CTRL_ON_DURATION_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_4	 (BASE_ADDRESS_MCU_LED_CTRL + 0x038)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_4_GRF_LED_CTRL_OFF_DURATION_MSK (0xFFF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_4_GRF_LED_CTRL_OFF_DURATION_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_4_GRF_LED_CTRL_ON_DURATION_MSK (0x00FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_4_GRF_LED_CTRL_ON_DURATION_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_5	 (BASE_ADDRESS_MCU_LED_CTRL + 0x03C)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_5_GRF_LED_CTRL_OFF_DURATION_MSK (0xFFF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_5_GRF_LED_CTRL_OFF_DURATION_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_5_GRF_LED_CTRL_ON_DURATION_MSK (0x00FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DURATION_5_GRF_LED_CTRL_ON_DURATION_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0		 (BASE_ADDRESS_MCU_LED_CTRL + 0x048)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_BRIGHT_LEVELS_MSK (0xFC000000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_BRIGHT_LEVELS_POS (26)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_BASE_UNIT_REPEATS_MSK (0x3FF0000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_BASE_UNIT_REPEATS_POS (16)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_HIGH_DELAY_MSK (0x0FF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_HIGH_DELAY_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_LOW_DELAY_MSK (0x000FF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_0_GRF_LED_CTRL_DIM_LOW_DELAY_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1		 (BASE_ADDRESS_MCU_LED_CTRL + 0x04C)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_BRIGHT_LEVELS_MSK (0xFC000000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_BRIGHT_LEVELS_POS (26)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_BASE_UNIT_REPEATS_MSK (0x3FF0000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_BASE_UNIT_REPEATS_POS (16)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_HIGH_DELAY_MSK (0x0FF00)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_HIGH_DELAY_POS (8)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_LOW_DELAY_MSK (0x000FF)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_CFG_1_GRF_LED_CTRL_DIM_LOW_DELAY_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0	 (BASE_ADDRESS_MCU_LED_CTRL + 0x050)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_ONEKHZ_CNTR_MSK (0xFFC00000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_ONEKHZ_CNTR_POS (22)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_BASE_UNIT_REPEAT_CNTR_MSK (0x3FF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_BASE_UNIT_REPEAT_CNTR_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_BRIGHTNESS_LEVELS_CNTR_MSK (0x00FF0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_BRIGHTNESS_LEVELS_CNTR_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_STATE_MSK (0x0000E)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_STATE_POS (1)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_S_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_0_LED_CTRL_DIM_S_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1	 (BASE_ADDRESS_MCU_LED_CTRL + 0x054)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_ONEKHZ_CNTR_MSK (0xFFC00000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_ONEKHZ_CNTR_POS (22)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_BASE_UNIT_REPEAT_CNTR_MSK (0x3FF000)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_BASE_UNIT_REPEAT_CNTR_POS (12)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_BRIGHTNESS_LEVELS_CNTR_MSK (0x00FF0)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_BRIGHTNESS_LEVELS_CNTR_POS (4)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_STATE_MSK (0x0000E)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_STATE_POS (1)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_S_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_DIM_STATUS_1_LED_CTRL_DIM_S_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_STATUS	 (BASE_ADDRESS_MCU_LED_CTRL + 0x058)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_STATUS_LED_CTRL_CLK_CNTR_MSK (0xFFFE000)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_STATUS_LED_CTRL_CLK_CNTR_POS (13)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_STATUS_LED_CTRL_ONEKHZ_CNTR_MSK (0x01FFF)
#define MCU_LED_CTRL_GRF_LED_CTRL_CNTR_STATUS_LED_CTRL_ONEKHZ_CNTR_POS (0)
#define MCU_LED_CTRL_GRF_LED_CTRL_STATUS		 (BASE_ADDRESS_MCU_LED_CTRL + 0x05C)
#define MCU_LED_CTRL_GRF_LED_CTRL_STATUS_LED_CTRL_LED_1_MSK (0x00002)
#define MCU_LED_CTRL_GRF_LED_CTRL_STATUS_LED_CTRL_LED_1_POS (1)
#define MCU_LED_CTRL_GRF_LED_CTRL_STATUS_LED_CTRL_LED_0_MSK (0x00001)
#define MCU_LED_CTRL_GRF_LED_CTRL_STATUS_LED_CTRL_LED_0_POS (0)
#define BASE_ADDRESS_MCU_IO_FUNC_SEL			 0x01510000
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N0		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x000)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N0_regmcu_io_cfg_sel_FLASH0_CS_N0_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N0_regmcu_io_cfg_sel_FLASH0_CS_N0_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N1		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x004)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N1_regmcu_io_cfg_sel_FLASH0_CS_N1_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N1_regmcu_io_cfg_sel_FLASH0_CS_N1_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_SCK		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x008)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_SCK_regmcu_io_cfg_sel_FLASH0_SCK_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_SCK_regmcu_io_cfg_sel_FLASH0_SCK_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO0		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x014)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO0_regmcu_io_cfg_sel_FLASH0_IO0_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO0_regmcu_io_cfg_sel_FLASH0_IO0_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO1		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x018)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO1_regmcu_io_cfg_sel_FLASH0_IO1_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO1_regmcu_io_cfg_sel_FLASH0_IO1_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO2		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x01C)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO2_regmcu_io_cfg_sel_FLASH0_IO2_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO2_regmcu_io_cfg_sel_FLASH0_IO2_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO3		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x020)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO3_regmcu_io_cfg_sel_FLASH0_IO3_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH0_IO3_regmcu_io_cfg_sel_FLASH0_IO3_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO0			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x038)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO0_regmcu_io_cfg_sel_GPIO0_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO0_regmcu_io_cfg_sel_GPIO0_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO1			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x03C)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO1_regmcu_io_cfg_sel_GPIO1_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO1_regmcu_io_cfg_sel_GPIO1_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO2			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x040)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO2_regmcu_io_cfg_sel_GPIO2_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_GPIO2_regmcu_io_cfg_sel_GPIO2_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_RFFE_SCLK		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x054)
#define MCU_IO_FUNC_SEL_IO_SEL_RFFE_SCLK_regmcu_io_cfg_sel_RFFE_SCLK_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_RFFE_SCLK_regmcu_io_cfg_sel_RFFE_SCLK_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_RFFE_SDATA		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x058)
#define MCU_IO_FUNC_SEL_IO_SEL_RFFE_SDATA_regmcu_io_cfg_sel_RFFE_SDATA_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_RFFE_SDATA_regmcu_io_cfg_sel_RFFE_SDATA_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_RST			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x05C)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_RST_regmcu_io_cfg_sel_SC_RST_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_RST_regmcu_io_cfg_sel_SC_RST_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_IO			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x060)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_IO_regmcu_io_cfg_sel_SC_IO_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_IO_regmcu_io_cfg_sel_SC_IO_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_CLK			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x064)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_CLK_regmcu_io_cfg_sel_SC_CLK_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_CLK_regmcu_io_cfg_sel_SC_CLK_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_DET			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x068)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_DET_regmcu_io_cfg_sel_SC_DET_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SC_DET_regmcu_io_cfg_sel_SC_DET_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_EJ_TRST			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x078)
#define MCU_IO_FUNC_SEL_IO_SEL_EJ_TRST_regmcu_io_cfg_sel_EJ_TRST_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_EJ_TRST_regmcu_io_cfg_sel_EJ_TRST_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_EJ_TDO			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x080)
#define MCU_IO_FUNC_SEL_IO_SEL_EJ_TDO_regmcu_io_cfg_sel_EJ_TDO_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_EJ_TDO_regmcu_io_cfg_sel_EJ_TDO_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_RX			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x084)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_RX_regmcu_io_cfg_sel_UART0_RX_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_RX_regmcu_io_cfg_sel_UART0_RX_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_TX			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x088)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_TX_regmcu_io_cfg_sel_UART0_TX_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_TX_regmcu_io_cfg_sel_UART0_TX_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_CTS		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x08C)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_CTS_regmcu_io_cfg_sel_UART0_CTS_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_CTS_regmcu_io_cfg_sel_UART0_CTS_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_RTS		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x090)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_RTS_regmcu_io_cfg_sel_UART0_RTS_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART0_RTS_regmcu_io_cfg_sel_UART0_RTS_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_RX			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x094)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_RX_regmcu_io_cfg_sel_UART2_RX_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_RX_regmcu_io_cfg_sel_UART2_RX_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_TX			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x098)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_TX_regmcu_io_cfg_sel_UART2_TX_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_TX_regmcu_io_cfg_sel_UART2_TX_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_CTS		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x09C)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_CTS_regmcu_io_cfg_sel_UART2_CTS_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_CTS_regmcu_io_cfg_sel_UART2_CTS_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_RTS		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0A0)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_RTS_regmcu_io_cfg_sel_UART2_RTS_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_UART2_RTS_regmcu_io_cfg_sel_UART2_RTS_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_MOSI		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0C0)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_MOSI_regmcu_io_cfg_sel_SPIM1_MOSI_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_MOSI_regmcu_io_cfg_sel_SPIM1_MOSI_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_MISO		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0C4)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_MISO_regmcu_io_cfg_sel_SPIM1_MISO_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_MISO_regmcu_io_cfg_sel_SPIM1_MISO_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_EN			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0C8)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_EN_regmcu_io_cfg_sel_SPIM1_EN_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_EN_regmcu_io_cfg_sel_SPIM1_EN_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_CLK		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0CC)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_CLK_regmcu_io_cfg_sel_SPIM1_CLK_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_SPIM1_CLK_regmcu_io_cfg_sel_SPIM1_CLK_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_I2C0_SDA			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0D0)
#define MCU_IO_FUNC_SEL_IO_SEL_I2C0_SDA_regmcu_io_cfg_sel_I2C0_SDA_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_I2C0_SDA_regmcu_io_cfg_sel_I2C0_SDA_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_I2C0_SCL			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x0D4)
#define MCU_IO_FUNC_SEL_IO_SEL_I2C0_SCL_regmcu_io_cfg_sel_I2C0_SCL_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_I2C0_SCL_regmcu_io_cfg_sel_I2C0_SCL_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO0		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x108)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO0_regmcu_io_cfg_sel_FLASH1_IO0_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO0_regmcu_io_cfg_sel_FLASH1_IO0_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO1		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x10c)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO1_regmcu_io_cfg_sel_FLASH1_IO1_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO1_regmcu_io_cfg_sel_FLASH1_IO1_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO2		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x110)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO2_regmcu_io_cfg_sel_FLASH1_IO2_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO2_regmcu_io_cfg_sel_FLASH1_IO2_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO3		 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x114)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO3_regmcu_io_cfg_sel_FLASH1_IO3_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_FLASH1_IO3_regmcu_io_cfg_sel_FLASH1_IO3_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_CLKOUT			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x118)
#define MCU_IO_FUNC_SEL_IO_SEL_CLKOUT_regmcu_io_cfg_sel_CLKOUT_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_CLKOUT_regmcu_io_cfg_sel_CLKOUT_POS (0)
#define MCU_IO_FUNC_SEL_IO_SEL_WAKEUP			 (BASE_ADDRESS_MCU_IO_FUNC_SEL + 0x11C)
#define MCU_IO_FUNC_SEL_IO_SEL_WAKEUP_regmcu_io_cfg_sel_WAKEUP_MSK (0x00007)
#define MCU_IO_FUNC_SEL_IO_SEL_WAKEUP_regmcu_io_cfg_sel_WAKEUP_POS (0)
#define BASE_ADDRESS_MCU_CLK_CONTROL			 0x01520000
#define MCU_CLK_CONTROL_CTRL					 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x0)
#define MCU_CLK_CONTROL_CTRL_MCU_UART0_EXT_CLK_DIS_MSK (0x20000)
#define MCU_CLK_CONTROL_CTRL_MCU_UART0_EXT_CLK_DIS_POS (17)
#define MCU_CLK_CONTROL_CTRL_MUX_XO_URCLK_SEL_MSK (0x00400)
#define MCU_CLK_CONTROL_CTRL_MUX_XO_URCLK_SEL_POS (10)
#define MCU_CLK_CONTROL_CTRL_MUX_UART0_EXT_CLK_SEL_MSK (0x00200)
#define MCU_CLK_CONTROL_CTRL_MUX_UART0_EXT_CLK_SEL_POS (9)
#define MCU_CLK_CONTROL_CTRL_SEL_PLL_MCU_REFCLK_MSK (0x00080)
#define MCU_CLK_CONTROL_CTRL_SEL_PLL_MCU_REFCLK_POS (7)
#define MCU_CLK_CONTROL_CTRL_DIV_MSK			 (0x00070)
#define MCU_CLK_CONTROL_CTRL_DIV_POS			 (4)
#define MCU_CLK_CONTROL_CTRL_SEL1_MSK			 (0x00008)
#define MCU_CLK_CONTROL_CTRL_SEL1_POS			 (3)
#define MCU_CLK_CONTROL_CTRL_SEL0_MSK			 (0x00004)
#define MCU_CLK_CONTROL_CTRL_SEL0_POS			 (2)
#define MCU_CLK_CONTROL_CTRL_GF_RST_MSK			 (0x00002)
#define MCU_CLK_CONTROL_CTRL_GF_RST_POS			 (1)
#define MCU_CLK_CONTROL_CTRL_GF_SEL_MSK			 (0x00001)
#define MCU_CLK_CONTROL_CTRL_GF_SEL_POS			 (0)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x14)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_PWM_MSK (0x20000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_PWM_POS (29)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_REGMCU_MSK (0x10000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_REGMCU_POS (28)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SSX_GPM_MSK (0x8000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SSX_GPM_POS (27)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SSX_PMP_MSK (0x4000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SSX_PMP_POS (26)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SHADOW_32KHZ_MSK (0x2000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SHADOW_32KHZ_POS (25)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_TIMERS_MSK (0x1000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_TIMERS_POS (24)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_IOSEL_MSK (0x800000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_IOSEL_POS (23)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_BIST_MSK (0x200000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_BIST_POS (21)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_CLK32K_LED_MSK (0x100000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_CLK32K_LED_POS (20)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTF0_OCP_MSK (0x80000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTF0_OCP_POS (19)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_M4_MSK (0x20000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_M4_POS (17)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_DEBUG_MSK (0x10000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_DEBUG_POS (16)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SPI_MASTER0_MSK (0x08000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SPI_MASTER0_POS (15)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SPI_SLAVE_MSK (0x02000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SPI_SLAVE_POS (13)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTI0_MSK (0x01000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTI0_POS (12)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTI1_MSK (0x00800)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTI1_POS (11)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTF0_MSK (0x00200)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_UARTF0_POS ( 9)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_GDMA_MSK (0x00040)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_GDMA_POS ( 6)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_I2C0_MSK (0x00020)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_I2C0_POS ( 5)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SSX_MSK (0x00008)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_SSX_POS ( 3)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_GPIO_IF_MSK (0x00004)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_GPIO_IF_POS ( 2)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_GPIO_RF_MSK (0x00002)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_GPIO_RF_POS ( 1)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_LED_MSK (0x00001)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP_MCU_LED_POS ( 0 )
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x18)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_PWM_MSK (0x20000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_PWM_POS (29)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_REGMCU_MSK (0x10000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_REGMCU_POS (28)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SSX_PMP_MSK (0x8000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SSX_PMP_POS (27)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SSX_GPM_MSK (0x4000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SSX_GPM_POS (26)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SHADOW_32KHZ_MSK (0x2000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SHADOW_32KHZ_POS (25)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_TIMERS_MSK (0x1000000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_TIMERS_POS (24)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_IOSEL_MSK (0x800000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_IOSEL_POS (23)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_BIST_MSK (0x200000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_BIST_POS (21)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_CLK32K_LED_MSK (0x100000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_CLK32K_LED_POS (20)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTF0_OCP_MSK (0x80000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTF0_OCP_POS (19)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_M4_MSK (0x20000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_M4_POS (17)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_DEBUG_MSK (0x10000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_DEBUG_POS (16)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SPI_MASTER0_MSK (0x08000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SPI_MASTER0_POS (15)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SPI_SLAVE_MSK (0x02000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SPI_SLAVE_POS (13)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTI0_MSK (0x01000)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTI0_POS (12)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTI1_MSK (0x00800)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTI1_POS (11)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTF0_MSK (0x00200)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_UARTF0_POS ( 9)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_GDMA_MSK (0x00040)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_GDMA_POS ( 6)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_I2C0_MSK (0x00020)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_I2C0_POS ( 5)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SSX_MSK (0x00008)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_SSX_POS ( 3)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_GPIO_IF_MSK (0x00004)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_GPIO_IF_POS ( 2)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_GPIO_RF_MSK (0x00002)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_GPIO_RF_POS ( 1)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_LED_MSK (0x00001)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN_MCU_LED_POS ( 0 )
#define MCU_CLK_CONTROL_STAT_GATED_CLK			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x1C)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_PWM_MSK (0x20000000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_PWM_POS (29)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_REGMCU_MSK (0x10000000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_REGMCU_POS (28)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SSX_GPM_MSK (0x8000000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SSX_GPM_POS (27)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SSX_PMP_MSK (0x4000000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SSX_PMP_POS (26)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SHADOW_32KHZ_MSK (0x2000000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SHADOW_32KHZ_POS (25)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_TIMERS_MSK (0x1000000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_TIMERS_POS (24)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_IOSEL_MSK (0x800000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_IOSEL_POS (23)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_BIST_MSK (0x200000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_BIST_POS (21)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_CLK32K_LED_MSK (0x100000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_CLK32K_LED_POS (20)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTF0_OCP_MSK (0x80000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTF0_OCP_POS (19)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_M4_MSK (0x20000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_M4_POS (17)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_DEBUG_MSK (0x10000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_DEBUG_POS (16)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SPI_MASTER0_MSK (0x08000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SPI_MASTER0_POS (15)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SPI_SLAVE_MSK (0x02000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SPI_SLAVE_POS (13)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTI0_MSK (0x01000)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTI0_POS (12)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTI1_MSK (0x00800)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTI1_POS (11)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTF0_MSK (0x00200)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_UARTF0_POS ( 9)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_GDMA_MSK (0x00040)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_GDMA_POS ( 6)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_I2C0_MSK (0x00020)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_I2C0_POS ( 5)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SSX_MSK (0x00008)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_SSX_POS ( 3)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_GPIO_IF_MSK (0x00004)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_GPIO_IF_POS ( 2)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_GPIO_RF_MSK (0x00002)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_GPIO_RF_POS ( 1)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_LED_MSK (0x00001)
#define MCU_CLK_CONTROL_STAT_GATED_CLK_MCU_LED_POS ( 0 )
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP2		 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x24)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP2_MCU_CLKREG_MSK (0x00002)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP2_MCU_CLKREG_POS ( 1 )
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP2_MCU_SLOW_IF_CLKOUT_MSK (0x00001)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_BYP2_MCU_SLOW_IF_CLKOUT_POS ( 0 )
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN2			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x28)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN2_MCU_CLKREG_MSK (0x00002)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN2_MCU_CLKREG_POS (1 )
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN2_MCU_SLOW_IF_CLKOUT_MSK (0x00001)
#define MCU_CLK_CONTROL_MCU_CLK_REQ_EN2_MCU_SLOW_IF_CLKOUT_POS (0 )
#define MCU_CLK_CONTROL_STAT_GATED_CLK2			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x2C)
#define MCU_CLK_CONTROL_STAT_GATED_CLK2_MCU_CLKREG_MSK (0x00002)
#define MCU_CLK_CONTROL_STAT_GATED_CLK2_MCU_CLKREG_POS ( 1 )
#define MCU_CLK_CONTROL_STAT_GATED_CLK2_MCU_SLOW_IF_CLKOUT_MSK (0x00001)
#define MCU_CLK_CONTROL_STAT_GATED_CLK2_MCU_SLOW_IF_CLKOUT_POS ( 0 )
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP		 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x20)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP_ROOT_AO_MCU_MSK (0x00004)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP_ROOT_AO_MCU_POS ( 2)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP_ROOT_HW_MCU_MSK (0x00002)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP_ROOT_HW_MCU_POS ( 1)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP_ROOT_SW_MCU_MSK (0x00001)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_BYP_ROOT_SW_MCU_POS ( 0 )
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x34)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN_ROOT_AO_MCU_MSK (0x00004)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN_ROOT_AO_MCU_POS ( 2)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN_ROOT_HW_MCU_MSK (0x00002)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN_ROOT_HW_MCU_POS ( 1)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN_ROOT_SW_MCU_MSK (0x00001)
#define MCU_CLK_CONTROL_MCU_ROOT_REQ_EN_ROOT_SW_MCU_POS ( 0 )
#define MCU_CLK_CONTROL_STAT_GATED_ROOT			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x38)
#define MCU_CLK_CONTROL_STAT_GATED_ROOT_AO_MSK	 (0x00004)
#define MCU_CLK_CONTROL_STAT_GATED_ROOT_AO_POS	 ( 2)
#define MCU_CLK_CONTROL_STAT_GATED_ROOT_HW_MSK	 (0x00002)
#define MCU_CLK_CONTROL_STAT_GATED_ROOT_HW_POS	 ( 1)
#define MCU_CLK_CONTROL_STAT_GATED_ROOT_SW_MSK	 (0x00001)
#define MCU_CLK_CONTROL_STAT_GATED_ROOT_SW_POS	 ( 0 )
#define MCU_CLK_CONTROL_PMG_SSX_MCU_CFG			 (BASE_ADDRESS_MCU_CLK_CONTROL + 0x3C)
#define MCU_CLK_CONTROL_PMG_SSX_MCU_CFG_MCUREG_SONICS_CLK_CTRL_CNT_TARGET_MSK (0x003FF)
#define MCU_CLK_CONTROL_PMG_SSX_MCU_CFG_MCUREG_SONICS_CLK_CTRL_CNT_TARGET_POS (0)
#define BASE_ADDRESS_MCU_RST_CONTROL			 0x01530000
#define MCU_RST_CONTROL_MCU_RESET_REG_SET		 (BASE_ADDRESS_MCU_RST_CONTROL + 0x00)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_LED_MSK (0x00001)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_LED_POS (0)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_TIMERS_MSK (0x00004)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_TIMERS_POS (2)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_DEBUG_MSK (0x00008)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_DEBUG_POS (3)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_SPI_MASTER0_MSK (0x00010)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_SPI_MASTER0_POS (4)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_SPI_SLAVE_MSK (0x00040)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_SPI_SLAVE_POS (6)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_UARTI0_MSK (0x00080)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_UARTI0_POS (7)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_UARTI1_MSK (0x00100)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_UARTI1_POS (8)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESETUARF0_MSK (0x00400)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESETUARF0_POS (10)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_GDMA_MSK (0x02000)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_GDMA_POS (13)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_I2C0_MSK (0x04000)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_I2C0_POS (14)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_GPIO_MSK (0x10000)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_GPIO_POS (16)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_IOSEL_MSK (0x40000)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_IOSEL_POS (18)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_PWM_MSK (0x200000)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_PWM_POS (21)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_CLKOUT_MSK (0x400000)
#define MCU_RST_CONTROL_MCU_RESET_REG_SET_RESET_CLKOUT_POS (22)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR		 (BASE_ADDRESS_MCU_RST_CONTROL + 0x04)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_LED_MSK (0x00001)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_LED_POS (0)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_TIMERS_MSK (0x00004)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_TIMERS_POS (2)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_DEBUG_MSK (0x00008)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_DEBUG_POS (3)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_SPI_MASTER0_MSK (0x00010)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_SPI_MASTER0_POS (4)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_SPI_SLAVE_MSK (0x00040)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_SPI_SLAVE_POS (6)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_UARTI0_MSK (0x00080)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_UARTI0_POS (7)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_UARTI1_MSK (0x00100)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_UARTI1_POS (8)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESETUARF0_MSK (0x00400)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESETUARF0_POS (10)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_GDMA_MSK (0x02000)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_GDMA_POS (13)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_I2C0_MSK (0x04000)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_I2C0_POS (14)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_GPIO_MSK (0x10000)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_GPIO_POS (16)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_IOSEL_MSK (0x40000)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_IOSEL_POS (18)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_PWM_MSK (0x200000)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_PWM_POS (21)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_CLKOUT_MSK (0x400000)
#define MCU_RST_CONTROL_MCU_RESET_REG_CLR_RESET_CLKOUT_POS (22)
#define MCU_RST_CONTROL_MCU_RESET_REG			 (BASE_ADDRESS_MCU_RST_CONTROL + 0x08)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_LED_MSK (0x00001)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_LED_POS (0)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_TIMERS_MSK (0x00004)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_TIMERS_POS (2)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_DEBUG_MSK (0x00008)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_DEBUG_POS (3)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_SPI_MASTER0_MSK (0x00010)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_SPI_MASTER0_POS (4)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_SPI_SLAVE_MSK (0x00040)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_SPI_SLAVE_POS (6)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_UARTI0_MSK (0x00080)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_UARTI0_POS (7)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_UARTI1_MSK (0x00100)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_UARTI1_POS (8)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESETUARF0_MSK (0x00400)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESETUARF0_POS (10)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_GDMA_MSK (0x02000)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_GDMA_POS (13)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_I2C0_MSK (0x04000)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_I2C0_POS (14)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_GPIO_MSK (0x10000)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_GPIO_POS (16)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_IOSEL_MSK (0x40000)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_IOSEL_POS (18)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_PWM_MSK (0x200000)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_PWM_POS (21)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_CLKOUT_MSK (0x400000)
#define MCU_RST_CONTROL_MCU_RESET_REG_RESET_CLKOUT_POS (22)
#define BASE_ADDRESS_MCU_GDMA					 0x01540000
#define MCU_GDMA_CMD0_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x0000)
#define MCU_GDMA_CMD0_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD0_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD0_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x0004)
#define MCU_GDMA_CMD0_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD0_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD0_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x0008)
#define MCU_GDMA_CMD0_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD0_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD0_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x000C)
#define MCU_GDMA_CMD0_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD0_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD0_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x0010)
#define MCU_GDMA_CMD0_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD0_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD0_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD0_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD0_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD0_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT0_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x0020)
#define MCU_GDMA_STAT0_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT0_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD1_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x0040)
#define MCU_GDMA_CMD1_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD1_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD1_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x0044)
#define MCU_GDMA_CMD1_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD1_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD1_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x0048)
#define MCU_GDMA_CMD1_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD1_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD1_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x004C)
#define MCU_GDMA_CMD1_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD1_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD1_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x0050)
#define MCU_GDMA_CMD1_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD1_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD1_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD1_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD1_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD1_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT1_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x0060)
#define MCU_GDMA_STAT1_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT1_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD2_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x0080)
#define MCU_GDMA_CMD2_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD2_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD2_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x0084)
#define MCU_GDMA_CMD2_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD2_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD2_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x0088)
#define MCU_GDMA_CMD2_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD2_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD2_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x008C)
#define MCU_GDMA_CMD2_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD2_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD2_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x0090)
#define MCU_GDMA_CMD2_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD2_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD2_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD2_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD2_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD2_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT2_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x00A0)
#define MCU_GDMA_STAT2_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT2_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD3_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x00C0)
#define MCU_GDMA_CMD3_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD3_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD3_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x00C4)
#define MCU_GDMA_CMD3_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD3_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD3_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x00C8)
#define MCU_GDMA_CMD3_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD3_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD3_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x00CC)
#define MCU_GDMA_CMD3_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD3_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD3_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x00D0)
#define MCU_GDMA_CMD3_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD3_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD3_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD3_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD3_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD3_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT3_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x00E0)
#define MCU_GDMA_STAT3_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT3_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD4_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x0100)
#define MCU_GDMA_CMD4_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD4_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD4_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x0104)
#define MCU_GDMA_CMD4_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD4_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD4_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x0108)
#define MCU_GDMA_CMD4_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD4_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD4_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x010C)
#define MCU_GDMA_CMD4_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD4_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD4_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x0110)
#define MCU_GDMA_CMD4_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD4_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD4_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD4_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD4_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD4_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT4_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x0120)
#define MCU_GDMA_STAT4_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT4_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD5_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x0140)
#define MCU_GDMA_CMD5_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD5_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD5_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x0144)
#define MCU_GDMA_CMD5_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD5_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD5_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x0148)
#define MCU_GDMA_CMD5_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD5_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD5_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x014C)
#define MCU_GDMA_CMD5_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD5_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD5_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x0150)
#define MCU_GDMA_CMD5_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD5_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD5_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD5_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD5_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD5_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT5_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x0160)
#define MCU_GDMA_STAT5_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT5_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD6_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x0180)
#define MCU_GDMA_CMD6_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD6_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD6_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x0184)
#define MCU_GDMA_CMD6_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD6_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD6_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x0188)
#define MCU_GDMA_CMD6_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD6_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD6_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x018C)
#define MCU_GDMA_CMD6_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD6_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD6_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x0190)
#define MCU_GDMA_CMD6_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD6_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD6_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD6_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD6_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD6_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT6_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x01A0)
#define MCU_GDMA_STAT6_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT6_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD7_CNT_INC					 (BASE_ADDRESS_MCU_GDMA + 0x01C0)
#define MCU_GDMA_CMD7_CNT_INC_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD7_CNT_INC_DATA_POS			 (0)
#define MCU_GDMA_CMD7_BASE_ADDR					 (BASE_ADDRESS_MCU_GDMA + 0x01C4)
#define MCU_GDMA_CMD7_BASE_ADDR_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CMD7_BASE_ADDR_DATA_POS		 (0)
#define MCU_GDMA_CMD7_INDEX						 (BASE_ADDRESS_MCU_GDMA + 0x01C8)
#define MCU_GDMA_CMD7_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_CMD7_INDEX_DATA_POS			 (0)
#define MCU_GDMA_CMD7_SIZE						 (BASE_ADDRESS_MCU_GDMA + 0x01CC)
#define MCU_GDMA_CMD7_SIZE_DATA_MSK				 (0x000FF)
#define MCU_GDMA_CMD7_SIZE_DATA_POS				 (0)
#define MCU_GDMA_CMD7_STATUS					 (BASE_ADDRESS_MCU_GDMA + 0x01D0)
#define MCU_GDMA_CMD7_STATUS_CNT_MSK			 (0x000FF)
#define MCU_GDMA_CMD7_STATUS_CNT_POS			 (0)
#define MCU_GDMA_CMD7_STATUS_EMPTY_MSK			 (0x00100)
#define MCU_GDMA_CMD7_STATUS_EMPTY_POS			 (8)
#define MCU_GDMA_CMD7_STATUS_FULL_MSK			 (0x00200)
#define MCU_GDMA_CMD7_STATUS_FULL_POS			 (9)
#define MCU_GDMA_STAT7_INDEX					 (BASE_ADDRESS_MCU_GDMA + 0x01E0)
#define MCU_GDMA_STAT7_INDEX_DATA_MSK			 (0x000FF)
#define MCU_GDMA_STAT7_INDEX_DATA_POS			 (0)
#define MCU_GDMA_DMA_CTRL						 (BASE_ADDRESS_MCU_GDMA + 0x0400)
#define MCU_GDMA_DMA_CTRL_STOP_MSK				 (0x00001)
#define MCU_GDMA_DMA_CTRL_STOP_POS				 (0)
#define MCU_GDMA_DMA_CTRL_FLUSH_MSK				 (0x00002)
#define MCU_GDMA_DMA_CTRL_FLUSH_POS				 (1)
#define MCU_GDMA_DMA_CTRL_CLEAR_FIFO_MSK		 (0x00004)
#define MCU_GDMA_DMA_CTRL_CLEAR_FIFO_POS		 (2)
#define MCU_GDMA_DMA_CTRL_RESET_MAIN_CTRL_MSK	 (0x00008)
#define MCU_GDMA_DMA_CTRL_RESET_MAIN_CTRL_POS	 (3)
#define MCU_GDMA_DMA_CTRL_RESET_WR_MSK			 (0x00010)
#define MCU_GDMA_DMA_CTRL_RESET_WR_POS			 (4)
#define MCU_GDMA_DMA_CTRL_RESET_WR_BUFF_MSK		 (0x00020)
#define MCU_GDMA_DMA_CTRL_RESET_WR_BUFF_POS		 (5)
#define MCU_GDMA_DMA_CTRL_RESET_WR_BD_MSK		 (0x00040)
#define MCU_GDMA_DMA_CTRL_RESET_WR_BD_POS		 (6)
#define MCU_GDMA_DMA_CTRL_RESET_RD_MSK			 (0x00080)
#define MCU_GDMA_DMA_CTRL_RESET_RD_POS			 (7)
#define MCU_GDMA_DMA_CTRL_RESET_RD_BUFF_MSK		 (0x00100)
#define MCU_GDMA_DMA_CTRL_RESET_RD_BUFF_POS		 (8)
#define MCU_GDMA_DMA_CTRL_RESET_RD_BD_MSK		 (0x00200)
#define MCU_GDMA_DMA_CTRL_RESET_RD_BD_POS		 (9)
#define MCU_GDMA_DMA_CTRL_WRITEBACK_BD_MODE_MSK	 (0x00400)
#define MCU_GDMA_DMA_CTRL_WRITEBACK_BD_MODE_POS	 (10)
#define MCU_GDMA_DMA_ARB_CTRL					 (BASE_ADDRESS_MCU_GDMA + 0x0404)
#define MCU_GDMA_DMA_ARB_CTRL_MODE_MSK			 (0x00003)
#define MCU_GDMA_DMA_ARB_CTRL_MODE_POS			 (0)
#define MCU_GDMA_DMA_ARB_CTRL_PRIORITIES_MSK	 (0x00FF0)
#define MCU_GDMA_DMA_ARB_CTRL_PRIORITIES_POS	 (4)
#define MCU_GDMA_RD_FIFO_THRESHOLD				 (BASE_ADDRESS_MCU_GDMA + 0x0418)
#define MCU_GDMA_RD_FIFO_THRESHOLD_DATA_MSK		 (0x001FF)
#define MCU_GDMA_RD_FIFO_THRESHOLD_DATA_POS		 (0)
#define MCU_GDMA_WR_FIFO_THRESHOLD				 (BASE_ADDRESS_MCU_GDMA + 0x041C)
#define MCU_GDMA_WR_FIFO_THRESHOLD_DATA_MSK		 (0x001FF)
#define MCU_GDMA_WR_FIFO_THRESHOLD_DATA_POS		 (0)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR	 (BASE_ADDRESS_MCU_GDMA + 0x0804)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH0_STAT_MSK (0x00001)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH0_STAT_POS (0)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH1_STAT_MSK (0x00002)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH1_STAT_POS (1)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH2_STAT_MSK (0x00004)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH2_STAT_POS (2)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH3_STAT_MSK (0x00008)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH3_STAT_POS (3)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH4_STAT_MSK (0x00010)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH4_STAT_POS (4)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH5_STAT_MSK (0x00020)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH5_STAT_POS (5)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH6_STAT_MSK (0x00040)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH6_STAT_POS (6)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH7_STAT_MSK (0x00080)
#define MCU_GDMA_DMA_CHS_DONE_INT_STAT_NO_CLR_CH7_STAT_POS (7)
#define MCU_GDMA_DMA_CH0_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0808)
#define MCU_GDMA_DMA_CH0_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH0_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH1_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x080c)
#define MCU_GDMA_DMA_CH1_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH1_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH2_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0810)
#define MCU_GDMA_DMA_CH2_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH2_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH3_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0814)
#define MCU_GDMA_DMA_CH3_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH3_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH4_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0818)
#define MCU_GDMA_DMA_CH4_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH4_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH5_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x081C)
#define MCU_GDMA_DMA_CH5_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH5_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH6_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0820)
#define MCU_GDMA_DMA_CH6_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH6_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_DMA_CH7_DONE_INT_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0824)
#define MCU_GDMA_DMA_CH7_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define MCU_GDMA_DMA_CH7_DONE_INT_STAT_STAT_POS	 (0)
#define MCU_GDMA_MAIN_SM_STAT					 (BASE_ADDRESS_MCU_GDMA + 0x0C00)
#define MCU_GDMA_MAIN_SM_STAT_STAT_DISPATCHER_SM_CS_MSK (0x700000)
#define MCU_GDMA_MAIN_SM_STAT_STAT_DISPATCHER_SM_CS_POS (20)
#define MCU_GDMA_MAIN_SM_STAT_CMD_FETCHR_SM_CS_MSK (0x70000)
#define MCU_GDMA_MAIN_SM_STAT_CMD_FETCHR_SM_CS_POS (16)
#define MCU_GDMA_MAIN_SM_STAT_WR_SM_CS_MSK		 (0x0C000)
#define MCU_GDMA_MAIN_SM_STAT_WR_SM_CS_POS		 (14)
#define MCU_GDMA_MAIN_SM_STAT_RD_SM_CS_MSK		 (0x03000)
#define MCU_GDMA_MAIN_SM_STAT_RD_SM_CS_POS		 (12)
#define MCU_GDMA_MAIN_SM_STAT_RD_CMD_CH_MSK		 (0x00FF0)
#define MCU_GDMA_MAIN_SM_STAT_RD_CMD_CH_POS		 (4)
#define MCU_GDMA_MAIN_SM_STAT_MAIN_SM_CS_MSK	 (0x00007)
#define MCU_GDMA_MAIN_SM_STAT_MAIN_SM_CS_POS	 (0)
#define MCU_GDMA_WR_SM_STAT						 (BASE_ADDRESS_MCU_GDMA + 0x0C04)
#define MCU_GDMA_WR_SM_STAT_CMD_RESP_CNT_MSK	 (0x1F0000)
#define MCU_GDMA_WR_SM_STAT_CMD_RESP_CNT_POS	 (16)
#define MCU_GDMA_WR_SM_STAT_BD_CS_MSK			 (0x00700)
#define MCU_GDMA_WR_SM_STAT_BD_CS_POS			 (8)
#define MCU_GDMA_WR_SM_STAT_BUFF_CS_MSK			 (0x00007)
#define MCU_GDMA_WR_SM_STAT_BUFF_CS_POS			 (0)
#define MCU_GDMA_RD_SM_STAT						 (BASE_ADDRESS_MCU_GDMA + 0x0C08)
#define MCU_GDMA_RD_SM_STAT_CMD_RESP_CNT_MSK	 (0x1F0000)
#define MCU_GDMA_RD_SM_STAT_CMD_RESP_CNT_POS	 (16)
#define MCU_GDMA_RD_SM_STAT_BD_CS_MSK			 (0x00700)
#define MCU_GDMA_RD_SM_STAT_BD_CS_POS			 (8)
#define MCU_GDMA_RD_SM_STAT_BUFF_CS_MSK			 (0x00007)
#define MCU_GDMA_RD_SM_STAT_BUFF_CS_POS			 (0)
#define MCU_GDMA_CUR_RD_ADDR_STAT				 (BASE_ADDRESS_MCU_GDMA + 0x0C0C)
#define MCU_GDMA_CUR_RD_ADDR_STAT_ADDR_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CUR_RD_ADDR_STAT_ADDR_POS		 (0)
#define MCU_GDMA_CUR_RD_BD_STAT					 (BASE_ADDRESS_MCU_GDMA + 0x0C10)
#define MCU_GDMA_CUR_RD_BD_STAT_BD_MSK			 (0xFFFFFFFF)
#define MCU_GDMA_CUR_RD_BD_STAT_BD_POS			 (0)
#define MCU_GDMA_CUR_RD_LEN_STAT				 (BASE_ADDRESS_MCU_GDMA + 0x0C14)
#define MCU_GDMA_CUR_RD_LEN_STAT_LEN_MSK		 (0x0FFFF)
#define MCU_GDMA_CUR_RD_LEN_STAT_LEN_POS		 (0)
#define MCU_GDMA_CUR_WR_ADDR_STAT				 (BASE_ADDRESS_MCU_GDMA + 0x0C18)
#define MCU_GDMA_CUR_WR_ADDR_STAT_ADDR_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_CUR_WR_ADDR_STAT_ADDR_POS		 (0)
#define MCU_GDMA_CUR_WR_BD_STAT					 (BASE_ADDRESS_MCU_GDMA + 0x0C1C)
#define MCU_GDMA_CUR_WR_BD_STAT_BD_MSK			 (0xFFFFFFFF)
#define MCU_GDMA_CUR_WR_BD_STAT_BD_POS			 (0)
#define MCU_GDMA_CUR_WR_LEN_STAT				 (BASE_ADDRESS_MCU_GDMA + 0x0C20)
#define MCU_GDMA_CUR_WR_LEN_STAT_LEN_MSK		 (0x0FFFF)
#define MCU_GDMA_CUR_WR_LEN_STAT_LEN_POS		 (0)
#define MCU_GDMA_CUR_CMD_IDX					 (BASE_ADDRESS_MCU_GDMA + 0x0C24)
#define MCU_GDMA_CUR_CMD_IDX_ID_MSK				 (0x000FF)
#define MCU_GDMA_CUR_CMD_IDX_ID_POS				 (0)
#define MCU_GDMA_ERRORS_STAT					 (BASE_ADDRESS_MCU_GDMA + 0x0C40)
#define MCU_GDMA_ERRORS_STAT_CMD_FETCHER_MSK	 (0x00001)
#define MCU_GDMA_ERRORS_STAT_CMD_FETCHER_POS	 (0)
#define MCU_GDMA_ERRORS_STAT_RD_BD_MSK			 (0x00002)
#define MCU_GDMA_ERRORS_STAT_RD_BD_POS			 (1)
#define MCU_GDMA_ERRORS_STAT_RD_BD_SAMP_CNTR_MSK (0x00004)
#define MCU_GDMA_ERRORS_STAT_RD_BD_SAMP_CNTR_POS (2)
#define MCU_GDMA_ERRORS_STAT_RD_BD_ADDR_MSK		 (0x00008)
#define MCU_GDMA_ERRORS_STAT_RD_BD_ADDR_POS		 (3)
#define MCU_GDMA_ERRORS_STAT_RD_BD_NEXT_ADDR_MSK (0x00010)
#define MCU_GDMA_ERRORS_STAT_RD_BD_NEXT_ADDR_POS (4)
#define MCU_GDMA_ERRORS_STAT_WR_BD_MSK			 (0x00040)
#define MCU_GDMA_ERRORS_STAT_WR_BD_POS			 (6)
#define MCU_GDMA_ERRORS_STAT_WR_BD_SAMP_CNTR_MSK (0x00080)
#define MCU_GDMA_ERRORS_STAT_WR_BD_SAMP_CNTR_POS (7)
#define MCU_GDMA_ERRORS_STAT_WR_BD_ADDR_MSK		 (0x00100)
#define MCU_GDMA_ERRORS_STAT_WR_BD_ADDR_POS		 (8)
#define MCU_GDMA_ERRORS_STAT_WR_BD_NEXT_ADDR_MSK (0x00200)
#define MCU_GDMA_ERRORS_STAT_WR_BD_NEXT_ADDR_POS (9)
#define MCU_GDMA_TRANS_CNTR						 (BASE_ADDRESS_MCU_GDMA + 0x0C44)
#define MCU_GDMA_TRANS_CNTR_DMA_TRANS_CNTR_MSK	 (0x000FF)
#define MCU_GDMA_TRANS_CNTR_DMA_TRANS_CNTR_POS	 (0)
#define MCU_GDMA_DMA_CUR_RD_ACUM_LEN_STAT		 (BASE_ADDRESS_MCU_GDMA + 0x0C48)
#define MCU_GDMA_DMA_CUR_RD_ACUM_LEN_STAT_CUR_RD_ACUM_LEN_MSK (0xFFFFFF)
#define MCU_GDMA_DMA_CUR_RD_ACUM_LEN_STAT_CUR_RD_ACUM_LEN_POS (0)
#define MCU_GDMA_DMA_NEXT_RD_BD_ADDR_STAT		 (BASE_ADDRESS_MCU_GDMA + 0x0C4c)
#define MCU_GDMA_DMA_NEXT_RD_BD_ADDR_STAT_NEXT_BD_RD_ADDR_MSK (0xFFFFFFFF)
#define MCU_GDMA_DMA_NEXT_RD_BD_ADDR_STAT_NEXT_BD_RD_ADDR_POS (0)
#define MCU_GDMA_DMA_START_RD_ADDR_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C50)
#define MCU_GDMA_DMA_START_RD_ADDR_STAT_START_RD_ADDR_MSK (0xFFFFFFFF)
#define MCU_GDMA_DMA_START_RD_ADDR_STAT_START_RD_ADDR_POS (0)
#define MCU_GDMA_DMA_CUR_WR_ACUM_LEN_STAT		 (BASE_ADDRESS_MCU_GDMA + 0x0C54)
#define MCU_GDMA_DMA_CUR_WR_ACUM_LEN_STAT_CUR_WR_ACUM_LEN_MSK (0xFFFFFF)
#define MCU_GDMA_DMA_CUR_WR_ACUM_LEN_STAT_CUR_WR_ACUM_LEN_POS (0)
#define MCU_GDMA_DMA_NEXT_WR_BD_ADDR_STAT		 (BASE_ADDRESS_MCU_GDMA + 0x0C58)
#define MCU_GDMA_DMA_NEXT_WR_BD_ADDR_STAT_NEXT_BD_WR_ADDR_MSK (0xFFFFFFFF)
#define MCU_GDMA_DMA_NEXT_WR_BD_ADDR_STAT_NEXT_BD_WR_ADDR_POS (0)
#define MCU_GDMA_DMA_START_WR_ADDR_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C5c)
#define MCU_GDMA_DMA_START_WR_ADDR_STAT_START_WR_ADDR_MSK (0xFFFFFFFF)
#define MCU_GDMA_DMA_START_WR_ADDR_STAT_START_WR_ADDR_POS (0)
#define MCU_GDMA_DMA_ALIGN_F2AL_AVAIL			 (BASE_ADDRESS_MCU_GDMA + 0x0C60)
#define MCU_GDMA_DMA_ALIGN_F2AL_AVAIL_DATA_MSK	 (0x001FF)
#define MCU_GDMA_DMA_ALIGN_F2AL_AVAIL_DATA_POS	 (0)
#define MCU_GDMA_DMA_ALIGN_AL2F_AVAIL			 (BASE_ADDRESS_MCU_GDMA + 0x0C64)
#define MCU_GDMA_DMA_ALIGN_AL2F_AVAIL_DATA_MSK	 (0x001FF)
#define MCU_GDMA_DMA_ALIGN_AL2F_AVAIL_DATA_POS	 (0)
#define MCU_GDMA_DMA_RD_BW_CTRL_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C68)
#define MCU_GDMA_DMA_RD_BW_CTRL_STAT_COUNTER_MSK (0xFFFF0000)
#define MCU_GDMA_DMA_RD_BW_CTRL_STAT_COUNTER_POS (16)
#define MCU_GDMA_DMA_RD_BW_CTRL_STAT_LIMIT_MSK	 (0x0FFFF)
#define MCU_GDMA_DMA_RD_BW_CTRL_STAT_LIMIT_POS	 (0)
#define MCU_GDMA_DMA_WR_BW_CTRL_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C6C)
#define MCU_GDMA_DMA_WR_BW_CTRL_STAT_COUNTER_MSK (0xFFFF0000)
#define MCU_GDMA_DMA_WR_BW_CTRL_STAT_COUNTER_POS (16)
#define MCU_GDMA_DMA_WR_BW_CTRL_STAT_LIMIT_MSK	 (0x0FFFF)
#define MCU_GDMA_DMA_WR_BW_CTRL_STAT_LIMIT_POS	 (0)
#define MCU_GDMA_DMA_RD_BW_CTRL_INT				 (BASE_ADDRESS_MCU_GDMA + 0x0C70)
#define MCU_GDMA_DMA_RD_BW_CTRL_INT_WAIT_FOR_FIFO_MSK (0x00001)
#define MCU_GDMA_DMA_RD_BW_CTRL_INT_WAIT_FOR_FIFO_POS (0)
#define MCU_GDMA_DMA_RD_BW_CTRL_INT_LIMIT_MSK	 (0x00002)
#define MCU_GDMA_DMA_RD_BW_CTRL_INT_LIMIT_POS	 (1)
#define MCU_GDMA_DMA_WR_BW_CTRL_INT				 (BASE_ADDRESS_MCU_GDMA + 0x0C74)
#define MCU_GDMA_DMA_WR_BW_CTRL_INT_WAIT_FOR_DATA_MSK (0x00001)
#define MCU_GDMA_DMA_WR_BW_CTRL_INT_WAIT_FOR_DATA_POS (0)
#define MCU_GDMA_DMA_WR_BW_CTRL_INT_LIMIT_MSK	 (0x00002)
#define MCU_GDMA_DMA_WR_BW_CTRL_INT_LIMIT_POS	 (1)
#define MCU_GDMA_DMA_CMD_RD_ADDR_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C78)
#define MCU_GDMA_DMA_CMD_RD_ADDR_STAT_DATA_MSK	 (0xFFFFFFFF)
#define MCU_GDMA_DMA_CMD_RD_ADDR_STAT_DATA_POS	 (0)
#define MCU_GDMA_DMA_CMD_WR_ADDR_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C7C)
#define MCU_GDMA_DMA_CMD_WR_ADDR_STAT_DATA_MSK	 (0xFFFFFFFF)
#define MCU_GDMA_DMA_CMD_WR_ADDR_STAT_DATA_POS	 (0)
#define MCU_GDMA_DMA_CMD_CMD_LEN_STAT			 (BASE_ADDRESS_MCU_GDMA + 0x0C80)
#define MCU_GDMA_DMA_CMD_CMD_LEN_STAT_CMD_ID_MSK (0xFF000000)
#define MCU_GDMA_DMA_CMD_CMD_LEN_STAT_CMD_ID_POS (24)
#define MCU_GDMA_DMA_CMD_CMD_LEN_STAT_LENGTH_MSK (0xFFFFFF)
#define MCU_GDMA_DMA_CMD_CMD_LEN_STAT_LENGTH_POS (0)
#define MCU_GDMA_DMA_CMD_CTRL_STAT				 (BASE_ADDRESS_MCU_GDMA + 0x0C84)
#define MCU_GDMA_DMA_CMD_CTRL_STAT_DATA_MSK		 (0xFFFFFFFF)
#define MCU_GDMA_DMA_CMD_CTRL_STAT_DATA_POS		 (0)
#define MCU_GDMA_DMA_CH0_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CC0)
#define MCU_GDMA_DMA_CH0_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH0_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH1_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CC4)
#define MCU_GDMA_DMA_CH1_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH1_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH2_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CC8)
#define MCU_GDMA_DMA_CH2_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH2_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH3_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CCC)
#define MCU_GDMA_DMA_CH3_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH3_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH4_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CD0)
#define MCU_GDMA_DMA_CH4_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH4_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH5_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CD4)
#define MCU_GDMA_DMA_CH5_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH5_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH6_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CD8)
#define MCU_GDMA_DMA_CH6_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH6_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_CH7_SEL					 (BASE_ADDRESS_MCU_GDMA + 0x0CDC)
#define MCU_GDMA_DMA_CH7_SEL_DATA_MSK			 (0x0000F)
#define MCU_GDMA_DMA_CH7_SEL_DATA_POS			 (0)
#define MCU_GDMA_DMA_ENDLESS_TRANS_EN			 (BASE_ADDRESS_MCU_GDMA + 0x0D40)
#define MCU_GDMA_DMA_ENDLESS_TRANS_EN_ENDLESS_WR_TRANS_EN_MSK (0x00002)
#define MCU_GDMA_DMA_ENDLESS_TRANS_EN_ENDLESS_WR_TRANS_EN_POS (1)
#define MCU_GDMA_DMA_ENDLESS_TRANS_EN_ENDLESS_RD_TRANS_EN_MSK (0x00001)
#define MCU_GDMA_DMA_ENDLESS_TRANS_EN_ENDLESS_RD_TRANS_EN_POS (0)
#define MCU_GDMA_DMA_ENDLESS_TRANS_START_ADDR	 (BASE_ADDRESS_MCU_GDMA + 0x0D44)
#define MCU_GDMA_DMA_ENDLESS_TRANS_START_ADDR_ENDLESS_TRANS_START_ADDR_MSK (0xFFFFFFFF)
#define MCU_GDMA_DMA_ENDLESS_TRANS_START_ADDR_ENDLESS_TRANS_START_ADDR_POS (0)
#define MCU_GDMA_DMA_ENDLESS_TRANS_END_ADDR		 (BASE_ADDRESS_MCU_GDMA + 0x0D48)
#define MCU_GDMA_DMA_ENDLESS_TRANS_END_ADDR_ENDLESS_TRANS_END_ADDR_MSK (0xFFFFFFFF)
#define MCU_GDMA_DMA_ENDLESS_TRANS_END_ADDR_ENDLESS_TRANS_END_ADDR_POS (0)
#define BASE_ADDRESS_MCU_PERF_CNTR				 0x01550000
#define MCU_PERF_CNTR_CTRL						 (BASE_ADDRESS_MCU_PERF_CNTR + 0x00)
#define MCU_PERF_CNTR_CTRL_ENABLE_MSK			 (0x00200)
#define MCU_PERF_CNTR_CTRL_ENABLE_POS			 (9)
#define MCU_PERF_CNTR_CTRL_CLEAR_MSK			 (0x00100)
#define MCU_PERF_CNTR_CTRL_CLEAR_POS			 (8)
#define MCU_PERF_CNTR_CTRL_CNT1_SEL_MSK			 (0x000F0)
#define MCU_PERF_CNTR_CTRL_CNT1_SEL_POS			 (4)
#define MCU_PERF_CNTR_CTRL_CNT0_SEL_MSK			 (0x0000F)
#define MCU_PERF_CNTR_CTRL_CNT0_SEL_POS			 (0)
#define MCU_PERF_CNTR_CNT0						 (BASE_ADDRESS_MCU_PERF_CNTR + 0x04)
#define MCU_PERF_CNTR_CNT0_CNT0_MSK				 (0xFFFFFFFF)
#define MCU_PERF_CNTR_CNT0_CNT0_POS				 (0)
#define MCU_PERF_CNTR_CNT1						 (BASE_ADDRESS_MCU_PERF_CNTR + 0x08)
#define MCU_PERF_CNTR_CNT1_CNT1_MSK				 (0xFFFFFFFF)
#define MCU_PERF_CNTR_CNT1_CNT1_POS				 (0)
#define MCU_PERF_CNTR_M4_PC						 (BASE_ADDRESS_MCU_PERF_CNTR + 0x0C)
#define MCU_PERF_CNTR_M4_PC_M4_PC_MSK			 (0xFFFFFFFF)
#define MCU_PERF_CNTR_M4_PC_M4_PC_POS			 (0)
#define MCU_PERF_CNTR_M4_CUR_PRIO				 (BASE_ADDRESS_MCU_PERF_CNTR + 0x10)
#define MCU_PERF_CNTR_M4_CUR_PRIO_M4_CUR_PRIO_MSK (0x000FF)
#define MCU_PERF_CNTR_M4_CUR_PRIO_M4_CUR_PRIO_POS (0)
#define BASE_ADDRESS_MCU_REGFILE				 0x01560000
#define MCU_REGFILE_ICACHE_CTRL					 (BASE_ADDRESS_MCU_REGFILE + 0x4)
#define MCU_REGFILE_ICACHE_CTRL_ICACHE_INVALIDATE_MSK (0x00001)
#define MCU_REGFILE_ICACHE_CTRL_ICACHE_INVALIDATE_POS (0)
#define MCU_REGFILE_PWR_ON_ACK_SETTING			 (BASE_ADDRESS_MCU_REGFILE + 0x8)
#define MCU_REGFILE_PWR_ON_ACK_SETTING_DIRECT_SETTING_MSK (0x00001)
#define MCU_REGFILE_PWR_ON_ACK_SETTING_DIRECT_SETTING_POS (0)
#define MCU_REGFILE_PWR_ON_ACK_SETTING_SELECT_MSK (0x00002)
#define MCU_REGFILE_PWR_ON_ACK_SETTING_SELECT_POS (1)
#define MCU_REGFILE_HPROT_CFG					 (BASE_ADDRESS_MCU_REGFILE + 0x10)
#define MCU_REGFILE_HPROT_CFG_AHB_SYS2SSX_PROT2_SEL_MSK (0x00008)
#define MCU_REGFILE_HPROT_CFG_AHB_SYS2SSX_PROT2_SEL_POS (3)
#define MCU_REGFILE_HPROT_CFG_AHB_SYS2SSX_PROT2_VAL_MSK (0x00004)
#define MCU_REGFILE_HPROT_CFG_AHB_SYS2SSX_PROT2_VAL_POS (2)
#define MCU_REGFILE_HPROT_CFG_AHB_PROG_PROT2_SEL_MSK (0x00002)
#define MCU_REGFILE_HPROT_CFG_AHB_PROG_PROT2_SEL_POS (1)
#define MCU_REGFILE_HPROT_CFG_AHB_PROG_PROT2_VAL_MSK (0x00001)
#define MCU_REGFILE_HPROT_CFG_AHB_PROG_PROT2_VAL_POS (0)
#define MCU_REGFILE_MCU_SW_RESET_REQ			 (BASE_ADDRESS_MCU_REGFILE + 0x18)
#define MCU_REGFILE_MCU_SW_RESET_REQ_MCU_SW_RESET_REQ_MSK (0x000FF)
#define MCU_REGFILE_MCU_SW_RESET_REQ_MCU_SW_RESET_REQ_POS (0)
#define MCU_REGFILE_MCU_STATUS					 (BASE_ADDRESS_MCU_REGFILE + 0x1C)
#define MCU_REGFILE_MCU_STATUS_MCU_STATUS_RESERVED_MSK (0x08000)
#define MCU_REGFILE_MCU_STATUS_MCU_STATUS_RESERVED_POS (15)
#define MCU_REGFILE_MCU_STATUS_MCU_WD_MSK		 (0x02000)
#define MCU_REGFILE_MCU_STATUS_MCU_WD_POS		 (13)
#define MCU_REGFILE_MCU_STATUS_M4_DEBUG_MODE_MSK (0x00800)
#define MCU_REGFILE_MCU_STATUS_M4_DEBUG_MODE_POS (11)
#define MCU_REGFILE_MCU_STATUS_M4_HALTED_MSK	 (0x00400)
#define MCU_REGFILE_MCU_STATUS_M4_HALTED_POS	 (10)
#define MCU_REGFILE_MCU_STATUS_M4_SYSRSTREQ_MSK	 (0x00200)
#define MCU_REGFILE_MCU_STATUS_M4_SYSRSTREQ_POS	 (9)
#define MCU_REGFILE_MCU_STATUS_M4_LOCKUP_MSK	 (0x00100)
#define MCU_REGFILE_MCU_STATUS_M4_LOCKUP_POS	 (8)
#define MCU_REGFILE_MCU_STATUS_SW_RST_REQ_MSK	 (0x000FF)
#define MCU_REGFILE_MCU_STATUS_SW_RST_REQ_POS	 (0)
#define MCU_REGFILE_MCU_STATUS_MASK_NMI			 (BASE_ADDRESS_MCU_REGFILE + 0x20)
#define MCU_REGFILE_MCU_STATUS_MASK_NMI_MCU_STATUS_MASK_NMI_MSK (0x0FFFF)
#define MCU_REGFILE_MCU_STATUS_MASK_NMI_MCU_STATUS_MASK_NMI_POS (0)
#define MCU_REGFILE_MCU_STATUS_MASK_PMP			 (BASE_ADDRESS_MCU_REGFILE + 0x24)
#define MCU_REGFILE_MCU_STATUS_MASK_PMP_MCU_STATUS_MASK_PMP_MSK (0x0FFFF)
#define MCU_REGFILE_MCU_STATUS_MASK_PMP_MCU_STATUS_MASK_PMP_POS (0)
#define MCU_REGFILE_MCU_DMA_HANDSHAKE			 (BASE_ADDRESS_MCU_REGFILE + 0x38)
#define MCU_REGFILE_MCU_DMA_HANDSHAKE_SELECT_MSK (0x0001C)
#define MCU_REGFILE_MCU_DMA_HANDSHAKE_SELECT_POS (2)
#define MCU_REGFILE_MCU_DMA_HANDSHAKE_CFG_SELECT_MSK (0x00003)
#define MCU_REGFILE_MCU_DMA_HANDSHAKE_CFG_SELECT_POS (0)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_STAT	 (BASE_ADDRESS_MCU_REGFILE + 0x3C)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_STAT_MCU_CLK32K_EDGE_INT_STAT_MSK (0x00001)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_STAT_MCU_CLK32K_EDGE_INT_STAT_POS (0)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_RC		 (BASE_ADDRESS_MCU_REGFILE + 0x40)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_RC_MCU_CLK32K_EDGE_INT_RC_MSK (0x00001)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_RC_MCU_CLK32K_EDGE_INT_RC_POS (0)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_EN		 (BASE_ADDRESS_MCU_REGFILE + 0x44)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_EN_MCU_CLK32K_EDGE_INT_EN_MSK (0x00001)
#define MCU_REGFILE_MCU_CLK32K_EDGE_INT_EN_MCU_CLK32K_EDGE_INT_EN_POS (0)
#define MCU_REGFILE_UART0_WAKEUP_CFG			 (BASE_ADDRESS_MCU_REGFILE + 0x050)
#define MCU_REGFILE_UART0_WAKEUP_CFG_UART_WAKEUP_EN_MSK (0x00001)
#define MCU_REGFILE_UART0_WAKEUP_CFG_UART_WAKEUP_EN_POS (0)
#define MCU_REGFILE_UART0_WAKEUP_STAT			 (BASE_ADDRESS_MCU_REGFILE + 0x054)
#define MCU_REGFILE_UART0_WAKEUP_STAT_UART_WAKEUP_MSK (0x00001)
#define MCU_REGFILE_UART0_WAKEUP_STAT_UART_WAKEUP_POS (0)
#define MCU_REGFILE_UART0_WAKEUP_RC				 (BASE_ADDRESS_MCU_REGFILE + 0x058)
#define MCU_REGFILE_UART0_WAKEUP_RC_UART_WAKEUP_MSK (0x00001)
#define MCU_REGFILE_UART0_WAKEUP_RC_UART_WAKEUP_POS (0)
#define BASE_ADDRESS_MCU_WD						 0x01570000
#define MCU_WD_WD0_CONFIG						 (BASE_ADDRESS_MCU_WD + 0x0000)
#define MCU_WD_WD0_CONFIG_ENABLE_MSK			 (0x00001)
#define MCU_WD_WD0_CONFIG_ENABLE_POS			 (0)
#define MCU_WD_WD0_CONFIG_INT_MASK_MSK			 (0x00010)
#define MCU_WD_WD0_CONFIG_INT_MASK_POS			 (4)
#define MCU_WD_WD0_CONFIG_RST_EN_MSK			 (0x00300)
#define MCU_WD_WD0_CONFIG_RST_EN_POS			 (8)
#define MCU_WD_WD0_CONFIG_LTE_MIPS_EJ_DEBUGM_0_EN_MSK (0x01000)
#define MCU_WD_WD0_CONFIG_LTE_MIPS_EJ_DEBUGM_0_EN_POS (12)
#define MCU_WD_WD0_CONFIG_NET_MIPS_EJ_DEBUGM_0_EN_MSK (0x04000)
#define MCU_WD_WD0_CONFIG_NET_MIPS_EJ_DEBUGM_0_EN_POS (14)
#define MCU_WD_WD0_CONFIG_PHY_MIPS_EJ_DEBUGM_0_EN_MSK (0x40000)
#define MCU_WD_WD0_CONFIG_PHY_MIPS_EJ_DEBUGM_0_EN_POS (18)
#define MCU_WD_WD0_CONFIG_PMP_MIPS_EJ_DEBUGM_0_EN_MSK (0x80000)
#define MCU_WD_WD0_CONFIG_PMP_MIPS_EJ_DEBUGM_0_EN_POS (19)
#define MCU_WD_WD0_CONFIG_MCU_ARM_EJ_DEBUGM_0_EN_MSK (0x100000)
#define MCU_WD_WD0_CONFIG_MCU_ARM_EJ_DEBUGM_0_EN_POS (20)
#define MCU_WD_WD0_CNT_LOAD						 (BASE_ADDRESS_MCU_WD + 0x0004)
#define MCU_WD_WD0_CNT_LOAD_LOAD_VAL_MSK		 (0xFFFFFF00)
#define MCU_WD_WD0_CNT_LOAD_LOAD_VAL_POS		 (8)
#define MCU_WD_WD0_CLEAR_INT					 (BASE_ADDRESS_MCU_WD + 0x0008)
#define MCU_WD_WD0_CLEAR_INT_INT_STAT_MSK		 (0x00001)
#define MCU_WD_WD0_CLEAR_INT_INT_STAT_POS		 (0)
#define MCU_WD_WD0_CLEAR_INT_RST_LEVEL_MSK		 (0x00010)
#define MCU_WD_WD0_CLEAR_INT_RST_LEVEL_POS		 (4)
#define MCU_WD_WD0_STATUS						 (BASE_ADDRESS_MCU_WD + 0x000C)
#define MCU_WD_WD0_STATUS_INT_STAT_MSK			 (0x00001)
#define MCU_WD_WD0_STATUS_INT_STAT_POS			 (0)
#define MCU_WD_WD0_STATUS_RST_LEVEL_MSK			 (0x00010)
#define MCU_WD_WD0_STATUS_RST_LEVEL_POS			 (4)
#define MCU_WD_WD0_CNT_VAL						 (BASE_ADDRESS_MCU_WD + 0x0010)
#define MCU_WD_WD0_CNT_VAL_COUNTER_VAL_MSK		 (0xFFFFFFFF)
#define MCU_WD_WD0_CNT_VAL_COUNTER_VAL_POS		 (0)
#define MCU_WD_WD0_PROTECT						 (BASE_ADDRESS_MCU_WD + 0x0014)
#define MCU_WD_WD0_PROTECT_PROTECT_WORD_MSK		 (0x0FFFF)
#define MCU_WD_WD0_PROTECT_PROTECT_WORD_POS		 (0)
#define BASE_ADDRESS_MCU_GP_TIMER_CTRL			 0x01580000
#define MCU_GP_TIMER_CTRL_GP_TIMER_CTRL			 (BASE_ADDRESS_MCU_GP_TIMER_CTRL + 0x000)
#define MCU_GP_TIMER_CTRL_GP_TIMER_CTRL_GP_TIMER_EN_MSK (0x00001)
#define MCU_GP_TIMER_CTRL_GP_TIMER_CTRL_GP_TIMER_EN_POS (0)
#define MCU_GP_TIMER_CTRL_GP_TIMER_PRESET_VALUE	 (BASE_ADDRESS_MCU_GP_TIMER_CTRL + 0x004)
#define MCU_GP_TIMER_CTRL_GP_TIMER_PRESET_VALUE_GP_TIMER_PRESET_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_CTRL_GP_TIMER_PRESET_VALUE_GP_TIMER_PRESET_VALUE_POS (0)
#define MCU_GP_TIMER_CTRL_GP_TIMER_UPDT_OFFSET	 (BASE_ADDRESS_MCU_GP_TIMER_CTRL + 0x008)
#define MCU_GP_TIMER_CTRL_GP_TIMER_UPDT_OFFSET_GP_TIMER_OFFSET_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_CTRL_GP_TIMER_UPDT_OFFSET_GP_TIMER_OFFSET_VALUE_POS (0)
#define MCU_GP_TIMER_CTRL_GP_TIMER_VALUE		 (BASE_ADDRESS_MCU_GP_TIMER_CTRL + 0x00C)
#define MCU_GP_TIMER_CTRL_GP_TIMER_VALUE_GP_TIMER_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_CTRL_GP_TIMER_VALUE_GP_TIMER_VALUE_POS (0)
#define MCU_GP_TIMER_CTRL_GP_TIMER_INT			 (BASE_ADDRESS_MCU_GP_TIMER_CTRL + 0x010)
#define MCU_GP_TIMER_CTRL_GP_TIMER_INT_GP_TIMER_INT_MSK (0x00001)
#define MCU_GP_TIMER_CTRL_GP_TIMER_INT_GP_TIMER_INT_POS (0)
#define BASE_ADDRESS_MCU_GP_TIMER_INTR_0		 0x01590000
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_EN	 (BASE_ADDRESS_MCU_GP_TIMER_INTR_0 + 0x000)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_EN_GP_TIMER_INTR_EN_MSK (0x00001)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_EN_GP_TIMER_INTR_EN_POS (0)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_SET_VALUE (BASE_ADDRESS_MCU_GP_TIMER_INTR_0 + 0x004)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_SET_VALUE_GP_TIMER_INTR_SET_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_SET_VALUE_GP_TIMER_INTR_SET_VALUE_POS (0)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_SET_OFFSET (BASE_ADDRESS_MCU_GP_TIMER_INTR_0 + 0x008)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_SET_OFFSET_GP_TIMER_INTR_SET_OFFSET_MSK (0x0FFFF)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_SET_OFFSET_GP_TIMER_INTR_SET_OFFSET_POS (0)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_TARGET (BASE_ADDRESS_MCU_GP_TIMER_INTR_0 + 0x00C)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_TARGET_GP_TIMER_INTR_TARGET_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_TARGET_GP_TIMER_INTR_TARGET_POS (0)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_VALUE	 (BASE_ADDRESS_MCU_GP_TIMER_INTR_0 + 0x010)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_VALUE_GP_TIMER_INTR_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_INTR_0_GP_TIMER_INTR_VALUE_GP_TIMER_INTR_VALUE_POS (0)
#define BASE_ADDRESS_MCU_GP_TIMER_INTR_1		 0x015A0000
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_EN	 (BASE_ADDRESS_MCU_GP_TIMER_INTR_1 + 0x000)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_EN_GP_TIMER_INTR_EN_MSK (0x00001)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_EN_GP_TIMER_INTR_EN_POS (0)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_SET_VALUE (BASE_ADDRESS_MCU_GP_TIMER_INTR_1 + 0x004)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_SET_VALUE_GP_TIMER_INTR_SET_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_SET_VALUE_GP_TIMER_INTR_SET_VALUE_POS (0)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_SET_OFFSET (BASE_ADDRESS_MCU_GP_TIMER_INTR_1 + 0x008)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_SET_OFFSET_GP_TIMER_INTR_SET_OFFSET_MSK (0x0FFFF)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_SET_OFFSET_GP_TIMER_INTR_SET_OFFSET_POS (0)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_TARGET (BASE_ADDRESS_MCU_GP_TIMER_INTR_1 + 0x00C)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_TARGET_GP_TIMER_INTR_TARGET_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_TARGET_GP_TIMER_INTR_TARGET_POS (0)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_VALUE	 (BASE_ADDRESS_MCU_GP_TIMER_INTR_1 + 0x010)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_VALUE_GP_TIMER_INTR_VALUE_MSK (0xFFFFFFFF)
#define MCU_GP_TIMER_INTR_1_GP_TIMER_INTR_VALUE_GP_TIMER_INTR_VALUE_POS (0)
#define BASE_ADDRESS_MCU_NCO					 0x015B0000
#define MCU_NCO_MCU_NCO_CFG						 (BASE_ADDRESS_MCU_NCO + 0x00)
#define MCU_NCO_MCU_NCO_CFG_MCU_NCO_RATE_MSK	 (0x0FFFF)
#define MCU_NCO_MCU_NCO_CFG_MCU_NCO_RATE_POS	 (0)
#define MCU_NCO_MCU_NCO_CFG_MCU_NCO_ENABLE_MSK	 (0x10000)
#define MCU_NCO_MCU_NCO_CFG_MCU_NCO_ENABLE_POS	 (16)
#define MCU_NCO_MCU_NCO_WRAP_VALUE				 (BASE_ADDRESS_MCU_NCO + 0x04)
#define MCU_NCO_MCU_NCO_WRAP_VALUE_MCU_NCO_WRAP_VALUE_MSK (0x1FFFF)
#define MCU_NCO_MCU_NCO_WRAP_VALUE_MCU_NCO_WRAP_VALUE_POS (0)
#define MCU_NCO_MCU_NCO_ACC_VALUE				 (BASE_ADDRESS_MCU_NCO + 0x08)
#define MCU_NCO_MCU_NCO_ACC_VALUE_MCU_NCO_ACC_VALUE_MSK (0x0FFFF)
#define MCU_NCO_MCU_NCO_ACC_VALUE_MCU_NCO_ACC_VALUE_POS (0)
#define MCU_NCO_MCU_NCO_ACC_LOAD_VALUE			 (BASE_ADDRESS_MCU_NCO + 0x0c)
#define MCU_NCO_MCU_NCO_ACC_LOAD_VALUE_MCU_NCO_ACC_LOAD_VALUE_MSK (0x0FFFF)
#define MCU_NCO_MCU_NCO_ACC_LOAD_VALUE_MCU_NCO_ACC_LOAD_VALUE_POS (0)
#define BASE_ADDRESS_MCU_SLEEP_TIMERS			 0x015C0000
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL (BASE_ADDRESS_MCU_SLEEP_TIMERS + 0x00)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_HALT_TIMERS_MSK (0x00001)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_HALT_TIMERS_POS (0)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_RECOVER_TIMERS_MSK (0x00002)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_RECOVER_TIMERS_POS (1)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_STALL_TIMERS_MSK (0x00004)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_STALL_TIMERS_POS (2)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_TIMERS_HALT_DONE_MSK (0x00008)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_TIMERS_HALT_DONE_POS (3)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_TIMERS_RECOVER_DONE_MSK (0x00010)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_CTRL_TIMERS_RECOVER_DONE_POS (4)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_MASK_CTRL (BASE_ADDRESS_MCU_SLEEP_TIMERS + 0x04)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_MASK_CTRL_MCU_TIMERS_MASK_MSK (0x00003)
#define MCU_SLEEP_TIMERS_MCU_SLEEP_MODE_TIMERS_MASK_CTRL_MCU_TIMERS_MASK_POS (0)
#define BASE_ADDRESS_MCU_SHADOW_32K_TIMER_CTRL	 0x015D0000
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_CTRL (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_CTRL + 0x000)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_EN_MSK (0x00001)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_EN_POS (0)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_PRESET_VALUE (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_CTRL + 0x004)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_PRESET_VALUE_SHADOW_32K_TIMER_PRESET_VALUE_MSK (0xFFFFFFFF)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_PRESET_VALUE_SHADOW_32K_TIMER_PRESET_VALUE_POS (0)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_UPDT_OFFSET (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_CTRL + 0x008)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_UPDT_OFFSET_SHADOW_32K_TIMER_OFFSET_VALUE_MSK (0xFFFFFFFF)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_UPDT_OFFSET_SHADOW_32K_TIMER_OFFSET_VALUE_POS (0)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_VALUE (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_CTRL + 0x00C)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_VALUE_SHADOW_32K_TIMER_VALUE_MSK (0xFFFFFFFF)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_VALUE_SHADOW_32K_TIMER_VALUE_POS (0)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_INT (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_CTRL + 0x010)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_INT_SHADOW_32K_TIMER_INT_MSK (0x00001)
#define MCU_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_INT_SHADOW_32K_TIMER_INT_POS (0)
#define BASE_ADDRESS_MCU_SHADOW_32K_TIMER_INTR	 0x015E0000
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_EN (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_INTR + 0x000)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_EN_SHADOW_32K_TIMER_INTR_EN_MSK (0x00001)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_EN_SHADOW_32K_TIMER_INTR_EN_POS (0)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_VALUE (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_INTR + 0x004)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_VALUE_SHADOW_32K_TIMER_INTR_SET_VALUE_MSK (0xFFFFFFFF)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_VALUE_SHADOW_32K_TIMER_INTR_SET_VALUE_POS (0)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_OFFSET (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_INTR + 0x008)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_OFFSET_SHADOW_32K_TIMER_INTR_SET_OFFSET_MSK (0x0FFFF)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_OFFSET_SHADOW_32K_TIMER_INTR_SET_OFFSET_POS (0)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_TARGET (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_INTR + 0x00C)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_TARGET_SHADOW_32K_TIMER_INTR_TARGET_MSK (0xFFFFFFFF)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_TARGET_SHADOW_32K_TIMER_INTR_TARGET_POS (0)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_VALUE (BASE_ADDRESS_MCU_SHADOW_32K_TIMER_INTR + 0x010)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_VALUE_SHADOW_32K_TIMER_INTR_VALUE_MSK (0xFFFFFFFF)
#define MCU_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_VALUE_SHADOW_32K_TIMER_INTR_VALUE_POS (0)
#define BASE_ADDRESS_MCU_GPIO_0					 0x01600000
#define MCU_GPIO_0_DATA							 (BASE_ADDRESS_MCU_GPIO_0 + 0x3FC)
#define MCU_GPIO_0_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_0_DATA_DATA_POS				 (0)
#define MCU_GPIO_0_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_0 + 0x400)
#define MCU_GPIO_0_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_0_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_0_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_0 + 0x404)
#define MCU_GPIO_0_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_0_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_0_DIR							 (BASE_ADDRESS_MCU_GPIO_0 + 0x408)
#define MCU_GPIO_0_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_0_DIR_DIR_POS					 (0)
#define MCU_GPIO_0_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_0 + 0x40C)
#define MCU_GPIO_0_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_0_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_0_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_0 + 0x410)
#define MCU_GPIO_0_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_0_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_0_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_0 + 0x414)
#define MCU_GPIO_0_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_0_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_0_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_0 + 0x418)
#define MCU_GPIO_0_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_0_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_0_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_0 + 0x41C)
#define MCU_GPIO_0_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_0_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_0_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_0 + 0x420)
#define MCU_GPIO_0_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_0_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_0_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_0 + 0x424)
#define MCU_GPIO_0_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_0_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_0_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_0 + 0x428)
#define MCU_GPIO_0_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_0_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_0_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_0 + 0x42C)
#define MCU_GPIO_0_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_0_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_0_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_0 + 0x430)
#define MCU_GPIO_0_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_0_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_0_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_0 + 0x434)
#define MCU_GPIO_0_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_0_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_0_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_0 + 0x438)
#define MCU_GPIO_0_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_0_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_0_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_0 + 0x43C)
#define MCU_GPIO_0_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_0_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_0_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_0 + 0x440)
#define MCU_GPIO_0_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_0_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_0_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_0 + 0x444)
#define MCU_GPIO_0_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_0_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_0_DISABLE						 (BASE_ADDRESS_MCU_GPIO_0 + 0x448)
#define MCU_GPIO_0_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_0_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_0_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_0 + 0x44C)
#define MCU_GPIO_0_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_0_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_0_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_0 + 0x450)
#define MCU_GPIO_0_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_0_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_0_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_0 + 0x454)
#define MCU_GPIO_0_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_0_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_0_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_0 + 0x458)
#define MCU_GPIO_0_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_0_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_0_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_0 + 0x45C)
#define MCU_GPIO_0_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_0_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_0_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_0 + 0x460)
#define MCU_GPIO_0_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_0_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_0_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_0 + 0x464)
#define MCU_GPIO_0_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_0_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_1					 0x01610000
#define MCU_GPIO_1_DATA							 (BASE_ADDRESS_MCU_GPIO_1 + 0x3FC)
#define MCU_GPIO_1_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_1_DATA_DATA_POS				 (0)
#define MCU_GPIO_1_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_1 + 0x400)
#define MCU_GPIO_1_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_1_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_1_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_1 + 0x404)
#define MCU_GPIO_1_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_1_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_1_DIR							 (BASE_ADDRESS_MCU_GPIO_1 + 0x408)
#define MCU_GPIO_1_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_1_DIR_DIR_POS					 (0)
#define MCU_GPIO_1_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_1 + 0x40C)
#define MCU_GPIO_1_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_1_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_1_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_1 + 0x410)
#define MCU_GPIO_1_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_1_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_1_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_1 + 0x414)
#define MCU_GPIO_1_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_1_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_1_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_1 + 0x418)
#define MCU_GPIO_1_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_1_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_1_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_1 + 0x41C)
#define MCU_GPIO_1_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_1_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_1_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_1 + 0x420)
#define MCU_GPIO_1_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_1_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_1_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_1 + 0x424)
#define MCU_GPIO_1_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_1_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_1_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_1 + 0x428)
#define MCU_GPIO_1_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_1_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_1_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_1 + 0x42C)
#define MCU_GPIO_1_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_1_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_1_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_1 + 0x430)
#define MCU_GPIO_1_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_1_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_1_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_1 + 0x434)
#define MCU_GPIO_1_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_1_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_1_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_1 + 0x438)
#define MCU_GPIO_1_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_1_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_1_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_1 + 0x43C)
#define MCU_GPIO_1_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_1_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_1_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_1 + 0x440)
#define MCU_GPIO_1_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_1_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_1_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_1 + 0x444)
#define MCU_GPIO_1_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_1_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_1_DISABLE						 (BASE_ADDRESS_MCU_GPIO_1 + 0x448)
#define MCU_GPIO_1_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_1_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_1_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_1 + 0x44C)
#define MCU_GPIO_1_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_1_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_1_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_1 + 0x450)
#define MCU_GPIO_1_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_1_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_1_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_1 + 0x454)
#define MCU_GPIO_1_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_1_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_1_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_1 + 0x458)
#define MCU_GPIO_1_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_1_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_1_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_1 + 0x45C)
#define MCU_GPIO_1_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_1_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_1_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_1 + 0x460)
#define MCU_GPIO_1_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_1_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_1_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_1 + 0x464)
#define MCU_GPIO_1_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_1_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_2					 0x01620000
#define MCU_GPIO_2_DATA							 (BASE_ADDRESS_MCU_GPIO_2 + 0x3FC)
#define MCU_GPIO_2_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_2_DATA_DATA_POS				 (0)
#define MCU_GPIO_2_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_2 + 0x400)
#define MCU_GPIO_2_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_2_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_2_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_2 + 0x404)
#define MCU_GPIO_2_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_2_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_2_DIR							 (BASE_ADDRESS_MCU_GPIO_2 + 0x408)
#define MCU_GPIO_2_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_2_DIR_DIR_POS					 (0)
#define MCU_GPIO_2_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_2 + 0x40C)
#define MCU_GPIO_2_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_2_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_2_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_2 + 0x410)
#define MCU_GPIO_2_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_2_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_2_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_2 + 0x414)
#define MCU_GPIO_2_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_2_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_2_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_2 + 0x418)
#define MCU_GPIO_2_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_2_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_2_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_2 + 0x41C)
#define MCU_GPIO_2_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_2_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_2_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_2 + 0x420)
#define MCU_GPIO_2_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_2_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_2_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_2 + 0x424)
#define MCU_GPIO_2_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_2_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_2_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_2 + 0x428)
#define MCU_GPIO_2_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_2_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_2_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_2 + 0x42C)
#define MCU_GPIO_2_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_2_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_2_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_2 + 0x430)
#define MCU_GPIO_2_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_2_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_2_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_2 + 0x434)
#define MCU_GPIO_2_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_2_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_2_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_2 + 0x438)
#define MCU_GPIO_2_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_2_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_2_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_2 + 0x43C)
#define MCU_GPIO_2_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_2_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_2_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_2 + 0x440)
#define MCU_GPIO_2_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_2_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_2_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_2 + 0x444)
#define MCU_GPIO_2_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_2_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_2_DISABLE						 (BASE_ADDRESS_MCU_GPIO_2 + 0x448)
#define MCU_GPIO_2_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_2_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_2_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_2 + 0x44C)
#define MCU_GPIO_2_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_2_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_2_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_2 + 0x450)
#define MCU_GPIO_2_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_2_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_2_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_2 + 0x454)
#define MCU_GPIO_2_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_2_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_2_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_2 + 0x458)
#define MCU_GPIO_2_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_2_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_2_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_2 + 0x45C)
#define MCU_GPIO_2_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_2_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_2_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_2 + 0x460)
#define MCU_GPIO_2_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_2_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_2_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_2 + 0x464)
#define MCU_GPIO_2_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_2_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_3					 0x01630000
#define MCU_GPIO_3_DATA							 (BASE_ADDRESS_MCU_GPIO_3 + 0x3FC)
#define MCU_GPIO_3_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_3_DATA_DATA_POS				 (0)
#define MCU_GPIO_3_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_3 + 0x400)
#define MCU_GPIO_3_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_3_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_3_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_3 + 0x404)
#define MCU_GPIO_3_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_3_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_3_DIR							 (BASE_ADDRESS_MCU_GPIO_3 + 0x408)
#define MCU_GPIO_3_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_3_DIR_DIR_POS					 (0)
#define MCU_GPIO_3_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_3 + 0x40C)
#define MCU_GPIO_3_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_3_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_3_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_3 + 0x410)
#define MCU_GPIO_3_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_3_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_3_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_3 + 0x414)
#define MCU_GPIO_3_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_3_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_3_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_3 + 0x418)
#define MCU_GPIO_3_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_3_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_3_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_3 + 0x41C)
#define MCU_GPIO_3_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_3_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_3_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_3 + 0x420)
#define MCU_GPIO_3_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_3_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_3_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_3 + 0x424)
#define MCU_GPIO_3_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_3_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_3_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_3 + 0x428)
#define MCU_GPIO_3_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_3_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_3_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_3 + 0x42C)
#define MCU_GPIO_3_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_3_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_3_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_3 + 0x430)
#define MCU_GPIO_3_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_3_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_3_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_3 + 0x434)
#define MCU_GPIO_3_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_3_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_3_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_3 + 0x438)
#define MCU_GPIO_3_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_3_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_3_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_3 + 0x43C)
#define MCU_GPIO_3_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_3_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_3_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_3 + 0x440)
#define MCU_GPIO_3_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_3_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_3_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_3 + 0x444)
#define MCU_GPIO_3_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_3_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_3_DISABLE						 (BASE_ADDRESS_MCU_GPIO_3 + 0x448)
#define MCU_GPIO_3_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_3_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_3_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_3 + 0x44C)
#define MCU_GPIO_3_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_3_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_3_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_3 + 0x450)
#define MCU_GPIO_3_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_3_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_3_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_3 + 0x454)
#define MCU_GPIO_3_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_3_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_3_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_3 + 0x458)
#define MCU_GPIO_3_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_3_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_3_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_3 + 0x45C)
#define MCU_GPIO_3_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_3_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_3_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_3 + 0x460)
#define MCU_GPIO_3_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_3_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_3_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_3 + 0x464)
#define MCU_GPIO_3_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_3_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_4					 0x01640000
#define MCU_GPIO_4_DATA							 (BASE_ADDRESS_MCU_GPIO_4 + 0x3FC)
#define MCU_GPIO_4_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_4_DATA_DATA_POS				 (0)
#define MCU_GPIO_4_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_4 + 0x400)
#define MCU_GPIO_4_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_4_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_4_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_4 + 0x404)
#define MCU_GPIO_4_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_4_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_4_DIR							 (BASE_ADDRESS_MCU_GPIO_4 + 0x408)
#define MCU_GPIO_4_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_4_DIR_DIR_POS					 (0)
#define MCU_GPIO_4_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_4 + 0x40C)
#define MCU_GPIO_4_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_4_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_4_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_4 + 0x410)
#define MCU_GPIO_4_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_4_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_4_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_4 + 0x414)
#define MCU_GPIO_4_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_4_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_4_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_4 + 0x418)
#define MCU_GPIO_4_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_4_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_4_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_4 + 0x41C)
#define MCU_GPIO_4_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_4_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_4_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_4 + 0x420)
#define MCU_GPIO_4_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_4_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_4_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_4 + 0x424)
#define MCU_GPIO_4_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_4_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_4_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_4 + 0x428)
#define MCU_GPIO_4_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_4_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_4_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_4 + 0x42C)
#define MCU_GPIO_4_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_4_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_4_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_4 + 0x430)
#define MCU_GPIO_4_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_4_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_4_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_4 + 0x434)
#define MCU_GPIO_4_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_4_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_4_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_4 + 0x438)
#define MCU_GPIO_4_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_4_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_4_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_4 + 0x43C)
#define MCU_GPIO_4_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_4_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_4_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_4 + 0x440)
#define MCU_GPIO_4_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_4_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_4_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_4 + 0x444)
#define MCU_GPIO_4_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_4_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_4_DISABLE						 (BASE_ADDRESS_MCU_GPIO_4 + 0x448)
#define MCU_GPIO_4_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_4_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_4_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_4 + 0x44C)
#define MCU_GPIO_4_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_4_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_4_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_4 + 0x450)
#define MCU_GPIO_4_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_4_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_4_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_4 + 0x454)
#define MCU_GPIO_4_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_4_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_4_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_4 + 0x458)
#define MCU_GPIO_4_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_4_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_4_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_4 + 0x45C)
#define MCU_GPIO_4_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_4_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_4_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_4 + 0x460)
#define MCU_GPIO_4_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_4_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_4_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_4 + 0x464)
#define MCU_GPIO_4_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_4_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_5					 0x01650000
#define MCU_GPIO_5_DATA							 (BASE_ADDRESS_MCU_GPIO_5 + 0x3FC)
#define MCU_GPIO_5_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_5_DATA_DATA_POS				 (0)
#define MCU_GPIO_5_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_5 + 0x400)
#define MCU_GPIO_5_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_5_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_5_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_5 + 0x404)
#define MCU_GPIO_5_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_5_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_5_DIR							 (BASE_ADDRESS_MCU_GPIO_5 + 0x408)
#define MCU_GPIO_5_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_5_DIR_DIR_POS					 (0)
#define MCU_GPIO_5_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_5 + 0x40C)
#define MCU_GPIO_5_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_5_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_5_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_5 + 0x410)
#define MCU_GPIO_5_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_5_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_5_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_5 + 0x414)
#define MCU_GPIO_5_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_5_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_5_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_5 + 0x418)
#define MCU_GPIO_5_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_5_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_5_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_5 + 0x41C)
#define MCU_GPIO_5_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_5_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_5_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_5 + 0x420)
#define MCU_GPIO_5_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_5_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_5_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_5 + 0x424)
#define MCU_GPIO_5_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_5_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_5_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_5 + 0x428)
#define MCU_GPIO_5_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_5_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_5_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_5 + 0x42C)
#define MCU_GPIO_5_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_5_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_5_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_5 + 0x430)
#define MCU_GPIO_5_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_5_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_5_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_5 + 0x434)
#define MCU_GPIO_5_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_5_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_5_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_5 + 0x438)
#define MCU_GPIO_5_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_5_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_5_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_5 + 0x43C)
#define MCU_GPIO_5_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_5_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_5_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_5 + 0x440)
#define MCU_GPIO_5_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_5_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_5_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_5 + 0x444)
#define MCU_GPIO_5_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_5_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_5_DISABLE						 (BASE_ADDRESS_MCU_GPIO_5 + 0x448)
#define MCU_GPIO_5_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_5_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_5_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_5 + 0x44C)
#define MCU_GPIO_5_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_5_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_5_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_5 + 0x450)
#define MCU_GPIO_5_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_5_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_5_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_5 + 0x454)
#define MCU_GPIO_5_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_5_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_5_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_5 + 0x458)
#define MCU_GPIO_5_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_5_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_5_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_5 + 0x45C)
#define MCU_GPIO_5_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_5_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_5_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_5 + 0x460)
#define MCU_GPIO_5_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_5_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_5_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_5 + 0x464)
#define MCU_GPIO_5_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_5_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_6					 0x01660000
#define MCU_GPIO_6_DATA							 (BASE_ADDRESS_MCU_GPIO_6 + 0x3FC)
#define MCU_GPIO_6_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_6_DATA_DATA_POS				 (0)
#define MCU_GPIO_6_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_6 + 0x400)
#define MCU_GPIO_6_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_6_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_6_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_6 + 0x404)
#define MCU_GPIO_6_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_6_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_6_DIR							 (BASE_ADDRESS_MCU_GPIO_6 + 0x408)
#define MCU_GPIO_6_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_6_DIR_DIR_POS					 (0)
#define MCU_GPIO_6_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_6 + 0x40C)
#define MCU_GPIO_6_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_6_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_6_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_6 + 0x410)
#define MCU_GPIO_6_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_6_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_6_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_6 + 0x414)
#define MCU_GPIO_6_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_6_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_6_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_6 + 0x418)
#define MCU_GPIO_6_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_6_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_6_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_6 + 0x41C)
#define MCU_GPIO_6_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_6_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_6_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_6 + 0x420)
#define MCU_GPIO_6_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_6_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_6_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_6 + 0x424)
#define MCU_GPIO_6_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_6_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_6_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_6 + 0x428)
#define MCU_GPIO_6_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_6_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_6_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_6 + 0x42C)
#define MCU_GPIO_6_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_6_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_6_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_6 + 0x430)
#define MCU_GPIO_6_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_6_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_6_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_6 + 0x434)
#define MCU_GPIO_6_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_6_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_6_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_6 + 0x438)
#define MCU_GPIO_6_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_6_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_6_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_6 + 0x43C)
#define MCU_GPIO_6_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_6_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_6_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_6 + 0x440)
#define MCU_GPIO_6_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_6_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_6_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_6 + 0x444)
#define MCU_GPIO_6_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_6_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_6_DISABLE						 (BASE_ADDRESS_MCU_GPIO_6 + 0x448)
#define MCU_GPIO_6_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_6_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_6_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_6 + 0x44C)
#define MCU_GPIO_6_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_6_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_6_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_6 + 0x450)
#define MCU_GPIO_6_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_6_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_6_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_6 + 0x454)
#define MCU_GPIO_6_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_6_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_6_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_6 + 0x458)
#define MCU_GPIO_6_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_6_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_6_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_6 + 0x45C)
#define MCU_GPIO_6_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_6_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_6_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_6 + 0x460)
#define MCU_GPIO_6_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_6_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_6_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_6 + 0x464)
#define MCU_GPIO_6_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_6_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_7					 0x01670000
#define MCU_GPIO_7_DATA							 (BASE_ADDRESS_MCU_GPIO_7 + 0x3FC)
#define MCU_GPIO_7_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_7_DATA_DATA_POS				 (0)
#define MCU_GPIO_7_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_7 + 0x400)
#define MCU_GPIO_7_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_7_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_7_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_7 + 0x404)
#define MCU_GPIO_7_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_7_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_7_DIR							 (BASE_ADDRESS_MCU_GPIO_7 + 0x408)
#define MCU_GPIO_7_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_7_DIR_DIR_POS					 (0)
#define MCU_GPIO_7_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_7 + 0x40C)
#define MCU_GPIO_7_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_7_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_7_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_7 + 0x410)
#define MCU_GPIO_7_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_7_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_7_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_7 + 0x414)
#define MCU_GPIO_7_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_7_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_7_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_7 + 0x418)
#define MCU_GPIO_7_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_7_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_7_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_7 + 0x41C)
#define MCU_GPIO_7_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_7_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_7_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_7 + 0x420)
#define MCU_GPIO_7_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_7_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_7_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_7 + 0x424)
#define MCU_GPIO_7_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_7_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_7_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_7 + 0x428)
#define MCU_GPIO_7_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_7_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_7_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_7 + 0x42C)
#define MCU_GPIO_7_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_7_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_7_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_7 + 0x430)
#define MCU_GPIO_7_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_7_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_7_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_7 + 0x434)
#define MCU_GPIO_7_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_7_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_7_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_7 + 0x438)
#define MCU_GPIO_7_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_7_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_7_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_7 + 0x43C)
#define MCU_GPIO_7_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_7_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_7_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_7 + 0x440)
#define MCU_GPIO_7_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_7_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_7_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_7 + 0x444)
#define MCU_GPIO_7_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_7_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_7_DISABLE						 (BASE_ADDRESS_MCU_GPIO_7 + 0x448)
#define MCU_GPIO_7_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_7_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_7_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_7 + 0x44C)
#define MCU_GPIO_7_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_7_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_7_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_7 + 0x450)
#define MCU_GPIO_7_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_7_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_7_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_7 + 0x454)
#define MCU_GPIO_7_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_7_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_7_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_7 + 0x458)
#define MCU_GPIO_7_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_7_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_7_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_7 + 0x45C)
#define MCU_GPIO_7_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_7_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_7_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_7 + 0x460)
#define MCU_GPIO_7_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_7_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_7_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_7 + 0x464)
#define MCU_GPIO_7_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_7_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_8					 0x01680000
#define MCU_GPIO_8_DATA							 (BASE_ADDRESS_MCU_GPIO_8 + 0x3FC)
#define MCU_GPIO_8_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_8_DATA_DATA_POS				 (0)
#define MCU_GPIO_8_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_8 + 0x400)
#define MCU_GPIO_8_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_8_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_8_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_8 + 0x404)
#define MCU_GPIO_8_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_8_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_8_DIR							 (BASE_ADDRESS_MCU_GPIO_8 + 0x408)
#define MCU_GPIO_8_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_8_DIR_DIR_POS					 (0)
#define MCU_GPIO_8_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_8 + 0x40C)
#define MCU_GPIO_8_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_8_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_8_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_8 + 0x410)
#define MCU_GPIO_8_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_8_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_8_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_8 + 0x414)
#define MCU_GPIO_8_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_8_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_8_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_8 + 0x418)
#define MCU_GPIO_8_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_8_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_8_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_8 + 0x41C)
#define MCU_GPIO_8_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_8_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_8_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_8 + 0x420)
#define MCU_GPIO_8_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_8_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_8_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_8 + 0x424)
#define MCU_GPIO_8_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_8_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_8_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_8 + 0x428)
#define MCU_GPIO_8_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_8_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_8_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_8 + 0x42C)
#define MCU_GPIO_8_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_8_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_8_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_8 + 0x430)
#define MCU_GPIO_8_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_8_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_8_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_8 + 0x434)
#define MCU_GPIO_8_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_8_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_8_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_8 + 0x438)
#define MCU_GPIO_8_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_8_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_8_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_8 + 0x43C)
#define MCU_GPIO_8_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_8_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_8_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_8 + 0x440)
#define MCU_GPIO_8_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_8_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_8_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_8 + 0x444)
#define MCU_GPIO_8_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_8_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_8_DISABLE						 (BASE_ADDRESS_MCU_GPIO_8 + 0x448)
#define MCU_GPIO_8_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_8_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_8_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_8 + 0x44C)
#define MCU_GPIO_8_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_8_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_8_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_8 + 0x450)
#define MCU_GPIO_8_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_8_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_8_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_8 + 0x454)
#define MCU_GPIO_8_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_8_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_8_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_8 + 0x458)
#define MCU_GPIO_8_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_8_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_8_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_8 + 0x45C)
#define MCU_GPIO_8_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_8_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_8_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_8 + 0x460)
#define MCU_GPIO_8_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_8_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_8_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_8 + 0x464)
#define MCU_GPIO_8_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_8_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_GPIO_9					 0x01690000
#define MCU_GPIO_9_DATA							 (BASE_ADDRESS_MCU_GPIO_9 + 0x3FC)
#define MCU_GPIO_9_DATA_DATA_MSK				 (0x000FF)
#define MCU_GPIO_9_DATA_DATA_POS				 (0)
#define MCU_GPIO_9_DIR_SET						 (BASE_ADDRESS_MCU_GPIO_9 + 0x400)
#define MCU_GPIO_9_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define MCU_GPIO_9_DIR_SET_DIR_SET_POS			 (0)
#define MCU_GPIO_9_DIR_CLR						 (BASE_ADDRESS_MCU_GPIO_9 + 0x404)
#define MCU_GPIO_9_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define MCU_GPIO_9_DIR_CLR_DIR_CLR_POS			 (0)
#define MCU_GPIO_9_DIR							 (BASE_ADDRESS_MCU_GPIO_9 + 0x408)
#define MCU_GPIO_9_DIR_DIR_MSK					 (0x000FF)
#define MCU_GPIO_9_DIR_DIR_POS					 (0)
#define MCU_GPIO_9_INT_SENSE_SET				 (BASE_ADDRESS_MCU_GPIO_9 + 0x40C)
#define MCU_GPIO_9_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define MCU_GPIO_9_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define MCU_GPIO_9_INT_SENSE_CLR				 (BASE_ADDRESS_MCU_GPIO_9 + 0x410)
#define MCU_GPIO_9_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define MCU_GPIO_9_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define MCU_GPIO_9_INT_SENSE					 (BASE_ADDRESS_MCU_GPIO_9 + 0x414)
#define MCU_GPIO_9_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define MCU_GPIO_9_INT_SENSE_INT_SENSE_POS		 (0)
#define MCU_GPIO_9_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_MCU_GPIO_9 + 0x418)
#define MCU_GPIO_9_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define MCU_GPIO_9_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define MCU_GPIO_9_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_MCU_GPIO_9 + 0x41C)
#define MCU_GPIO_9_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define MCU_GPIO_9_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define MCU_GPIO_9_INT_BOTH_EDGES				 (BASE_ADDRESS_MCU_GPIO_9 + 0x420)
#define MCU_GPIO_9_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define MCU_GPIO_9_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define MCU_GPIO_9_INT_EVENT_SET				 (BASE_ADDRESS_MCU_GPIO_9 + 0x424)
#define MCU_GPIO_9_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define MCU_GPIO_9_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define MCU_GPIO_9_INT_EVENT_CLR				 (BASE_ADDRESS_MCU_GPIO_9 + 0x428)
#define MCU_GPIO_9_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define MCU_GPIO_9_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define MCU_GPIO_9_INT_EVENT					 (BASE_ADDRESS_MCU_GPIO_9 + 0x42C)
#define MCU_GPIO_9_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define MCU_GPIO_9_INT_EVENT_INT_EVENT_POS		 (0)
#define MCU_GPIO_9_INT_MASK_SET					 (BASE_ADDRESS_MCU_GPIO_9 + 0x430)
#define MCU_GPIO_9_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define MCU_GPIO_9_INT_MASK_SET_INT_MASK_SET_POS (0)
#define MCU_GPIO_9_INT_MASK_CLR					 (BASE_ADDRESS_MCU_GPIO_9 + 0x434)
#define MCU_GPIO_9_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define MCU_GPIO_9_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define MCU_GPIO_9_INT_MASK						 (BASE_ADDRESS_MCU_GPIO_9 + 0x438)
#define MCU_GPIO_9_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define MCU_GPIO_9_INT_MASK_INT_MASK_POS		 (0)
#define MCU_GPIO_9_INT_STATUS					 (BASE_ADDRESS_MCU_GPIO_9 + 0x43C)
#define MCU_GPIO_9_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define MCU_GPIO_9_INT_STATUS_INT_STATUS_POS	 (0)
#define MCU_GPIO_9_INT_MASKED_STATUS			 (BASE_ADDRESS_MCU_GPIO_9 + 0x440)
#define MCU_GPIO_9_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define MCU_GPIO_9_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define MCU_GPIO_9_INT_CLR						 (BASE_ADDRESS_MCU_GPIO_9 + 0x444)
#define MCU_GPIO_9_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define MCU_GPIO_9_INT_CLR_INT_CLR_POS			 (0)
#define MCU_GPIO_9_DISABLE						 (BASE_ADDRESS_MCU_GPIO_9 + 0x448)
#define MCU_GPIO_9_DISABLE_DISABLE_MSK			 (0x00001)
#define MCU_GPIO_9_DISABLE_DISABLE_POS			 (0)
#define MCU_GPIO_9_DATA_FOR_OUTPUT				 (BASE_ADDRESS_MCU_GPIO_9 + 0x44C)
#define MCU_GPIO_9_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define MCU_GPIO_9_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define MCU_GPIO_9_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_MCU_GPIO_9 + 0x450)
#define MCU_GPIO_9_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define MCU_GPIO_9_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define MCU_GPIO_9_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_MCU_GPIO_9 + 0x454)
#define MCU_GPIO_9_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define MCU_GPIO_9_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define MCU_GPIO_9_INT_TICK_TYPE0				 (BASE_ADDRESS_MCU_GPIO_9 + 0x458)
#define MCU_GPIO_9_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define MCU_GPIO_9_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define MCU_GPIO_9_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_MCU_GPIO_9 + 0x45C)
#define MCU_GPIO_9_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define MCU_GPIO_9_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define MCU_GPIO_9_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_MCU_GPIO_9 + 0x460)
#define MCU_GPIO_9_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define MCU_GPIO_9_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define MCU_GPIO_9_INT_TICK_TYPE1				 (BASE_ADDRESS_MCU_GPIO_9 + 0x464)
#define MCU_GPIO_9_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define MCU_GPIO_9_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_MCU_CC_PWM0				 0x016A0000
#define MCU_CC_PWM0_CC_PWM0_CONF_DONE			 (BASE_ADDRESS_MCU_CC_PWM0 + 0x00)
#define MCU_CC_PWM0_CC_PWM0_CONF_DONE_CC_PWM_CONF_DONE_MSK (0x00001)
#define MCU_CC_PWM0_CC_PWM0_CONF_DONE_CC_PWM_CONF_DONE_POS (0)
#define MCU_CC_PWM0_CC_PWM0_CONF_DONE_CC_PWM_FORCE_STOP_MSK (0x00002)
#define MCU_CC_PWM0_CC_PWM0_CONF_DONE_CC_PWM_FORCE_STOP_POS (1)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF			 (BASE_ADDRESS_MCU_CC_PWM0 + 0x10)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_DIRECTION_MSK (0x00001)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_DIRECTION_POS (0)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_INTERRUPT_ENABLE_MSK (0x00004)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_INTERRUPT_ENABLE_POS (2)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_ENABLE_MSK (0x00008)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_ENABLE_POS (3)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_HW_HALT_MASK_MSK (0x00010)
#define MCU_CC_PWM0_CC_PWM_TIMER_CONF_TIMER_HW_HALT_MASK_POS (4)
#define MCU_CC_PWM0_CC_PWM_TIMER_PRESCALAR_MAX	 (BASE_ADDRESS_MCU_CC_PWM0 + 0x14)
#define MCU_CC_PWM0_CC_PWM_TIMER_PRESCALAR_MAX_TIMER_PRESCALAR_MAX_MSK (0x0FFFF)
#define MCU_CC_PWM0_CC_PWM_TIMER_PRESCALAR_MAX_TIMER_PRESCALAR_MAX_POS (0)
#define MCU_CC_PWM0_CC_PWM_TIMER_NCO_STEP		 (BASE_ADDRESS_MCU_CC_PWM0 + 0x18)
#define MCU_CC_PWM0_CC_PWM_TIMER_NCO_STEP_TIMER_NCO_STEP_MSK (0x0FFFF)
#define MCU_CC_PWM0_CC_PWM_TIMER_NCO_STEP_TIMER_NCO_STEP_POS (0)
#define MCU_CC_PWM0_CC_PWM_TIMER_NCO_MAX		 (BASE_ADDRESS_MCU_CC_PWM0 + 0x1c)
#define MCU_CC_PWM0_CC_PWM_TIMER_NCO_MAX_TIMER_NCO_MAX_MSK (0x0FFFF)
#define MCU_CC_PWM0_CC_PWM_TIMER_NCO_MAX_TIMER_NCO_MAX_POS (0)
#define MCU_CC_PWM0_CC_PWM_TIMER_VAL			 (BASE_ADDRESS_MCU_CC_PWM0 + 0x20)
#define MCU_CC_PWM0_CC_PWM_TIMER_VAL_CC_PWM_TIMER_VAL_MSK (0xFFFFFFFF)
#define MCU_CC_PWM0_CC_PWM_TIMER_VAL_CC_PWM_TIMER_VAL_POS (0)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF			 (BASE_ADDRESS_MCU_CC_PWM0 + 0x24)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_ENABLE_MSK (0x00001)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_ENABLE_POS (0)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_START_VAL_MSK (0x00020)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_START_VAL_POS (5)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_STOP_VAL_MSK (0x000C0)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_STOP_VAL_POS (6)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_BYPASS_MSK (0x00200)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_BYPASS_POS (9)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_INT0_EN_MSK (0x00400)
#define MCU_CC_PWM0_CC_PWM_COMPARE_CONF_COMP_INT0_EN_POS (10)
#define MCU_CC_PWM0_CC_PWM_COMPARE_REFVAL0		 (BASE_ADDRESS_MCU_CC_PWM0 + 0x28)
#define MCU_CC_PWM0_CC_PWM_COMPARE_REFVAL0_COMP_REFVAL0_MSK (0x0FFFF)
#define MCU_CC_PWM0_CC_PWM_COMPARE_REFVAL0_COMP_REFVAL0_POS (0)
#define MCU_CC_PWM0_CC_PWM_INT_MASK				 (BASE_ADDRESS_MCU_CC_PWM0 + 0x2C)
#define MCU_CC_PWM0_CC_PWM_INT_MASK_CC_PWM_TIMER_INT_MASK_MSK (0x00001)
#define MCU_CC_PWM0_CC_PWM_INT_MASK_CC_PWM_TIMER_INT_MASK_POS (0)
#define MCU_CC_PWM0_CC_PWM_INT_MASK_CC_PWM_COMPARE_INT0_MASK_MSK (0x00002)
#define MCU_CC_PWM0_CC_PWM_INT_MASK_CC_PWM_COMPARE_INT0_MASK_POS (1)
#define MCU_CC_PWM0_CC_PWM_INT_STATUS			 (BASE_ADDRESS_MCU_CC_PWM0 + 0x30)
#define MCU_CC_PWM0_CC_PWM_INT_STATUS_CC_PWM_TIMER_INT_MSK (0x00001)
#define MCU_CC_PWM0_CC_PWM_INT_STATUS_CC_PWM_TIMER_INT_POS (0)
#define MCU_CC_PWM0_CC_PWM_INT_STATUS_CC_PWM_COMPARE_INT0_MSK (0x00002)
#define MCU_CC_PWM0_CC_PWM_INT_STATUS_CC_PWM_COMPARE_INT0_POS (1)
#define MCU_CC_PWM0_CC_PWM0_INT_STATUS_RC		 (BASE_ADDRESS_MCU_CC_PWM0 + 0x34)
#define MCU_CC_PWM0_CC_PWM0_INT_STATUS_RC_CC_PWM_TIMER_INT_MSK (0x00001)
#define MCU_CC_PWM0_CC_PWM0_INT_STATUS_RC_CC_PWM_TIMER_INT_POS (0)
#define MCU_CC_PWM0_CC_PWM0_INT_STATUS_RC_CC_PWM_COMPARE_INT0_MSK (0x00002)
#define MCU_CC_PWM0_CC_PWM0_INT_STATUS_RC_CC_PWM_COMPARE_INT0_POS (1)
#define BASE_ADDRESS_MCU_CC_PWM1				 0x016B0000
#define MCU_CC_PWM1_CC_PWM1_CONF_DONE			 (BASE_ADDRESS_MCU_CC_PWM1 + 0x00)
#define MCU_CC_PWM1_CC_PWM1_CONF_DONE_CC_PWM_CONF_DONE_MSK (0x00001)
#define MCU_CC_PWM1_CC_PWM1_CONF_DONE_CC_PWM_CONF_DONE_POS (0)
#define MCU_CC_PWM1_CC_PWM1_CONF_DONE_CC_PWM_FORCE_STOP_MSK (0x00002)
#define MCU_CC_PWM1_CC_PWM1_CONF_DONE_CC_PWM_FORCE_STOP_POS (1)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF			 (BASE_ADDRESS_MCU_CC_PWM1 + 0x10)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_DIRECTION_MSK (0x00001)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_DIRECTION_POS (0)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_INTERRUPT_ENABLE_MSK (0x00004)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_INTERRUPT_ENABLE_POS (2)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_ENABLE_MSK (0x00008)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_ENABLE_POS (3)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_HW_HALT_MASK_MSK (0x00010)
#define MCU_CC_PWM1_CC_PWM_TIMER_CONF_TIMER_HW_HALT_MASK_POS (4)
#define MCU_CC_PWM1_CC_PWM_TIMER_PRESCALAR_MAX	 (BASE_ADDRESS_MCU_CC_PWM1 + 0x14)
#define MCU_CC_PWM1_CC_PWM_TIMER_PRESCALAR_MAX_TIMER_PRESCALAR_MAX_MSK (0x0FFFF)
#define MCU_CC_PWM1_CC_PWM_TIMER_PRESCALAR_MAX_TIMER_PRESCALAR_MAX_POS (0)
#define MCU_CC_PWM1_CC_PWM_TIMER_NCO_STEP		 (BASE_ADDRESS_MCU_CC_PWM1 + 0x18)
#define MCU_CC_PWM1_CC_PWM_TIMER_NCO_STEP_TIMER_NCO_STEP_MSK (0x0FFFF)
#define MCU_CC_PWM1_CC_PWM_TIMER_NCO_STEP_TIMER_NCO_STEP_POS (0)
#define MCU_CC_PWM1_CC_PWM_TIMER_NCO_MAX		 (BASE_ADDRESS_MCU_CC_PWM1 + 0x1c)
#define MCU_CC_PWM1_CC_PWM_TIMER_NCO_MAX_TIMER_NCO_MAX_MSK (0x0FFFF)
#define MCU_CC_PWM1_CC_PWM_TIMER_NCO_MAX_TIMER_NCO_MAX_POS (0)
#define MCU_CC_PWM1_CC_PWM_TIMER_VAL			 (BASE_ADDRESS_MCU_CC_PWM1 + 0x20)
#define MCU_CC_PWM1_CC_PWM_TIMER_VAL_CC_PWM_TIMER_VAL_MSK (0xFFFFFFFF)
#define MCU_CC_PWM1_CC_PWM_TIMER_VAL_CC_PWM_TIMER_VAL_POS (0)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF			 (BASE_ADDRESS_MCU_CC_PWM1 + 0x24)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_ENABLE_MSK (0x00001)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_ENABLE_POS (0)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_START_VAL_MSK (0x00020)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_START_VAL_POS (5)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_STOP_VAL_MSK (0x000C0)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_STOP_VAL_POS (6)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_BYPASS_MSK (0x00200)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_BYPASS_POS (9)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_INT0_EN_MSK (0x00400)
#define MCU_CC_PWM1_CC_PWM_COMPARE_CONF_COMP_INT0_EN_POS (10)
#define MCU_CC_PWM1_CC_PWM_COMPARE_REFVAL0		 (BASE_ADDRESS_MCU_CC_PWM1 + 0x28)
#define MCU_CC_PWM1_CC_PWM_COMPARE_REFVAL0_COMP_REFVAL0_MSK (0x0FFFF)
#define MCU_CC_PWM1_CC_PWM_COMPARE_REFVAL0_COMP_REFVAL0_POS (0)
#define MCU_CC_PWM1_CC_PWM_INT_MASK				 (BASE_ADDRESS_MCU_CC_PWM1 + 0x2C)
#define MCU_CC_PWM1_CC_PWM_INT_MASK_CC_PWM_TIMER_INT_MASK_MSK (0x00001)
#define MCU_CC_PWM1_CC_PWM_INT_MASK_CC_PWM_TIMER_INT_MASK_POS (0)
#define MCU_CC_PWM1_CC_PWM_INT_MASK_CC_PWM_COMPARE_INT0_MASK_MSK (0x00002)
#define MCU_CC_PWM1_CC_PWM_INT_MASK_CC_PWM_COMPARE_INT0_MASK_POS (1)
#define MCU_CC_PWM1_CC_PWM_INT_STATUS			 (BASE_ADDRESS_MCU_CC_PWM1 + 0x30)
#define MCU_CC_PWM1_CC_PWM_INT_STATUS_CC_PWM_TIMER_INT_MSK (0x00001)
#define MCU_CC_PWM1_CC_PWM_INT_STATUS_CC_PWM_TIMER_INT_POS (0)
#define MCU_CC_PWM1_CC_PWM_INT_STATUS_CC_PWM_COMPARE_INT0_MSK (0x00002)
#define MCU_CC_PWM1_CC_PWM_INT_STATUS_CC_PWM_COMPARE_INT0_POS (1)
#define MCU_CC_PWM1_CC_PWM1_INT_STATUS_RC		 (BASE_ADDRESS_MCU_CC_PWM1 + 0x34)
#define MCU_CC_PWM1_CC_PWM1_INT_STATUS_RC_CC_PWM_TIMER_INT_MSK (0x00001)
#define MCU_CC_PWM1_CC_PWM1_INT_STATUS_RC_CC_PWM_TIMER_INT_POS (0)
#define MCU_CC_PWM1_CC_PWM1_INT_STATUS_RC_CC_PWM_COMPARE_INT0_MSK (0x00002)
#define MCU_CC_PWM1_CC_PWM1_INT_STATUS_RC_CC_PWM_COMPARE_INT0_POS (1)
#define BASE_ADDRESS_MCU_SLOW_IF_CLKOUT			 0x016D0000
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_CFG	 (BASE_ADDRESS_MCU_SLOW_IF_CLKOUT + 0x00)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_CFG_SLOW_IF_CLKOUT_DEFAULT_HIGH_MSK (0x00002)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_CFG_SLOW_IF_CLKOUT_DEFAULT_HIGH_POS (1)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_CFG_SLOW_IF_CLKOUT_GRACEFUL_STOP_EN_MSK (0x00001)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_CFG_SLOW_IF_CLKOUT_GRACEFUL_STOP_EN_POS (0)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_EN	 (BASE_ADDRESS_MCU_SLOW_IF_CLKOUT + 0x04)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_EN_SLOW_IF_CLKOUT_EN_MSK (0x00001)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_EN_SLOW_IF_CLKOUT_EN_POS (0)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_MAX_CNT (BASE_ADDRESS_MCU_SLOW_IF_CLKOUT + 0x08)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_MAX_CNT_SLOW_IF_CLKOUT_MAX_CNT_MSK (0xFFFFFFFF)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_MAX_CNT_SLOW_IF_CLKOUT_MAX_CNT_POS (0)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_RATE	 (BASE_ADDRESS_MCU_SLOW_IF_CLKOUT + 0x0C)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_RATE_SLOW_IF_CLKOUT_RATE_MSK (0xFFFFFFFF)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_CLKOUT_RATE_SLOW_IF_CLKOUT_RATE_POS (0)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_SEL_EXT_CLK	 (BASE_ADDRESS_MCU_SLOW_IF_CLKOUT + 0x10)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_SEL_EXT_CLK_SLOW_IF_SEL_EXT_CLK_MSK (0x00001)
#define MCU_SLOW_IF_CLKOUT_SLOW_IF_SEL_EXT_CLK_SLOW_IF_SEL_EXT_CLK_POS (0)

#endif /* ifndef MCU_GLOBAL_REGISTERS_FILE */
