Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct  8 23:18:34 2023
| Host         : LAPTOP-4M9TT6CT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_cerrojo_timing_summary_routed.rpt -pb sintesis_cerrojo_timing_summary_routed.pb -rpx sintesis_cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   25          
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncerInstance/FSM_sequential_controller.state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncerInstance/FSM_sequential_controller.state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncerInstance/xSync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.368        0.000                      0                   47        0.232        0.000                      0                   47        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.368        0.000                      0                   47        0.232        0.000                      0                   47        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.839ns (24.896%)  route 2.531ns (75.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.680     8.525    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[10]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.839ns (24.896%)  route 2.531ns (75.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.680     8.525    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y12          FDPE (Setup_fdpe_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.839ns (24.896%)  route 2.531ns (75.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.680     8.525    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[8]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y12          FDPE (Setup_fdpe_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.839ns (24.896%)  route 2.531ns (75.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.680     8.525    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[9]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.839ns (25.613%)  route 2.437ns (74.387%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.586     8.431    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.839ns (25.613%)  route 2.437ns (74.387%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.586     8.431    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.839ns (25.613%)  route 2.437ns (74.387%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.586     8.431    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.839ns (25.613%)  route 2.437ns (74.387%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.586     8.431    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y10          FDPE                                         r  debouncerInstance/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X0Y10          FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDPE (Setup_fdpe_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.839ns (26.254%)  route 2.357ns (73.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.506     8.351    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    debouncerInstance/CLK
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDPE (Setup_fdpe_C_CE)      -0.205    14.889    debouncerInstance/timer.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.839ns (26.254%)  route 2.357ns (73.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.419     5.574 r  debouncerInstance/xSync_reg/Q
                         net (fo=25, routed)          1.039     6.613    debouncerInstance/xSync
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.296     6.909 r  debouncerInstance/timer.count[0]_i_3/O
                         net (fo=1, routed)           0.812     7.721    debouncerInstance/timer.count[0]_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.506     8.351    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  debouncerInstance/timer.count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    debouncerInstance/CLK
    SLICE_X0Y14          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.889    debouncerInstance/timer.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  6.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.256ns (73.173%)  route 0.094ns (26.827%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.094     1.710    debouncerInstance/state[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  debouncerInstance/timer.count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.755    debouncerInstance/timer.count[8]_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.825 r  debouncerInstance/timer.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    debouncerInstance/timer.count_reg[8]_i_1_n_7
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[8]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDPE (Hold_fdpe_C_D)         0.105     1.593    debouncerInstance/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debouncerInstance/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  debouncerInstance/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.170     1.786    debouncerInstance/aux1
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/xSync_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDPE (Hold_fdpe_C_D)         0.071     1.546    debouncerInstance/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.292ns (75.676%)  route 0.094ns (24.325%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.094     1.710    debouncerInstance/state[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  debouncerInstance/timer.count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.755    debouncerInstance/timer.count[8]_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.861 r  debouncerInstance/timer.count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.861    debouncerInstance/timer.count_reg[8]_i_1_n_6
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[9]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.593    debouncerInstance/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.249ns (64.120%)  route 0.139ns (35.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.139     1.755    debouncerInstance/state[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  debouncerInstance/timer.count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.800    debouncerInstance/timer.count[8]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.863 r  debouncerInstance/timer.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    debouncerInstance/timer.count_reg[8]_i_1_n_4
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X0Y12          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDPE (Hold_fdpe_C_D)         0.105     1.593    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.585%)  route 0.138ns (35.415%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.138     1.754    debouncerInstance/state[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  debouncerInstance/timer.count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.799    debouncerInstance/timer.count[8]_i_3_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.865 r  debouncerInstance/timer.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    debouncerInstance/timer.count_reg[8]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X0Y12          FDCE                                         r  debouncerInstance/timer.count_reg[10]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.593    debouncerInstance/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.789    debouncerInstance/timer.count_reg[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.834 r  debouncerInstance/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    debouncerInstance/timer.count[4]_i_2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  debouncerInstance/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    debouncerInstance/timer.count_reg[4]_i_1_n_4
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    debouncerInstance/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    debouncerInstance/CLK
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  debouncerInstance/timer.count_reg[19]/Q
                         net (fo=2, routed)           0.173     1.788    debouncerInstance/timer.count_reg[19]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  debouncerInstance/timer.count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.833    debouncerInstance/timer.count[16]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  debouncerInstance/timer.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    debouncerInstance/timer.count_reg[16]_i_1_n_4
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    debouncerInstance/CLK
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDPE (Hold_fdpe_C_D)         0.105     1.579    debouncerInstance/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y10          FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[3]/Q
                         net (fo=2, routed)           0.173     1.790    debouncerInstance/timer.count_reg[3]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.835 r  debouncerInstance/timer.count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.835    debouncerInstance/timer.count[0]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  debouncerInstance/timer.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.898    debouncerInstance/timer.count_reg[0]_i_2_n_4
    SLICE_X0Y10          FDPE                                         r  debouncerInstance/timer.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X0Y10          FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDPE (Hold_fdpe_C_D)         0.105     1.581    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    debouncerInstance/CLK
    SLICE_X0Y13          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  debouncerInstance/timer.count_reg[12]/Q
                         net (fo=2, routed)           0.184     1.799    debouncerInstance/timer.count_reg[12]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  debouncerInstance/timer.count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.844    debouncerInstance/timer.count[12]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  debouncerInstance/timer.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    debouncerInstance/timer.count_reg[12]_i_1_n_7
    SLICE_X0Y13          FDCE                                         r  debouncerInstance/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    debouncerInstance/CLK
    SLICE_X0Y13          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    debouncerInstance/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[4]/Q
                         net (fo=2, routed)           0.184     1.801    debouncerInstance/timer.count_reg[4]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  debouncerInstance/timer.count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.846    debouncerInstance/timer.count[4]_i_5_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.916 r  debouncerInstance/timer.count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    debouncerInstance/timer.count_reg[4]_i_1_n_7
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    debouncerInstance/timer.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    debouncerInstance/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    debouncerInstance/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    debouncerInstance/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    debouncerInstance/timer.count_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    debouncerInstance/FSM_sequential_controller.state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 1.727ns (34.757%)  route 3.241ns (65.243%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.525     2.975    cerrojoInstance/D[4]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     3.099 f  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_4/O
                         net (fo=3, routed)           1.089     4.188    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.152     4.340 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.628     4.968    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.833ns  (logic 1.699ns (35.150%)  route 3.134ns (64.850%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.525     2.975    cerrojoInstance/D[4]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     3.099 f  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_4/O
                         net (fo=3, routed)           1.089     4.188    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124     4.312 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1/O
                         net (fo=1, routed)           0.520     4.833    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.579ns  (logic 1.707ns (37.274%)  route 2.872ns (62.726%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.582     3.041    cerrojoInstance/D[7]
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.124     3.165 f  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5/O
                         net (fo=3, routed)           0.950     4.115    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124     4.239 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.340     4.579    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 1.464ns (48.878%)  route 1.531ns (51.122%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.531     2.995    cerrojoInstance/D[2]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 1.451ns (53.055%)  route 1.284ns (46.945%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.284     2.734    cerrojoInstance/D[4]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.696ns  (logic 1.459ns (54.117%)  route 1.237ns (45.883%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.237     2.696    cerrojoInstance/D[7]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.633ns  (logic 1.461ns (55.498%)  route 1.172ns (44.502%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  clave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.172     2.633    cerrojoInstance/D[1]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.619ns  (logic 1.466ns (55.978%)  route 1.153ns (44.022%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clave_IBUF[5]_inst/O
                         net (fo=2, routed)           1.153     2.619    cerrojoInstance/D[5]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.545ns  (logic 1.450ns (56.969%)  route 1.095ns (43.031%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           1.095     2.545    cerrojoInstance/D[6]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 1.448ns (61.512%)  route 0.906ns (38.488%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clave_IBUF[3]_inst/O
                         net (fo=2, routed)           0.906     2.355    cerrojoInstance/D[3]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.221ns (38.414%)  route 0.354ns (61.586%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clave_IBUF[0]_inst/O
                         net (fo=2, routed)           0.354     0.575    cerrojoInstance/D[0]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.217ns (37.291%)  route 0.364ns (62.709%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clave_IBUF[3]_inst/O
                         net (fo=2, routed)           0.364     0.581    cerrojoInstance/D[3]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.218ns (33.117%)  route 0.440ns (66.883%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           0.440     0.658    cerrojoInstance/D[6]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.229ns (33.771%)  route 0.450ns (66.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clave_IBUF[1]_inst/O
                         net (fo=2, routed)           0.450     0.679    cerrojoInstance/D[1]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.686ns  (logic 0.234ns (34.117%)  route 0.452ns (65.883%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clave_IBUF[5]_inst/O
                         net (fo=2, routed)           0.452     0.686    cerrojoInstance/D[5]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.227ns (31.393%)  route 0.496ns (68.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           0.496     0.723    cerrojoInstance/D[7]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.219ns (26.676%)  route 0.602ns (73.324%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           0.602     0.821    cerrojoInstance/D[4]
    SLICE_X1Y11          LDCE                                         r  cerrojoInstance/senal_buena_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.310ns (34.881%)  route 0.579ns (65.119%))
  Logic Levels:           3  (LDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[6]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  cerrojoInstance/senal_buena_reg[6]/Q
                         net (fo=1, routed)           0.142     0.362    cerrojoInstance/senal_buena[6]
    SLICE_X1Y13          LUT4 (Prop_lut4_I0_O)        0.045     0.407 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5/O
                         net (fo=3, routed)           0.265     0.672    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.717 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     0.889    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.310ns (34.577%)  route 0.587ns (65.423%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[6]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  cerrojoInstance/senal_buena_reg[6]/Q
                         net (fo=1, routed)           0.142     0.362    cerrojoInstance/senal_buena[6]
    SLICE_X1Y13          LUT4 (Prop_lut4_I0_O)        0.045     0.407 f  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5/O
                         net (fo=3, routed)           0.331     0.738    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.783 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     0.897    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.232ns (25.038%)  route 0.694ns (74.962%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clave_IBUF[2]_inst/O
                         net (fo=2, routed)           0.694     0.926    cerrojoInstance/D[2]
    SLICE_X1Y13          LDCE                                         r  cerrojoInstance/senal_buena_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.336ns  (logic 4.039ns (35.633%)  route 7.297ns (64.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          7.297    12.969    bloqueado_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.491 r  bloqueado_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.491    bloqueado[15]
    L1                                                                r  bloqueado[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.086ns  (logic 4.025ns (36.311%)  route 7.060ns (63.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          7.060    12.733    bloqueado_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.240 r  bloqueado_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.240    bloqueado[13]
    N3                                                                r  bloqueado[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.955ns  (logic 4.036ns (36.841%)  route 6.919ns (63.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          6.919    12.592    bloqueado_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.110 r  bloqueado_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.110    bloqueado[12]
    P3                                                                r  bloqueado[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 4.033ns (38.912%)  route 6.332ns (61.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          6.332    12.004    bloqueado_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.520 r  bloqueado_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.520    bloqueado[14]
    P1                                                                r  bloqueado[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.585ns  (logic 4.022ns (41.961%)  route 5.563ns (58.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          5.563    11.235    bloqueado_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.739 r  bloqueado_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.739    bloqueado[11]
    U3                                                                r  bloqueado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 4.043ns (42.233%)  route 5.531ns (57.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          5.531    11.203    bloqueado_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.728 r  bloqueado_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.728    bloqueado[10]
    W3                                                                r  bloqueado[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.417ns  (logic 4.026ns (42.756%)  route 5.391ns (57.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          5.391    11.063    bloqueado_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.508    14.571 r  bloqueado_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.571    bloqueado[9]
    V3                                                                r  bloqueado[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.381ns (48.211%)  route 4.706ns (51.789%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/Q
                         net (fo=6, routed)           0.874     6.546    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.150     6.696 r  cerrojoInstance/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.832    10.528    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.241 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.241    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.828ns  (logic 4.406ns (49.903%)  route 4.423ns (50.097%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/Q
                         net (fo=6, routed)           0.874     6.546    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.150     6.696 r  cerrojoInstance/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.549    10.245    display_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.738    13.983 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.983    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.177ns (47.871%)  route 4.549ns (52.129%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 f  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/Q
                         net (fo=6, routed)           0.874     6.546    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.670 r  cerrojoInstance/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.675    10.345    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.880 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.880    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.520%)  route 0.197ns (48.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=8, routed)           0.083     1.722    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     1.880    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.758%)  route 0.248ns (60.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.248     1.887    cerrojoInstance/Q[0]
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.209ns (37.488%)  route 0.349ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=7, routed)           0.177     1.815    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     2.032    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.210ns (34.421%)  route 0.400ns (65.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=8, routed)           0.169     1.808    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[1]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.046     1.854 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.231     2.084    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1_n_0
    SLICE_X3Y13          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.374ns (74.452%)  route 0.472ns (25.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.472     2.110    bloqueado_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.320 r  bloqueado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.320    bloqueado[3]
    V19                                                               r  bloqueado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.366ns (71.577%)  route 0.542ns (28.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.542     2.181    bloqueado_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.383 r  bloqueado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.383    bloqueado[2]
    U19                                                               r  bloqueado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.380ns (69.646%)  route 0.601ns (30.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.601     2.239    bloqueado_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.455 r  bloqueado_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.455    bloqueado[5]
    U15                                                               r  bloqueado[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.370ns (68.113%)  route 0.641ns (31.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.641     2.279    bloqueado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.485 r  bloqueado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.485    bloqueado[0]
    U16                                                               r  bloqueado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.374ns (67.900%)  route 0.649ns (32.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.649     2.288    bloqueado_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.497 r  bloqueado_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.497    bloqueado[4]
    W18                                                               r  bloqueado[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.369ns (65.536%)  route 0.720ns (34.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=23, routed)          0.720     2.358    bloqueado_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.563 r  bloqueado_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.563    bloqueado[8]
    V13                                                               r  bloqueado[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.451ns (44.800%)  route 1.788ns (55.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.788     3.239    debouncerInstance/AS[0]
    SLICE_X0Y10          FDCE                                         f  debouncerInstance/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.451ns (44.800%)  route 1.788ns (55.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.788     3.239    debouncerInstance/AS[0]
    SLICE_X0Y10          FDCE                                         f  debouncerInstance/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.451ns (44.800%)  route 1.788ns (55.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.788     3.239    debouncerInstance/AS[0]
    SLICE_X0Y10          FDCE                                         f  debouncerInstance/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X0Y10          FDCE                                         r  debouncerInstance/timer.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.451ns (44.800%)  route 1.788ns (55.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.788     3.239    debouncerInstance/AS[0]
    SLICE_X0Y10          FDPE                                         f  debouncerInstance/timer.count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X0Y10          FDPE                                         r  debouncerInstance/timer.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 1.451ns (46.651%)  route 1.660ns (53.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.660     3.111    debouncerInstance/AS[0]
    SLICE_X0Y13          FDCE                                         f  debouncerInstance/timer.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    debouncerInstance/CLK
    SLICE_X0Y13          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 1.451ns (46.651%)  route 1.660ns (53.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.660     3.111    debouncerInstance/AS[0]
    SLICE_X0Y13          FDCE                                         f  debouncerInstance/timer.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    debouncerInstance/CLK
    SLICE_X0Y13          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 1.451ns (46.651%)  route 1.660ns (53.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.660     3.111    debouncerInstance/AS[0]
    SLICE_X0Y13          FDCE                                         f  debouncerInstance/timer.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    debouncerInstance/CLK
    SLICE_X0Y13          FDCE                                         r  debouncerInstance/timer.count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 1.451ns (46.651%)  route 1.660ns (53.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.660     3.111    debouncerInstance/AS[0]
    SLICE_X0Y13          FDPE                                         f  debouncerInstance/timer.count_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514     4.855    debouncerInstance/CLK
    SLICE_X0Y13          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 1.451ns (46.837%)  route 1.647ns (53.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.647     3.098    debouncerInstance/AS[0]
    SLICE_X0Y11          FDCE                                         f  debouncerInstance/timer.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.516     4.857    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/timer.count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 1.451ns (46.837%)  route 1.647ns (53.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.647     3.098    debouncerInstance/AS[0]
    SLICE_X0Y11          FDPE                                         f  debouncerInstance/timer.count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.516     4.857    debouncerInstance/CLK
    SLICE_X0Y11          FDPE                                         r  debouncerInstance/timer.count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.158ns (41.144%)  route 0.226ns (58.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/Q
                         net (fo=1, routed)           0.226     0.384    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[1]
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/Q
                         net (fo=1, routed)           0.227     0.385    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[2]
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/Q
                         net (fo=1, routed)           0.227     0.385    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[3]
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    cerrojoInstance/CLK
    SLICE_X2Y13          FDCE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.158ns (40.931%)  route 0.228ns (59.069%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/Q
                         net (fo=1, routed)           0.228     0.386    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[0]
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            debouncerInstance/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.219ns (33.872%)  route 0.428ns (66.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.647    debouncerInstance/boton_IBUF
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[16]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.195%)  route 0.484ns (68.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.484     0.703    debouncerInstance/AS[0]
    SLICE_X0Y14          FDPE                                         f  debouncerInstance/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    debouncerInstance/CLK
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.195%)  route 0.484ns (68.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.484     0.703    debouncerInstance/AS[0]
    SLICE_X0Y14          FDCE                                         f  debouncerInstance/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    debouncerInstance/CLK
    SLICE_X0Y14          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.195%)  route 0.484ns (68.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.484     0.703    debouncerInstance/AS[0]
    SLICE_X0Y14          FDCE                                         f  debouncerInstance/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    debouncerInstance/CLK
    SLICE_X0Y14          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.195%)  route 0.484ns (68.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.484     0.703    debouncerInstance/AS[0]
    SLICE_X0Y14          FDPE                                         f  debouncerInstance/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    debouncerInstance/CLK
    SLICE_X0Y14          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.219ns (29.850%)  route 0.516ns (70.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.516     0.735    cerrojoInstance/AS[0]
    SLICE_X2Y13          FDPE                                         f  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    cerrojoInstance/CLK
    SLICE_X2Y13          FDPE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C





