
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  00004b36  00004bca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004b36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000025a  00800324  00800324  00004cee  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00004cee  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001263  00000000  00000000  00004f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000038aa  00000000  00000000  000061f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001573  00000000  00000000  00009a9b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003e70  00000000  00000000  0000b00e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000830  00000000  00000000  0000ee80  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000111f  00000000  00000000  0000f6b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c7a  00000000  00000000  000107cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011449  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 91 05 	jmp	0xb22	; 0xb22 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 c5 05 	jmp	0xb8a	; 0xb8a <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 b0 1c 	jmp	0x3960	; 0x3960 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 5b 1c 	jmp	0x38b6	; 0x38b6 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 32 01 	jmp	0x264	; 0x264 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 31 10 	jmp	0x2062	; 0x2062 <__vector_32>
      84:	0c 94 47 10 	jmp	0x208e	; 0x208e <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 ae 0f 	jmp	0x1f5c	; 0x1f5c <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 82 0f 	jmp	0x1f04	; 0x1f04 <__vector_42>
      ac:	0c 94 98 0f 	jmp	0x1f30	; 0x1f30 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 f5 0e 	jmp	0x1dea	; 0x1dea <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	e8 07       	cpc	r30, r24
      e6:	b6 07       	cpc	r27, r22
      e8:	fe 06       	cpc	r15, r30
      ea:	a6 07       	cpc	r26, r22
      ec:	8c 07       	cpc	r24, r28
      ee:	f5 06       	cpc	r15, r21
      f0:	6b 07       	cpc	r22, r27
      f2:	d4 07       	cpc	r29, r20
      f4:	2c 07       	cpc	r18, r28
      f6:	c6 07       	cpc	r28, r22
      f8:	54 08       	sbc	r5, r4
      fa:	54 08       	sbc	r5, r4
      fc:	54 08       	sbc	r5, r4
      fe:	54 08       	sbc	r5, r4
     100:	54 08       	sbc	r5, r4
     102:	54 08       	sbc	r5, r4
     104:	2b 08       	sbc	r2, r11
     106:	2f 08       	sbc	r2, r15
     108:	54 08       	sbc	r5, r4
     10a:	54 08       	sbc	r5, r4
     10c:	54 08       	sbc	r5, r4
     10e:	54 08       	sbc	r5, r4
     110:	54 08       	sbc	r5, r4
     112:	54 08       	sbc	r5, r4
     114:	54 08       	sbc	r5, r4
     116:	54 08       	sbc	r5, r4
     118:	54 08       	sbc	r5, r4
     11a:	54 08       	sbc	r5, r4
     11c:	54 08       	sbc	r5, r4
     11e:	54 08       	sbc	r5, r4
     120:	2c 07       	cpc	r18, r28
     122:	fe 06       	cpc	r15, r30
     124:	4d 08       	sbc	r4, r13
     126:	45 08       	sbc	r4, r5
     128:	54 08       	sbc	r5, r4
     12a:	54 08       	sbc	r5, r4
     12c:	54 08       	sbc	r5, r4
     12e:	54 08       	sbc	r5, r4
     130:	54 08       	sbc	r5, r4
     132:	54 08       	sbc	r5, r4
     134:	54 08       	sbc	r5, r4
     136:	54 08       	sbc	r5, r4
     138:	54 08       	sbc	r5, r4
     13a:	54 08       	sbc	r5, r4
     13c:	54 08       	sbc	r5, r4
     13e:	54 08       	sbc	r5, r4
     140:	8c 07       	cpc	r24, r28
     142:	6b 07       	cpc	r22, r27
     144:	54 08       	sbc	r5, r4
     146:	54 08       	sbc	r5, r4
     148:	e8 07       	cpc	r30, r24
     14a:	f5 06       	cpc	r15, r21
     14c:	32 08       	sbc	r3, r2
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e6 e3       	ldi	r30, 0x36	; 54
     194:	fb e4       	ldi	r31, 0x4B	; 75
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	ae 37       	cpi	r26, 0x7E	; 126
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 99 25 	jmp	0x4b32	; 0x4b32 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
/*-----header files for ECE6970 Project ------*/ 
#include "movement.h"

int main(void) {
//	initAdc();
	initPeripherals();
     1c2:	0e 94 c7 1c 	call	0x398e	; 0x398e <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <calibrateSensors>

	initBehaviors();
     1ca:	0e 94 6e 05 	call	0xadc	; 0xadc <initBehaviors>

	startTime = getTime100MicroSec();

	disableObstacleAvoidance();
	disableCliffAvoidance();
*/	GREEN_LED0_OFF;
     1ce:	80 91 0b 01 	lds	r24, 0x010B
     1d2:	81 60       	ori	r24, 0x01	; 1
     1d4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1d8:	80 91 0b 01 	lds	r24, 0x010B
     1dc:	82 60       	ori	r24, 0x02	; 2
     1de:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1e2:	80 91 0b 01 	lds	r24, 0x010B
     1e6:	84 60       	ori	r24, 0x04	; 4
     1e8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1ec:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1ee:	80 91 0b 01 	lds	r24, 0x010B
     1f2:	80 61       	ori	r24, 0x10	; 16
     1f4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     1f8:	80 91 0b 01 	lds	r24, 0x010B
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     202:	80 91 0b 01 	lds	r24, 0x010B
     206:	80 64       	ori	r24, 0x40	; 64
     208:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     20c:	80 91 0b 01 	lds	r24, 0x010B
     210:	80 68       	ori	r24, 0x80	; 128
     212:	80 93 0b 01 	sts	0x010B, r24

	//enableObstacleAvoidance();

	while(1) {

		moveForwardOne();
     216:	0e 94 27 1e 	call	0x3c4e	; 0x3c4e <moveForwardOne>
		while(1){
		stopWait(1);
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <stopWait>
     220:	fc cf       	rjmp	.-8      	; 0x21a <main+0x58>

00000222 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     222:	ea e7       	ldi	r30, 0x7A	; 122
     224:	f0 e0       	ldi	r31, 0x00	; 0
     226:	10 82       	st	Z, r1
	ADCSRB = 0;
     228:	2b e7       	ldi	r18, 0x7B	; 123
     22a:	30 e0       	ldi	r19, 0x00	; 0
     22c:	d9 01       	movw	r26, r18
     22e:	1c 92       	st	X, r1
	ADMUX = 0;
     230:	ac e7       	ldi	r26, 0x7C	; 124
     232:	b0 e0       	ldi	r27, 0x00	; 0
     234:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     236:	80 81       	ld	r24, Z
     238:	86 60       	ori	r24, 0x06	; 6
     23a:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     23c:	8c 91       	ld	r24, X
     23e:	80 64       	ori	r24, 0x40	; 64
     240:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     242:	80 81       	ld	r24, Z
     244:	80 62       	ori	r24, 0x20	; 32
     246:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     248:	d9 01       	movw	r26, r18
     24a:	8c 91       	ld	r24, X
     24c:	88 7f       	andi	r24, 0xF8	; 248
     24e:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     250:	80 81       	ld	r24, Z
     252:	88 60       	ori	r24, 0x08	; 8
     254:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     256:	80 81       	ld	r24, Z
     258:	80 68       	ori	r24, 0x80	; 128
     25a:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     25c:	80 81       	ld	r24, Z
     25e:	80 64       	ori	r24, 0x40	; 64
     260:	80 83       	st	Z, r24

}
     262:	08 95       	ret

00000264 <__vector_29>:

ISR(ADC_vect) {
     264:	1f 92       	push	r1
     266:	0f 92       	push	r0
     268:	0f b6       	in	r0, 0x3f	; 63
     26a:	0f 92       	push	r0
     26c:	0b b6       	in	r0, 0x3b	; 59
     26e:	0f 92       	push	r0
     270:	11 24       	eor	r1, r1
     272:	1f 93       	push	r17
     274:	2f 93       	push	r18
     276:	3f 93       	push	r19
     278:	4f 93       	push	r20
     27a:	5f 93       	push	r21
     27c:	6f 93       	push	r22
     27e:	7f 93       	push	r23
     280:	8f 93       	push	r24
     282:	9f 93       	push	r25
     284:	af 93       	push	r26
     286:	bf 93       	push	r27
     288:	ef 93       	push	r30
     28a:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     28c:	80 91 36 05 	lds	r24, 0x0536
     290:	90 91 37 05 	lds	r25, 0x0537
     294:	a0 91 38 05 	lds	r26, 0x0538
     298:	b0 91 39 05 	lds	r27, 0x0539
     29c:	01 96       	adiw	r24, 0x01	; 1
     29e:	a1 1d       	adc	r26, r1
     2a0:	b1 1d       	adc	r27, r1
     2a2:	80 93 36 05 	sts	0x0536, r24
     2a6:	90 93 37 05 	sts	0x0537, r25
     2aa:	a0 93 38 05 	sts	0x0538, r26
     2ae:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2b2:	80 91 78 00 	lds	r24, 0x0078
     2b6:	48 2f       	mov	r20, r24
     2b8:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2ba:	20 91 79 00 	lds	r18, 0x0079
     2be:	92 2f       	mov	r25, r18
     2c0:	80 e0       	ldi	r24, 0x00	; 0
     2c2:	48 2b       	or	r20, r24
     2c4:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2c6:	80 91 bf 03 	lds	r24, 0x03BF
     2ca:	82 30       	cpi	r24, 0x02	; 2
     2cc:	09 f4       	brne	.+2      	; 0x2d0 <__vector_29+0x6c>
     2ce:	f4 c0       	rjmp	.+488    	; 0x4b8 <__vector_29+0x254>
     2d0:	83 30       	cpi	r24, 0x03	; 3
     2d2:	30 f4       	brcc	.+12     	; 0x2e0 <__vector_29+0x7c>
     2d4:	88 23       	and	r24, r24
     2d6:	59 f0       	breq	.+22     	; 0x2ee <__vector_29+0x8a>
     2d8:	81 30       	cpi	r24, 0x01	; 1
     2da:	09 f0       	breq	.+2      	; 0x2de <__vector_29+0x7a>
     2dc:	3f c1       	rjmp	.+638    	; 0x55c <__vector_29+0x2f8>
     2de:	df c0       	rjmp	.+446    	; 0x49e <__vector_29+0x23a>
     2e0:	83 30       	cpi	r24, 0x03	; 3
     2e2:	09 f4       	brne	.+2      	; 0x2e6 <__vector_29+0x82>
     2e4:	0b c1       	rjmp	.+534    	; 0x4fc <__vector_29+0x298>
     2e6:	84 30       	cpi	r24, 0x04	; 4
     2e8:	09 f0       	breq	.+2      	; 0x2ec <__vector_29+0x88>
     2ea:	38 c1       	rjmp	.+624    	; 0x55c <__vector_29+0x2f8>
     2ec:	14 c1       	rjmp	.+552    	; 0x516 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     2ee:	10 91 2a 03 	lds	r17, 0x032A
     2f2:	1e 30       	cpi	r17, 0x0E	; 14
     2f4:	61 f4       	brne	.+24     	; 0x30e <__vector_29+0xaa>
     2f6:	80 91 c5 03 	lds	r24, 0x03C5
     2fa:	82 30       	cpi	r24, 0x02	; 2
     2fc:	41 f4       	brne	.+16     	; 0x30e <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2fe:	50 93 c4 03 	sts	0x03C4, r21
     302:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     306:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     30a:	46 98       	cbi	0x08, 6	; 8
     30c:	08 c0       	rjmp	.+16     	; 0x31e <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     30e:	e1 2f       	mov	r30, r17
     310:	f0 e0       	ldi	r31, 0x00	; 0
     312:	ee 0f       	add	r30, r30
     314:	ff 1f       	adc	r31, r31
     316:	e1 5d       	subi	r30, 0xD1	; 209
     318:	fc 4f       	sbci	r31, 0xFC	; 252
     31a:	51 83       	std	Z+1, r21	; 0x01
     31c:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     31e:	a1 2f       	mov	r26, r17
     320:	b0 e0       	ldi	r27, 0x00	; 0
     322:	10 ff       	sbrs	r17, 0
     324:	af c0       	rjmp	.+350    	; 0x484 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     326:	aa 0f       	add	r26, r26
     328:	bb 1f       	adc	r27, r27
     32a:	fd 01       	movw	r30, r26
     32c:	e3 5d       	subi	r30, 0xD3	; 211
     32e:	fc 4f       	sbci	r31, 0xFC	; 252
     330:	20 81       	ld	r18, Z
     332:	31 81       	ldd	r19, Z+1	; 0x01
     334:	a1 5d       	subi	r26, 0xD1	; 209
     336:	bc 4f       	sbci	r27, 0xFC	; 252
     338:	4d 91       	ld	r20, X+
     33a:	5c 91       	ld	r21, X
     33c:	81 2f       	mov	r24, r17
     33e:	86 95       	lsr	r24
     340:	68 2f       	mov	r22, r24
     342:	70 e0       	ldi	r23, 0x00	; 0
     344:	24 1b       	sub	r18, r20
     346:	35 0b       	sbc	r19, r21
     348:	ab 01       	movw	r20, r22
     34a:	44 0f       	add	r20, r20
     34c:	55 1f       	adc	r21, r21
     34e:	fa 01       	movw	r30, r20
     350:	e9 58       	subi	r30, 0x89	; 137
     352:	fc 4f       	sbci	r31, 0xFC	; 252
     354:	80 81       	ld	r24, Z
     356:	91 81       	ldd	r25, Z+1	; 0x01
     358:	28 1b       	sub	r18, r24
     35a:	39 0b       	sbc	r19, r25
     35c:	fa 01       	movw	r30, r20
     35e:	e1 5a       	subi	r30, 0xA1	; 161
     360:	fc 4f       	sbci	r31, 0xFC	; 252
     362:	31 83       	std	Z+1, r19	; 0x01
     364:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     366:	37 ff       	sbrs	r19, 7
     368:	02 c0       	rjmp	.+4      	; 0x36e <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     36a:	11 82       	std	Z+1, r1	; 0x01
     36c:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     36e:	fb 01       	movw	r30, r22
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	e1 5a       	subi	r30, 0xA1	; 161
     376:	fc 4f       	sbci	r31, 0xFC	; 252
     378:	80 81       	ld	r24, Z
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	81 50       	subi	r24, 0x01	; 1
     37e:	94 40       	sbci	r25, 0x04	; 4
     380:	24 f0       	brlt	.+8      	; 0x38a <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	94 e0       	ldi	r25, 0x04	; 4
     386:	91 83       	std	Z+1, r25	; 0x01
     388:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     38a:	10 31       	cpi	r17, 0x10	; 16
     38c:	e8 f5       	brcc	.+122    	; 0x408 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     38e:	db 01       	movw	r26, r22
     390:	aa 0f       	add	r26, r26
     392:	bb 1f       	adc	r27, r27
     394:	fd 01       	movw	r30, r26
     396:	e1 5a       	subi	r30, 0xA1	; 161
     398:	fc 4f       	sbci	r31, 0xFC	; 252
     39a:	01 90       	ld	r0, Z+
     39c:	f0 81       	ld	r31, Z
     39e:	e0 2d       	mov	r30, r0
     3a0:	ec 33       	cpi	r30, 0x3C	; 60
     3a2:	f1 05       	cpc	r31, r1
     3a4:	1c f4       	brge	.+6      	; 0x3ac <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     3a6:	a9 53       	subi	r26, 0x39	; 57
     3a8:	bc 4f       	sbci	r27, 0xFC	; 252
     3aa:	2c c0       	rjmp	.+88     	; 0x404 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     3ac:	cf 01       	movw	r24, r30
     3ae:	cc 96       	adiw	r24, 0x3c	; 60
     3b0:	95 95       	asr	r25
     3b2:	87 95       	ror	r24
     3b4:	88 37       	cpi	r24, 0x78	; 120
     3b6:	91 05       	cpc	r25, r1
     3b8:	3c f4       	brge	.+14     	; 0x3c8 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3ba:	a9 53       	subi	r26, 0x39	; 57
     3bc:	bc 4f       	sbci	r27, 0xFC	; 252
     3be:	fc 97       	sbiw	r30, 0x3c	; 60
     3c0:	f5 95       	asr	r31
     3c2:	e7 95       	ror	r30
     3c4:	fc 96       	adiw	r30, 0x3c	; 60
     3c6:	1e c0       	rjmp	.+60     	; 0x404 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     3c8:	cf 01       	movw	r24, r30
     3ca:	84 5d       	subi	r24, 0xD4	; 212
     3cc:	9e 4f       	sbci	r25, 0xFE	; 254
     3ce:	95 95       	asr	r25
     3d0:	87 95       	ror	r24
     3d2:	95 95       	asr	r25
     3d4:	87 95       	ror	r24
     3d6:	a9 53       	subi	r26, 0x39	; 57
     3d8:	bc 4f       	sbci	r27, 0xFC	; 252
     3da:	84 3b       	cpi	r24, 0xB4	; 180
     3dc:	91 05       	cpc	r25, r1
     3de:	4c f4       	brge	.+18     	; 0x3f2 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     3e0:	e4 5b       	subi	r30, 0xB4	; 180
     3e2:	f0 40       	sbci	r31, 0x00	; 0
     3e4:	f5 95       	asr	r31
     3e6:	e7 95       	ror	r30
     3e8:	f5 95       	asr	r31
     3ea:	e7 95       	ror	r30
     3ec:	e8 58       	subi	r30, 0x88	; 136
     3ee:	ff 4f       	sbci	r31, 0xFF	; 255
     3f0:	09 c0       	rjmp	.+18     	; 0x404 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3f2:	e4 5a       	subi	r30, 0xA4	; 164
     3f4:	f1 40       	sbci	r31, 0x01	; 1
     3f6:	43 e0       	ldi	r20, 0x03	; 3
     3f8:	f5 95       	asr	r31
     3fa:	e7 95       	ror	r30
     3fc:	4a 95       	dec	r20
     3fe:	e1 f7       	brne	.-8      	; 0x3f8 <__vector_29+0x194>
     400:	ec 54       	subi	r30, 0x4C	; 76
     402:	ff 4f       	sbci	r31, 0xFF	; 255
     404:	ed 93       	st	X+, r30
     406:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     408:	80 91 3f 05 	lds	r24, 0x053F
     40c:	88 23       	and	r24, r24
     40e:	c1 f1       	breq	.+112    	; 0x480 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     410:	80 91 6f 03 	lds	r24, 0x036F
     414:	90 91 70 03 	lds	r25, 0x0370
     418:	84 5a       	subi	r24, 0xA4	; 164
     41a:	91 40       	sbci	r25, 0x01	; 1
     41c:	ac f0       	brlt	.+42     	; 0x448 <__vector_29+0x1e4>
     41e:	80 91 71 03 	lds	r24, 0x0371
     422:	90 91 72 03 	lds	r25, 0x0372
     426:	84 5a       	subi	r24, 0xA4	; 164
     428:	91 40       	sbci	r25, 0x01	; 1
     42a:	74 f0       	brlt	.+28     	; 0x448 <__vector_29+0x1e4>
     42c:	80 91 73 03 	lds	r24, 0x0373
     430:	90 91 74 03 	lds	r25, 0x0374
     434:	84 5a       	subi	r24, 0xA4	; 164
     436:	91 40       	sbci	r25, 0x01	; 1
     438:	3c f0       	brlt	.+14     	; 0x448 <__vector_29+0x1e4>
     43a:	80 91 75 03 	lds	r24, 0x0375
     43e:	90 91 76 03 	lds	r25, 0x0376
     442:	84 5a       	subi	r24, 0xA4	; 164
     444:	91 40       	sbci	r25, 0x01	; 1
     446:	e4 f4       	brge	.+56     	; 0x480 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     448:	81 e0       	ldi	r24, 0x01	; 1
     44a:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     44e:	10 92 f6 03 	sts	0x03F6, r1
     452:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     456:	10 92 a9 00 	sts	0x00A9, r1
     45a:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     45e:	10 92 ab 00 	sts	0x00AB, r1
     462:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     466:	10 92 f4 03 	sts	0x03F4, r1
     46a:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     46e:	10 92 99 00 	sts	0x0099, r1
     472:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     476:	10 92 9b 00 	sts	0x009B, r1
     47a:	10 92 9a 00 	sts	0x009A, r1
     47e:	02 c0       	rjmp	.+4      	; 0x484 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     480:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     484:	81 2f       	mov	r24, r17
     486:	8f 5f       	subi	r24, 0xFF	; 255
     488:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     48c:	88 31       	cpi	r24, 0x18	; 24
     48e:	08 f4       	brcc	.+2      	; 0x492 <__vector_29+0x22e>
     490:	65 c0       	rjmp	.+202    	; 0x55c <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     492:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	80 93 c6 03 	sts	0x03C6, r24
     49c:	5f c0       	rjmp	.+190    	; 0x55c <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     49e:	80 91 e1 03 	lds	r24, 0x03E1
     4a2:	90 91 e2 03 	lds	r25, 0x03E2
     4a6:	48 0f       	add	r20, r24
     4a8:	59 1f       	adc	r21, r25
     4aa:	56 95       	lsr	r21
     4ac:	47 95       	ror	r20
     4ae:	50 93 e2 03 	sts	0x03E2, r21
     4b2:	40 93 e1 03 	sts	0x03E1, r20
     4b6:	52 c0       	rjmp	.+164    	; 0x55c <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4b8:	80 91 09 02 	lds	r24, 0x0209
     4bc:	88 23       	and	r24, r24
     4be:	09 f4       	brne	.+2      	; 0x4c2 <__vector_29+0x25e>
     4c0:	4d c0       	rjmp	.+154    	; 0x55c <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     4c2:	63 99       	sbic	0x0c, 3	; 12
     4c4:	4b c0       	rjmp	.+150    	; 0x55c <__vector_29+0x2f8>
     4c6:	64 99       	sbic	0x0c, 4	; 12
     4c8:	49 c0       	rjmp	.+146    	; 0x55c <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     4ca:	28 2f       	mov	r18, r24
     4cc:	2f 5f       	subi	r18, 0xFF	; 255
     4ce:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     4d2:	25 30       	cpi	r18, 0x05	; 5
     4d4:	08 f4       	brcc	.+2      	; 0x4d8 <__vector_29+0x274>
     4d6:	42 c0       	rjmp	.+132    	; 0x55c <__vector_29+0x2f8>
					right_vel_sum += value;
     4d8:	80 91 ed 03 	lds	r24, 0x03ED
     4dc:	90 91 ee 03 	lds	r25, 0x03EE
     4e0:	84 0f       	add	r24, r20
     4e2:	95 1f       	adc	r25, r21
     4e4:	90 93 ee 03 	sts	0x03EE, r25
     4e8:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     4ec:	28 30       	cpi	r18, 0x08	; 8
     4ee:	b1 f5       	brne	.+108    	; 0x55c <__vector_29+0x2f8>
						firstSampleRight = 0;
     4f0:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	80 93 08 02 	sts	0x0208, r24
     4fa:	30 c0       	rjmp	.+96     	; 0x55c <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4fc:	80 91 df 03 	lds	r24, 0x03DF
     500:	90 91 e0 03 	lds	r25, 0x03E0
     504:	48 0f       	add	r20, r24
     506:	59 1f       	adc	r21, r25
     508:	56 95       	lsr	r21
     50a:	47 95       	ror	r20
     50c:	50 93 e0 03 	sts	0x03E0, r21
     510:	40 93 df 03 	sts	0x03DF, r20
     514:	23 c0       	rjmp	.+70     	; 0x55c <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     516:	90 91 0a 02 	lds	r25, 0x020A
     51a:	99 23       	and	r25, r25
     51c:	f9 f0       	breq	.+62     	; 0x55c <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     51e:	80 91 00 01 	lds	r24, 0x0100
     522:	83 fd       	sbrc	r24, 3
     524:	1b c0       	rjmp	.+54     	; 0x55c <__vector_29+0x2f8>
     526:	80 91 00 01 	lds	r24, 0x0100
     52a:	84 fd       	sbrc	r24, 4
     52c:	17 c0       	rjmp	.+46     	; 0x55c <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     52e:	29 2f       	mov	r18, r25
     530:	2f 5f       	subi	r18, 0xFF	; 255
     532:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     536:	25 30       	cpi	r18, 0x05	; 5
     538:	88 f0       	brcs	.+34     	; 0x55c <__vector_29+0x2f8>
					left_vel_sum += value;
     53a:	80 91 eb 03 	lds	r24, 0x03EB
     53e:	90 91 ec 03 	lds	r25, 0x03EC
     542:	84 0f       	add	r24, r20
     544:	95 1f       	adc	r25, r21
     546:	90 93 ec 03 	sts	0x03EC, r25
     54a:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     54e:	28 30       	cpi	r18, 0x08	; 8
     550:	29 f4       	brne	.+10     	; 0x55c <__vector_29+0x2f8>
						firstSampleLeft = 0;
     552:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     55c:	90 91 c0 03 	lds	r25, 0x03C0
     560:	92 30       	cpi	r25, 0x02	; 2
     562:	81 f1       	breq	.+96     	; 0x5c4 <__vector_29+0x360>
     564:	93 30       	cpi	r25, 0x03	; 3
     566:	30 f4       	brcc	.+12     	; 0x574 <__vector_29+0x310>
     568:	99 23       	and	r25, r25
     56a:	51 f0       	breq	.+20     	; 0x580 <__vector_29+0x31c>
     56c:	91 30       	cpi	r25, 0x01	; 1
     56e:	09 f0       	breq	.+2      	; 0x572 <__vector_29+0x30e>
     570:	b0 c0       	rjmp	.+352    	; 0x6d2 <__vector_29+0x46e>
     572:	1a c0       	rjmp	.+52     	; 0x5a8 <__vector_29+0x344>
     574:	93 30       	cpi	r25, 0x03	; 3
     576:	e9 f1       	breq	.+122    	; 0x5f2 <__vector_29+0x38e>
     578:	94 30       	cpi	r25, 0x04	; 4
     57a:	09 f0       	breq	.+2      	; 0x57e <__vector_29+0x31a>
     57c:	aa c0       	rjmp	.+340    	; 0x6d2 <__vector_29+0x46e>
     57e:	50 c0       	rjmp	.+160    	; 0x620 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     580:	80 91 2a 03 	lds	r24, 0x032A
     584:	86 95       	lsr	r24
     586:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     58a:	80 91 c1 03 	lds	r24, 0x03C1
     58e:	88 23       	and	r24, r24
     590:	11 f4       	brne	.+4      	; 0x596 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     592:	81 e0       	ldi	r24, 0x01	; 1
     594:	05 c0       	rjmp	.+10     	; 0x5a0 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     596:	81 30       	cpi	r24, 0x01	; 1
     598:	11 f4       	brne	.+4      	; 0x59e <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     59a:	82 e0       	ldi	r24, 0x02	; 2
     59c:	01 c0       	rjmp	.+2      	; 0x5a0 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     59e:	85 e0       	ldi	r24, 0x05	; 5
     5a0:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	0b c0       	rjmp	.+22     	; 0x5be <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5a8:	80 91 2b 03 	lds	r24, 0x032B
     5ac:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5b0:	80 91 2e 03 	lds	r24, 0x032E
     5b4:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5b8:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     5bc:	82 e0       	ldi	r24, 0x02	; 2
     5be:	80 93 c0 03 	sts	0x03C0, r24
     5c2:	87 c0       	rjmp	.+270    	; 0x6d2 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     5c4:	80 91 2c 03 	lds	r24, 0x032C
     5c8:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     5cc:	80 91 2d 03 	lds	r24, 0x032D
     5d0:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5d4:	80 91 c2 03 	lds	r24, 0x03C2
     5d8:	88 23       	and	r24, r24
     5da:	11 f4       	brne	.+4      	; 0x5e0 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5dc:	83 e0       	ldi	r24, 0x03	; 3
     5de:	05 c0       	rjmp	.+10     	; 0x5ea <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5e0:	81 30       	cpi	r24, 0x01	; 1
     5e2:	11 f4       	brne	.+4      	; 0x5e8 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5e4:	84 e0       	ldi	r24, 0x04	; 4
     5e6:	01 c0       	rjmp	.+2      	; 0x5ea <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5e8:	85 e0       	ldi	r24, 0x05	; 5
     5ea:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     5ee:	83 e0       	ldi	r24, 0x03	; 3
     5f0:	e6 cf       	rjmp	.-52     	; 0x5be <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5f2:	80 91 2b 03 	lds	r24, 0x032B
     5f6:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5fa:	80 91 2e 03 	lds	r24, 0x032E
     5fe:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     602:	80 91 c1 03 	lds	r24, 0x03C1
     606:	88 23       	and	r24, r24
     608:	11 f4       	brne	.+4      	; 0x60e <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	05 c0       	rjmp	.+10     	; 0x618 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     60e:	81 30       	cpi	r24, 0x01	; 1
     610:	11 f4       	brne	.+4      	; 0x616 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     612:	82 e0       	ldi	r24, 0x02	; 2
     614:	01 c0       	rjmp	.+2      	; 0x618 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     616:	85 e0       	ldi	r24, 0x05	; 5
     618:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     61c:	84 e0       	ldi	r24, 0x04	; 4
     61e:	cf cf       	rjmp	.-98     	; 0x5be <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     620:	80 91 2c 03 	lds	r24, 0x032C
     624:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     628:	80 91 2d 03 	lds	r24, 0x032D
     62c:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     630:	80 91 c2 03 	lds	r24, 0x03C2
     634:	88 23       	and	r24, r24
     636:	11 f4       	brne	.+4      	; 0x63c <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     638:	83 e0       	ldi	r24, 0x03	; 3
     63a:	06 c0       	rjmp	.+12     	; 0x648 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     63c:	81 30       	cpi	r24, 0x01	; 1
     63e:	19 f4       	brne	.+6      	; 0x646 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     640:	90 93 bf 03 	sts	0x03BF, r25
     644:	03 c0       	rjmp	.+6      	; 0x64c <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     646:	85 e0       	ldi	r24, 0x05	; 5
     648:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     64c:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     650:	20 91 2a 03 	lds	r18, 0x032A
     654:	2e 30       	cpi	r18, 0x0E	; 14
     656:	41 f4       	brne	.+16     	; 0x668 <__vector_29+0x404>
     658:	80 91 c5 03 	lds	r24, 0x03C5
     65c:	81 30       	cpi	r24, 0x01	; 1
     65e:	21 f4       	brne	.+8      	; 0x668 <__vector_29+0x404>
				measBattery=2;
     660:	82 e0       	ldi	r24, 0x02	; 2
     662:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     666:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     668:	42 2f       	mov	r20, r18
     66a:	50 e0       	ldi	r21, 0x00	; 0
     66c:	20 ff       	sbrs	r18, 0
     66e:	31 c0       	rjmp	.+98     	; 0x6d2 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     670:	20 31       	cpi	r18, 0x10	; 16
     672:	50 f4       	brcc	.+20     	; 0x688 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     674:	26 95       	lsr	r18
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	90 e0       	ldi	r25, 0x00	; 0
     67a:	02 c0       	rjmp	.+4      	; 0x680 <__vector_29+0x41c>
     67c:	88 0f       	add	r24, r24
     67e:	99 1f       	adc	r25, r25
     680:	2a 95       	dec	r18
     682:	e2 f7       	brpl	.-8      	; 0x67c <__vector_29+0x418>
     684:	82 b9       	out	0x02, r24	; 2
     686:	25 c0       	rjmp	.+74     	; 0x6d2 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     688:	80 91 3d 05 	lds	r24, 0x053D
     68c:	88 23       	and	r24, r24
     68e:	61 f4       	brne	.+24     	; 0x6a8 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     690:	40 51       	subi	r20, 0x10	; 16
     692:	50 40       	sbci	r21, 0x00	; 0
     694:	55 95       	asr	r21
     696:	47 95       	ror	r20
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	02 c0       	rjmp	.+4      	; 0x6a2 <__vector_29+0x43e>
     69e:	88 0f       	add	r24, r24
     6a0:	99 1f       	adc	r25, r25
     6a2:	4a 95       	dec	r20
     6a4:	e2 f7       	brpl	.-8      	; 0x69e <__vector_29+0x43a>
     6a6:	13 c0       	rjmp	.+38     	; 0x6ce <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     6a8:	81 30       	cpi	r24, 0x01	; 1
     6aa:	11 f0       	breq	.+4      	; 0x6b0 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     6ac:	82 30       	cpi	r24, 0x02	; 2
     6ae:	89 f4       	brne	.+34     	; 0x6d2 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     6b0:	20 91 05 01 	lds	r18, 0x0105
     6b4:	40 51       	subi	r20, 0x10	; 16
     6b6:	50 40       	sbci	r21, 0x00	; 0
     6b8:	55 95       	asr	r21
     6ba:	47 95       	ror	r20
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	02 c0       	rjmp	.+4      	; 0x6c6 <__vector_29+0x462>
     6c2:	88 0f       	add	r24, r24
     6c4:	99 1f       	adc	r25, r25
     6c6:	4a 95       	dec	r20
     6c8:	e2 f7       	brpl	.-8      	; 0x6c2 <__vector_29+0x45e>
     6ca:	80 95       	com	r24
     6cc:	82 23       	and	r24, r18
     6ce:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     6d2:	80 91 29 03 	lds	r24, 0x0329
     6d6:	88 30       	cpi	r24, 0x08	; 8
     6d8:	48 f4       	brcc	.+18     	; 0x6ec <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     6da:	80 91 7b 00 	lds	r24, 0x007B
     6de:	87 7f       	andi	r24, 0xF7	; 247
     6e0:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     6e4:	80 91 29 03 	lds	r24, 0x0329
     6e8:	80 5c       	subi	r24, 0xC0	; 192
     6ea:	08 c0       	rjmp	.+16     	; 0x6fc <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     6ec:	80 91 7b 00 	lds	r24, 0x007B
     6f0:	88 60       	ori	r24, 0x08	; 8
     6f2:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6f6:	80 91 29 03 	lds	r24, 0x0329
     6fa:	88 5c       	subi	r24, 0xC8	; 200
     6fc:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     700:	80 91 c0 03 	lds	r24, 0x03C0
     704:	82 30       	cpi	r24, 0x02	; 2
     706:	81 f4       	brne	.+32     	; 0x728 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     708:	80 91 3d 05 	lds	r24, 0x053D
     70c:	88 23       	and	r24, r24
     70e:	21 f4       	brne	.+8      	; 0x718 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     710:	80 91 05 01 	lds	r24, 0x0105
     714:	80 7f       	andi	r24, 0xF0	; 240
     716:	05 c0       	rjmp	.+10     	; 0x722 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     718:	81 30       	cpi	r24, 0x01	; 1
     71a:	11 f0       	breq	.+4      	; 0x720 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     71c:	82 30       	cpi	r24, 0x02	; 2
     71e:	21 f4       	brne	.+8      	; 0x728 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     720:	8f ef       	ldi	r24, 0xFF	; 255
     722:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     726:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     728:	ff 91       	pop	r31
     72a:	ef 91       	pop	r30
     72c:	bf 91       	pop	r27
     72e:	af 91       	pop	r26
     730:	9f 91       	pop	r25
     732:	8f 91       	pop	r24
     734:	7f 91       	pop	r23
     736:	6f 91       	pop	r22
     738:	5f 91       	pop	r21
     73a:	4f 91       	pop	r20
     73c:	3f 91       	pop	r19
     73e:	2f 91       	pop	r18
     740:	1f 91       	pop	r17
     742:	0f 90       	pop	r0
     744:	0b be       	out	0x3b, r0	; 59
     746:	0f 90       	pop	r0
     748:	0f be       	out	0x3f, r0	; 63
     74a:	0f 90       	pop	r0
     74c:	1f 90       	pop	r1
     74e:	18 95       	reti

00000750 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     750:	80 91 6f 03 	lds	r24, 0x036F
     754:	90 91 70 03 	lds	r25, 0x0370
     758:	84 5a       	subi	r24, 0xA4	; 164
     75a:	91 40       	sbci	r25, 0x01	; 1
     75c:	b4 f0       	brlt	.+44     	; 0x78a <cliffDetected+0x3a>
     75e:	80 91 71 03 	lds	r24, 0x0371
     762:	90 91 72 03 	lds	r25, 0x0372
     766:	84 5a       	subi	r24, 0xA4	; 164
     768:	91 40       	sbci	r25, 0x01	; 1
     76a:	7c f0       	brlt	.+30     	; 0x78a <cliffDetected+0x3a>
     76c:	80 91 73 03 	lds	r24, 0x0373
     770:	90 91 74 03 	lds	r25, 0x0374
     774:	84 5a       	subi	r24, 0xA4	; 164
     776:	91 40       	sbci	r25, 0x01	; 1
     778:	44 f0       	brlt	.+16     	; 0x78a <cliffDetected+0x3a>
     77a:	20 e0       	ldi	r18, 0x00	; 0
     77c:	80 91 75 03 	lds	r24, 0x0375
     780:	90 91 76 03 	lds	r25, 0x0376
     784:	84 5a       	subi	r24, 0xA4	; 164
     786:	91 40       	sbci	r25, 0x01	; 1
     788:	0c f4       	brge	.+2      	; 0x78c <cliffDetected+0x3c>
     78a:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     78c:	82 2f       	mov	r24, r18
     78e:	08 95       	ret

00000790 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     790:	81 e0       	ldi	r24, 0x01	; 1
     792:	80 93 3e 05 	sts	0x053E, r24
}
     796:	08 95       	ret

00000798 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     798:	10 92 3e 05 	sts	0x053E, r1
}
     79c:	08 95       	ret

0000079e <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     79e:	81 e0       	ldi	r24, 0x01	; 1
     7a0:	80 93 3f 05 	sts	0x053F, r24
}
     7a4:	08 95       	ret

000007a6 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     7a6:	10 92 3f 05 	sts	0x053F, r1
}
     7aa:	08 95       	ret

000007ac <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     7ac:	2f 92       	push	r2
     7ae:	3f 92       	push	r3
     7b0:	4f 92       	push	r4
     7b2:	5f 92       	push	r5
     7b4:	6f 92       	push	r6
     7b6:	7f 92       	push	r7
     7b8:	8f 92       	push	r8
     7ba:	9f 92       	push	r9
     7bc:	af 92       	push	r10
     7be:	bf 92       	push	r11
     7c0:	cf 92       	push	r12
     7c2:	df 92       	push	r13
     7c4:	ef 92       	push	r14
     7c6:	ff 92       	push	r15
     7c8:	0f 93       	push	r16
     7ca:	1f 93       	push	r17
     7cc:	df 93       	push	r29
     7ce:	cf 93       	push	r28
     7d0:	cd b7       	in	r28, 0x3d	; 61
     7d2:	de b7       	in	r29, 0x3e	; 62
     7d4:	2a 97       	sbiw	r28, 0x0a	; 10
     7d6:	0f b6       	in	r0, 0x3f	; 63
     7d8:	f8 94       	cli
     7da:	de bf       	out	0x3e, r29	; 62
     7dc:	0f be       	out	0x3f, r0	; 63
     7de:	cd bf       	out	0x3d, r28	; 61
     7e0:	98 87       	std	Y+8, r25	; 0x08
     7e2:	8f 83       	std	Y+7, r24	; 0x07
     7e4:	7a 87       	std	Y+10, r23	; 0x0a
     7e6:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     7e8:	dc 01       	movw	r26, r24
     7ea:	0d 90       	ld	r0, X+
     7ec:	bc 91       	ld	r27, X
     7ee:	a0 2d       	mov	r26, r0
     7f0:	bc 83       	std	Y+4, r27	; 0x04
     7f2:	ab 83       	std	Y+3, r26	; 0x03
     7f4:	fb 01       	movw	r30, r22
     7f6:	01 90       	ld	r0, Z+
     7f8:	f0 81       	ld	r31, Z
     7fa:	e0 2d       	mov	r30, r0
     7fc:	fa 83       	std	Y+2, r31	; 0x02
     7fe:	e9 83       	std	Y+1, r30	; 0x01
     800:	e7 ec       	ldi	r30, 0xC7	; 199
     802:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     804:	80 81       	ld	r24, Z
     806:	91 81       	ldd	r25, Z+1	; 0x01
     808:	05 97       	sbiw	r24, 0x05	; 5
     80a:	14 f4       	brge	.+4      	; 0x810 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     80c:	11 82       	std	Z+1, r1	; 0x01
     80e:	10 82       	st	Z, r1
     810:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     812:	23 e0       	ldi	r18, 0x03	; 3
     814:	e7 3d       	cpi	r30, 0xD7	; 215
     816:	f2 07       	cpc	r31, r18
     818:	a9 f7       	brne	.-22     	; 0x804 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     81a:	a0 90 c7 03 	lds	r10, 0x03C7
     81e:	b0 90 c8 03 	lds	r11, 0x03C8
     822:	b0 94       	com	r11
     824:	a1 94       	neg	r10
     826:	b1 08       	sbc	r11, r1
     828:	b3 94       	inc	r11
     82a:	52 ef       	ldi	r21, 0xF2	; 242
     82c:	65 2e       	mov	r6, r21
     82e:	5f ef       	ldi	r21, 0xFF	; 255
     830:	75 2e       	mov	r7, r21
     832:	6e 0e       	add	r6, r30
     834:	7f 1e       	adc	r7, r31
     836:	d3 01       	movw	r26, r6
     838:	8d 90       	ld	r8, X+
     83a:	9c 90       	ld	r9, X
     83c:	95 94       	asr	r9
     83e:	87 94       	ror	r8
     840:	ad ec       	ldi	r26, 0xCD	; 205
     842:	b3 e0       	ldi	r27, 0x03	; 3
     844:	cd 90       	ld	r12, X+
     846:	dc 90       	ld	r13, X
     848:	d5 94       	asr	r13
     84a:	c7 94       	ror	r12
     84c:	20 91 cf 03 	lds	r18, 0x03CF
     850:	30 91 d0 03 	lds	r19, 0x03D0
     854:	3e 83       	std	Y+6, r19	; 0x06
     856:	2d 83       	std	Y+5, r18	; 0x05
     858:	2a ef       	ldi	r18, 0xFA	; 250
     85a:	22 2e       	mov	r2, r18
     85c:	2f ef       	ldi	r18, 0xFF	; 255
     85e:	32 2e       	mov	r3, r18
     860:	2e 0e       	add	r2, r30
     862:	3f 1e       	adc	r3, r31
     864:	d1 01       	movw	r26, r2
     866:	ed 90       	ld	r14, X+
     868:	fc 90       	ld	r15, X
     86a:	f5 94       	asr	r15
     86c:	e7 94       	ror	r14
     86e:	12 91       	ld	r17, -Z
     870:	02 91       	ld	r16, -Z
     872:	2f 01       	movw	r4, r30
     874:	15 95       	asr	r17
     876:	07 95       	ror	r16
     878:	0e 94 10 23 	call	0x4620	; 0x4620 <rand>
     87c:	2d 81       	ldd	r18, Y+5	; 0x05
     87e:	3e 81       	ldd	r19, Y+6	; 0x06
     880:	2e 51       	subi	r18, 0x1E	; 30
     882:	30 40       	sbci	r19, 0x00	; 0
     884:	2a 0d       	add	r18, r10
     886:	3b 1d       	adc	r19, r11
     888:	2c 0d       	add	r18, r12
     88a:	3d 1d       	adc	r19, r13
     88c:	2e 0d       	add	r18, r14
     88e:	3f 1d       	adc	r19, r15
     890:	20 1b       	sub	r18, r16
     892:	31 0b       	sbc	r19, r17
     894:	28 19       	sub	r18, r8
     896:	39 09       	sbc	r19, r9
     898:	6c e3       	ldi	r22, 0x3C	; 60
     89a:	70 e0       	ldi	r23, 0x00	; 0
     89c:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <__divmodhi4>
     8a0:	28 0f       	add	r18, r24
     8a2:	39 1f       	adc	r19, r25
     8a4:	3e 83       	std	Y+6, r19	; 0x06
     8a6:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     8a8:	d3 01       	movw	r26, r6
     8aa:	6d 90       	ld	r6, X+
     8ac:	7c 90       	ld	r7, X
     8ae:	75 94       	asr	r7
     8b0:	67 94       	ror	r6
     8b2:	c0 90 cb 03 	lds	r12, 0x03CB
     8b6:	d0 90 cc 03 	lds	r13, 0x03CC
     8ba:	d5 94       	asr	r13
     8bc:	c7 94       	ror	r12
     8be:	d5 94       	asr	r13
     8c0:	c7 94       	ror	r12
     8c2:	ed ec       	ldi	r30, 0xCD	; 205
     8c4:	f3 e0       	ldi	r31, 0x03	; 3
     8c6:	a0 80       	ld	r10, Z
     8c8:	b1 80       	ldd	r11, Z+1	; 0x01
     8ca:	b5 94       	asr	r11
     8cc:	a7 94       	ror	r10
     8ce:	d1 01       	movw	r26, r2
     8d0:	8d 90       	ld	r8, X+
     8d2:	9c 90       	ld	r9, X
     8d4:	95 94       	asr	r9
     8d6:	87 94       	ror	r8
     8d8:	00 91 d3 03 	lds	r16, 0x03D3
     8dc:	10 91 d4 03 	lds	r17, 0x03D4
     8e0:	15 95       	asr	r17
     8e2:	07 95       	ror	r16
     8e4:	15 95       	asr	r17
     8e6:	07 95       	ror	r16
     8e8:	f2 01       	movw	r30, r4
     8ea:	e0 80       	ld	r14, Z
     8ec:	f1 80       	ldd	r15, Z+1	; 0x01
     8ee:	f5 94       	asr	r15
     8f0:	e7 94       	ror	r14
     8f2:	0e 94 10 23 	call	0x4620	; 0x4620 <rand>
     8f6:	c6 0c       	add	r12, r6
     8f8:	d7 1c       	adc	r13, r7
     8fa:	22 ee       	ldi	r18, 0xE2	; 226
     8fc:	3f ef       	ldi	r19, 0xFF	; 255
     8fe:	c2 0e       	add	r12, r18
     900:	d3 1e       	adc	r13, r19
     902:	ca 0c       	add	r12, r10
     904:	db 1c       	adc	r13, r11
     906:	c0 1a       	sub	r12, r16
     908:	d1 0a       	sbc	r13, r17
     90a:	c8 18       	sub	r12, r8
     90c:	d9 08       	sbc	r13, r9
     90e:	ce 18       	sub	r12, r14
     910:	df 08       	sbc	r13, r15
     912:	6c e3       	ldi	r22, 0x3C	; 60
     914:	70 e0       	ldi	r23, 0x00	; 0
     916:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <__divmodhi4>
     91a:	c8 0e       	add	r12, r24
     91c:	d9 1e       	adc	r13, r25
     91e:	8d 81       	ldd	r24, Y+5	; 0x05
     920:	9e 81       	ldd	r25, Y+6	; 0x06
     922:	9c 01       	movw	r18, r24
     924:	44 27       	eor	r20, r20
     926:	37 fd       	sbrc	r19, 7
     928:	40 95       	com	r20
     92a:	54 2f       	mov	r21, r20
     92c:	b6 01       	movw	r22, r12
     92e:	88 27       	eor	r24, r24
     930:	77 fd       	sbrc	r23, 7
     932:	80 95       	com	r24
     934:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     936:	ab 81       	ldd	r26, Y+3	; 0x03
     938:	bc 81       	ldd	r27, Y+4	; 0x04
     93a:	b7 fd       	sbrc	r27, 7
     93c:	1b c0       	rjmp	.+54     	; 0x974 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     93e:	7d 01       	movw	r14, r26
     940:	00 27       	eor	r16, r16
     942:	f7 fc       	sbrc	r15, 7
     944:	00 95       	com	r16
     946:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     948:	26 1b       	sub	r18, r22
     94a:	37 0b       	sbc	r19, r23
     94c:	48 0b       	sbc	r20, r24
     94e:	59 0b       	sbc	r21, r25
     950:	ca 01       	movw	r24, r20
     952:	b9 01       	movw	r22, r18
     954:	a8 01       	movw	r20, r16
     956:	97 01       	movw	r18, r14
     958:	0e 94 38 22 	call	0x4470	; 0x4470 <__mulsi3>
     95c:	57 e0       	ldi	r21, 0x07	; 7
     95e:	95 95       	asr	r25
     960:	87 95       	ror	r24
     962:	77 95       	ror	r23
     964:	67 95       	ror	r22
     966:	5a 95       	dec	r21
     968:	d1 f7       	brne	.-12     	; 0x95e <obstacleAvoidance+0x1b2>
     96a:	e6 0e       	add	r14, r22
     96c:	f7 1e       	adc	r15, r23
     96e:	08 1f       	adc	r16, r24
     970:	19 1f       	adc	r17, r25
     972:	1a c0       	rjmp	.+52     	; 0x9a8 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     974:	a9 81       	ldd	r26, Y+1	; 0x01
     976:	ba 81       	ldd	r27, Y+2	; 0x02
     978:	7d 01       	movw	r14, r26
     97a:	00 27       	eor	r16, r16
     97c:	f7 fc       	sbrc	r15, 7
     97e:	00 95       	com	r16
     980:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     982:	62 0f       	add	r22, r18
     984:	73 1f       	adc	r23, r19
     986:	84 1f       	adc	r24, r20
     988:	95 1f       	adc	r25, r21
     98a:	a8 01       	movw	r20, r16
     98c:	97 01       	movw	r18, r14
     98e:	0e 94 38 22 	call	0x4470	; 0x4470 <__mulsi3>
     992:	47 e0       	ldi	r20, 0x07	; 7
     994:	95 95       	asr	r25
     996:	87 95       	ror	r24
     998:	77 95       	ror	r23
     99a:	67 95       	ror	r22
     99c:	4a 95       	dec	r20
     99e:	d1 f7       	brne	.-12     	; 0x994 <obstacleAvoidance+0x1e8>
     9a0:	e6 1a       	sub	r14, r22
     9a2:	f7 0a       	sbc	r15, r23
     9a4:	08 0b       	sbc	r16, r24
     9a6:	19 0b       	sbc	r17, r25
     9a8:	ef 81       	ldd	r30, Y+7	; 0x07
     9aa:	f8 85       	ldd	r31, Y+8	; 0x08
     9ac:	f1 82       	std	Z+1, r15	; 0x01
     9ae:	e0 82       	st	Z, r14
     9b0:	8d 81       	ldd	r24, Y+5	; 0x05
     9b2:	9e 81       	ldd	r25, Y+6	; 0x06
     9b4:	9c 01       	movw	r18, r24
     9b6:	44 27       	eor	r20, r20
     9b8:	37 fd       	sbrc	r19, 7
     9ba:	40 95       	com	r20
     9bc:	54 2f       	mov	r21, r20
     9be:	b6 01       	movw	r22, r12
     9c0:	88 27       	eor	r24, r24
     9c2:	77 fd       	sbrc	r23, 7
     9c4:	80 95       	com	r24
     9c6:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     9c8:	a9 81       	ldd	r26, Y+1	; 0x01
     9ca:	ba 81       	ldd	r27, Y+2	; 0x02
     9cc:	b7 fd       	sbrc	r27, 7
     9ce:	19 c0       	rjmp	.+50     	; 0xa02 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9d0:	7d 01       	movw	r14, r26
     9d2:	00 27       	eor	r16, r16
     9d4:	f7 fc       	sbrc	r15, 7
     9d6:	00 95       	com	r16
     9d8:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9da:	62 0f       	add	r22, r18
     9dc:	73 1f       	adc	r23, r19
     9de:	84 1f       	adc	r24, r20
     9e0:	95 1f       	adc	r25, r21
     9e2:	a8 01       	movw	r20, r16
     9e4:	97 01       	movw	r18, r14
     9e6:	0e 94 38 22 	call	0x4470	; 0x4470 <__mulsi3>
     9ea:	37 e0       	ldi	r19, 0x07	; 7
     9ec:	95 95       	asr	r25
     9ee:	87 95       	ror	r24
     9f0:	77 95       	ror	r23
     9f2:	67 95       	ror	r22
     9f4:	3a 95       	dec	r19
     9f6:	d1 f7       	brne	.-12     	; 0x9ec <obstacleAvoidance+0x240>
     9f8:	e6 0e       	add	r14, r22
     9fa:	f7 1e       	adc	r15, r23
     9fc:	08 1f       	adc	r16, r24
     9fe:	19 1f       	adc	r17, r25
     a00:	1c c0       	rjmp	.+56     	; 0xa3a <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     a02:	ab 81       	ldd	r26, Y+3	; 0x03
     a04:	bc 81       	ldd	r27, Y+4	; 0x04
     a06:	7d 01       	movw	r14, r26
     a08:	00 27       	eor	r16, r16
     a0a:	f7 fc       	sbrc	r15, 7
     a0c:	00 95       	com	r16
     a0e:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a10:	26 1b       	sub	r18, r22
     a12:	37 0b       	sbc	r19, r23
     a14:	48 0b       	sbc	r20, r24
     a16:	59 0b       	sbc	r21, r25
     a18:	ca 01       	movw	r24, r20
     a1a:	b9 01       	movw	r22, r18
     a1c:	a8 01       	movw	r20, r16
     a1e:	97 01       	movw	r18, r14
     a20:	0e 94 38 22 	call	0x4470	; 0x4470 <__mulsi3>
     a24:	27 e0       	ldi	r18, 0x07	; 7
     a26:	95 95       	asr	r25
     a28:	87 95       	ror	r24
     a2a:	77 95       	ror	r23
     a2c:	67 95       	ror	r22
     a2e:	2a 95       	dec	r18
     a30:	d1 f7       	brne	.-12     	; 0xa26 <obstacleAvoidance+0x27a>
     a32:	e6 1a       	sub	r14, r22
     a34:	f7 0a       	sbc	r15, r23
     a36:	08 0b       	sbc	r16, r24
     a38:	19 0b       	sbc	r17, r25
     a3a:	e9 85       	ldd	r30, Y+9	; 0x09
     a3c:	fa 85       	ldd	r31, Y+10	; 0x0a
     a3e:	f1 82       	std	Z+1, r15	; 0x01
     a40:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a42:	a9 85       	ldd	r26, Y+9	; 0x09
     a44:	ba 85       	ldd	r27, Y+10	; 0x0a
     a46:	8d 91       	ld	r24, X+
     a48:	9c 91       	ld	r25, X
     a4a:	81 50       	subi	r24, 0x01	; 1
     a4c:	92 40       	sbci	r25, 0x02	; 2
     a4e:	34 f0       	brlt	.+12     	; 0xa5c <obstacleAvoidance+0x2b0>
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	92 e0       	ldi	r25, 0x02	; 2
     a54:	e9 85       	ldd	r30, Y+9	; 0x09
     a56:	fa 85       	ldd	r31, Y+10	; 0x0a
     a58:	91 83       	std	Z+1, r25	; 0x01
     a5a:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a5c:	af 81       	ldd	r26, Y+7	; 0x07
     a5e:	b8 85       	ldd	r27, Y+8	; 0x08
     a60:	8d 91       	ld	r24, X+
     a62:	9c 91       	ld	r25, X
     a64:	81 50       	subi	r24, 0x01	; 1
     a66:	92 40       	sbci	r25, 0x02	; 2
     a68:	34 f0       	brlt	.+12     	; 0xa76 <obstacleAvoidance+0x2ca>
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	92 e0       	ldi	r25, 0x02	; 2
     a6e:	ef 81       	ldd	r30, Y+7	; 0x07
     a70:	f8 85       	ldd	r31, Y+8	; 0x08
     a72:	91 83       	std	Z+1, r25	; 0x01
     a74:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a76:	a9 85       	ldd	r26, Y+9	; 0x09
     a78:	ba 85       	ldd	r27, Y+10	; 0x0a
     a7a:	8d 91       	ld	r24, X+
     a7c:	9c 91       	ld	r25, X
     a7e:	80 50       	subi	r24, 0x00	; 0
     a80:	9e 4f       	sbci	r25, 0xFE	; 254
     a82:	34 f4       	brge	.+12     	; 0xa90 <obstacleAvoidance+0x2e4>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	9e ef       	ldi	r25, 0xFE	; 254
     a88:	e9 85       	ldd	r30, Y+9	; 0x09
     a8a:	fa 85       	ldd	r31, Y+10	; 0x0a
     a8c:	91 83       	std	Z+1, r25	; 0x01
     a8e:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a90:	af 81       	ldd	r26, Y+7	; 0x07
     a92:	b8 85       	ldd	r27, Y+8	; 0x08
     a94:	8d 91       	ld	r24, X+
     a96:	9c 91       	ld	r25, X
     a98:	80 50       	subi	r24, 0x00	; 0
     a9a:	9e 4f       	sbci	r25, 0xFE	; 254
     a9c:	34 f4       	brge	.+12     	; 0xaaa <obstacleAvoidance+0x2fe>
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	9e ef       	ldi	r25, 0xFE	; 254
     aa2:	ef 81       	ldd	r30, Y+7	; 0x07
     aa4:	f8 85       	ldd	r31, Y+8	; 0x08
     aa6:	91 83       	std	Z+1, r25	; 0x01
     aa8:	80 83       	st	Z, r24

}
     aaa:	2a 96       	adiw	r28, 0x0a	; 10
     aac:	0f b6       	in	r0, 0x3f	; 63
     aae:	f8 94       	cli
     ab0:	de bf       	out	0x3e, r29	; 62
     ab2:	0f be       	out	0x3f, r0	; 63
     ab4:	cd bf       	out	0x3d, r28	; 61
     ab6:	cf 91       	pop	r28
     ab8:	df 91       	pop	r29
     aba:	1f 91       	pop	r17
     abc:	0f 91       	pop	r16
     abe:	ff 90       	pop	r15
     ac0:	ef 90       	pop	r14
     ac2:	df 90       	pop	r13
     ac4:	cf 90       	pop	r12
     ac6:	bf 90       	pop	r11
     ac8:	af 90       	pop	r10
     aca:	9f 90       	pop	r9
     acc:	8f 90       	pop	r8
     ace:	7f 90       	pop	r7
     ad0:	6f 90       	pop	r6
     ad2:	5f 90       	pop	r5
     ad4:	4f 90       	pop	r4
     ad6:	3f 90       	pop	r3
     ad8:	2f 90       	pop	r2
     ada:	08 95       	ret

00000adc <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     adc:	80 91 94 00 	lds	r24, 0x0094
     ae0:	90 91 95 00 	lds	r25, 0x0095
     ae4:	0e 94 15 23 	call	0x462a	; 0x462a <srand>

}
     ae8:	08 95       	ret

00000aea <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     aea:	cf 93       	push	r28
     aec:	df 93       	push	r29

	PCICR = 0;
     aee:	e8 e6       	ldi	r30, 0x68	; 104
     af0:	f0 e0       	ldi	r31, 0x00	; 0
     af2:	10 82       	st	Z, r1
	PCMSK1 = 0;
     af4:	ac e6       	ldi	r26, 0x6C	; 108
     af6:	b0 e0       	ldi	r27, 0x00	; 0
     af8:	1c 92       	st	X, r1
	TCCR2A = 0;
     afa:	20 eb       	ldi	r18, 0xB0	; 176
     afc:	30 e0       	ldi	r19, 0x00	; 0
     afe:	e9 01       	movw	r28, r18
     b00:	18 82       	st	Y, r1
	TCCR2B = 0;
     b02:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     b06:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b0a:	80 81       	ld	r24, Z
     b0c:	82 60       	ori	r24, 0x02	; 2
     b0e:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b10:	8c 91       	ld	r24, X
     b12:	80 68       	ori	r24, 0x80	; 128
     b14:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b16:	88 81       	ld	r24, Y
     b18:	82 60       	ori	r24, 0x02	; 2
     b1a:	88 83       	st	Y, r24

}
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	08 95       	ret

00000b22 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b22:	1f 92       	push	r1
     b24:	0f 92       	push	r0
     b26:	0f b6       	in	r0, 0x3f	; 63
     b28:	0f 92       	push	r0
     b2a:	11 24       	eor	r1, r1
     b2c:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b2e:	80 91 11 02 	lds	r24, 0x0211
     b32:	88 23       	and	r24, r24
     b34:	21 f1       	breq	.+72     	; 0xb7e <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b36:	80 91 03 01 	lds	r24, 0x0103
     b3a:	86 fd       	sbrc	r24, 6
     b3c:	20 c0       	rjmp	.+64     	; 0xb7e <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b3e:	80 91 68 00 	lds	r24, 0x0068
     b42:	8d 7f       	andi	r24, 0xFD	; 253
     b44:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b48:	80 91 6c 00 	lds	r24, 0x006C
     b4c:	8f 77       	andi	r24, 0x7F	; 127
     b4e:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b58:	8d e0       	ldi	r24, 0x0D	; 13
     b5a:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b5e:	80 91 b1 00 	lds	r24, 0x00B1
     b62:	86 60       	ori	r24, 0x06	; 6
     b64:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b68:	80 91 70 00 	lds	r24, 0x0070
     b6c:	82 60       	ori	r24, 0x02	; 2
     b6e:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b72:	10 92 26 03 	sts	0x0326, r1
     b76:	10 92 27 03 	sts	0x0327, r1
     b7a:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     b7e:	8f 91       	pop	r24
     b80:	0f 90       	pop	r0
     b82:	0f be       	out	0x3f, r0	; 63
     b84:	0f 90       	pop	r0
     b86:	1f 90       	pop	r1
     b88:	18 95       	reti

00000b8a <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b8a:	1f 92       	push	r1
     b8c:	0f 92       	push	r0
     b8e:	0f b6       	in	r0, 0x3f	; 63
     b90:	0f 92       	push	r0
     b92:	11 24       	eor	r1, r1
     b94:	2f 93       	push	r18
     b96:	3f 93       	push	r19
     b98:	4f 93       	push	r20
     b9a:	5f 93       	push	r21
     b9c:	8f 93       	push	r24
     b9e:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     ba0:	80 91 b1 00 	lds	r24, 0x00B1
     ba4:	88 7f       	andi	r24, 0xF8	; 248
     ba6:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     baa:	80 91 12 02 	lds	r24, 0x0212
     bae:	88 23       	and	r24, r24
     bb0:	c9 f0       	breq	.+50     	; 0xbe4 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     bb2:	80 91 03 01 	lds	r24, 0x0103
     bb6:	86 ff       	sbrs	r24, 6
     bb8:	11 c0       	rjmp	.+34     	; 0xbdc <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bba:	80 91 68 00 	lds	r24, 0x0068
     bbe:	82 60       	ori	r24, 0x02	; 2
     bc0:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bc4:	80 91 6c 00 	lds	r24, 0x006C
     bc8:	80 68       	ori	r24, 0x80	; 128
     bca:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     bce:	8f ef       	ldi	r24, 0xFF	; 255
     bd0:	9f ef       	ldi	r25, 0xFF	; 255
     bd2:	90 93 02 02 	sts	0x0202, r25
     bd6:	80 93 01 02 	sts	0x0201, r24
     bda:	c8 c0       	rjmp	.+400    	; 0xd6c <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     bdc:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     be0:	83 e3       	ldi	r24, 0x33	; 51
     be2:	3f c0       	rjmp	.+126    	; 0xc62 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     be4:	40 91 01 02 	lds	r20, 0x0201
     be8:	50 91 02 02 	lds	r21, 0x0202
     bec:	2f ef       	ldi	r18, 0xFF	; 255
     bee:	4f 3f       	cpi	r20, 0xFF	; 255
     bf0:	52 07       	cpc	r21, r18
     bf2:	39 f5       	brne	.+78     	; 0xc42 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     bf4:	80 91 03 01 	lds	r24, 0x0103
     bf8:	86 ff       	sbrs	r24, 6
     bfa:	0b c0       	rjmp	.+22     	; 0xc12 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bfc:	80 91 68 00 	lds	r24, 0x0068
     c00:	82 60       	ori	r24, 0x02	; 2
     c02:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c06:	80 91 6c 00 	lds	r24, 0x006C
     c0a:	80 68       	ori	r24, 0x80	; 128
     c0c:	80 93 6c 00 	sts	0x006C, r24
     c10:	ad c0       	rjmp	.+346    	; 0xd6c <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c12:	8c e1       	ldi	r24, 0x1C	; 28
     c14:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c18:	80 91 b1 00 	lds	r24, 0x00B1
     c1c:	86 60       	ori	r24, 0x06	; 6
     c1e:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c22:	80 91 70 00 	lds	r24, 0x0070
     c26:	82 60       	ori	r24, 0x02	; 2
     c28:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c2c:	10 92 26 03 	sts	0x0326, r1
     c30:	10 92 27 03 	sts	0x0327, r1
     c34:	10 92 28 03 	sts	0x0328, r1
					i=0;
     c38:	10 92 02 02 	sts	0x0202, r1
     c3c:	10 92 01 02 	sts	0x0201, r1
     c40:	95 c0       	rjmp	.+298    	; 0xd6c <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c42:	41 30       	cpi	r20, 0x01	; 1
     c44:	51 05       	cpc	r21, r1
     c46:	d1 f4       	brne	.+52     	; 0xc7c <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c48:	80 91 03 01 	lds	r24, 0x0103
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	80 74       	andi	r24, 0x40	; 64
     c50:	90 70       	andi	r25, 0x00	; 0
     c52:	26 e0       	ldi	r18, 0x06	; 6
     c54:	95 95       	asr	r25
     c56:	87 95       	ror	r24
     c58:	2a 95       	dec	r18
     c5a:	e1 f7       	brne	.-8      	; 0xc54 <__vector_13+0xca>
     c5c:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c60:	86 e3       	ldi	r24, 0x36	; 54
     c62:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c66:	80 91 b1 00 	lds	r24, 0x00B1
     c6a:	86 60       	ori	r24, 0x06	; 6
     c6c:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c70:	80 91 70 00 	lds	r24, 0x0070
     c74:	82 60       	ori	r24, 0x02	; 2
     c76:	80 93 70 00 	sts	0x0070, r24
     c7a:	78 c0       	rjmp	.+240    	; 0xd6c <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c7c:	ca 01       	movw	r24, r20
     c7e:	02 97       	sbiw	r24, 0x02	; 2
     c80:	05 97       	sbiw	r24, 0x05	; 5
     c82:	30 f5       	brcc	.+76     	; 0xcd0 <__vector_13+0x146>
		
				OCR2A = 54;
     c84:	86 e3       	ldi	r24, 0x36	; 54
     c86:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c8a:	80 91 b1 00 	lds	r24, 0x00B1
     c8e:	86 60       	ori	r24, 0x06	; 6
     c90:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c94:	80 91 70 00 	lds	r24, 0x0070
     c98:	82 60       	ori	r24, 0x02	; 2
     c9a:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c9e:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     ca2:	30 e0       	ldi	r19, 0x00	; 0
     ca4:	20 74       	andi	r18, 0x40	; 64
     ca6:	30 70       	andi	r19, 0x00	; 0
     ca8:	96 e0       	ldi	r25, 0x06	; 6
     caa:	36 95       	lsr	r19
     cac:	27 95       	ror	r18
     cae:	9a 95       	dec	r25
     cb0:	e1 f7       	brne	.-8      	; 0xcaa <__vector_13+0x120>
     cb2:	86 e0       	ldi	r24, 0x06	; 6
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	84 1b       	sub	r24, r20
     cb8:	95 0b       	sbc	r25, r21
     cba:	02 c0       	rjmp	.+4      	; 0xcc0 <__vector_13+0x136>
     cbc:	22 0f       	add	r18, r18
     cbe:	33 1f       	adc	r19, r19
     cc0:	8a 95       	dec	r24
     cc2:	e2 f7       	brpl	.-8      	; 0xcbc <__vector_13+0x132>
				address_temp += temp;
     cc4:	80 91 27 03 	lds	r24, 0x0327
     cc8:	82 0f       	add	r24, r18
     cca:	80 93 27 03 	sts	0x0327, r24
     cce:	4e c0       	rjmp	.+156    	; 0xd6c <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     cd0:	ca 01       	movw	r24, r20
     cd2:	07 97       	sbiw	r24, 0x07	; 7
     cd4:	06 97       	sbiw	r24, 0x06	; 6
     cd6:	30 f5       	brcc	.+76     	; 0xd24 <__vector_13+0x19a>

				OCR2A = 54;
     cd8:	86 e3       	ldi	r24, 0x36	; 54
     cda:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cde:	80 91 b1 00 	lds	r24, 0x00B1
     ce2:	86 60       	ori	r24, 0x06	; 6
     ce4:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     ce8:	80 91 70 00 	lds	r24, 0x0070
     cec:	82 60       	ori	r24, 0x02	; 2
     cee:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     cf2:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	20 74       	andi	r18, 0x40	; 64
     cfa:	30 70       	andi	r19, 0x00	; 0
     cfc:	86 e0       	ldi	r24, 0x06	; 6
     cfe:	36 95       	lsr	r19
     d00:	27 95       	ror	r18
     d02:	8a 95       	dec	r24
     d04:	e1 f7       	brne	.-8      	; 0xcfe <__vector_13+0x174>
     d06:	8c e0       	ldi	r24, 0x0C	; 12
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	84 1b       	sub	r24, r20
     d0c:	95 0b       	sbc	r25, r21
     d0e:	02 c0       	rjmp	.+4      	; 0xd14 <__vector_13+0x18a>
     d10:	22 0f       	add	r18, r18
     d12:	33 1f       	adc	r19, r19
     d14:	8a 95       	dec	r24
     d16:	e2 f7       	brpl	.-8      	; 0xd10 <__vector_13+0x186>
				data_temp += temp;
     d18:	80 91 26 03 	lds	r24, 0x0326
     d1c:	82 0f       	add	r24, r18
     d1e:	80 93 26 03 	sts	0x0326, r24
     d22:	24 c0       	rjmp	.+72     	; 0xd6c <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d24:	4d 30       	cpi	r20, 0x0D	; 13
     d26:	51 05       	cpc	r21, r1
     d28:	09 f5       	brne	.+66     	; 0xd6c <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d2a:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d2e:	80 91 68 00 	lds	r24, 0x0068
     d32:	82 60       	ori	r24, 0x02	; 2
     d34:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d38:	80 91 6c 00 	lds	r24, 0x006C
     d3c:	80 68       	ori	r24, 0x80	; 128
     d3e:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d42:	8f ef       	ldi	r24, 0xFF	; 255
     d44:	9f ef       	ldi	r25, 0xFF	; 255
     d46:	90 93 02 02 	sts	0x0202, r25
     d4a:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d4e:	80 91 28 03 	lds	r24, 0x0328
     d52:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d56:	80 91 27 03 	lds	r24, 0x0327
     d5a:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     d5e:	80 91 26 03 	lds	r24, 0x0326
     d62:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     d6c:	80 91 01 02 	lds	r24, 0x0201
     d70:	90 91 02 02 	lds	r25, 0x0202
     d74:	2f ef       	ldi	r18, 0xFF	; 255
     d76:	8f 3f       	cpi	r24, 0xFF	; 255
     d78:	92 07       	cpc	r25, r18
     d7a:	29 f0       	breq	.+10     	; 0xd86 <__vector_13+0x1fc>

			i++;
     d7c:	01 96       	adiw	r24, 0x01	; 1
     d7e:	90 93 02 02 	sts	0x0202, r25
     d82:	80 93 01 02 	sts	0x0201, r24

		}

}
     d86:	9f 91       	pop	r25
     d88:	8f 91       	pop	r24
     d8a:	5f 91       	pop	r21
     d8c:	4f 91       	pop	r20
     d8e:	3f 91       	pop	r19
     d90:	2f 91       	pop	r18
     d92:	0f 90       	pop	r0
     d94:	0f be       	out	0x3f, r0	; 63
     d96:	0f 90       	pop	r0
     d98:	1f 90       	pop	r1
     d9a:	18 95       	reti

00000d9c <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d9c:	80 91 00 02 	lds	r24, 0x0200
     da0:	08 95       	ret

00000da2 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     da2:	80 91 24 03 	lds	r24, 0x0324
     da6:	08 95       	ret

00000da8 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     da8:	80 91 25 03 	lds	r24, 0x0325
     dac:	08 95       	ret

00000dae <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     dae:	80 91 11 02 	lds	r24, 0x0211
     db2:	88 23       	and	r24, r24
     db4:	09 f4       	brne	.+2      	; 0xdb8 <handleIRRemoteCommands+0xa>
     db6:	ae c1       	rjmp	.+860    	; 0x1114 <handleIRRemoteCommands+0x366>

		if(command_received) {
     db8:	80 91 17 05 	lds	r24, 0x0517
     dbc:	88 23       	and	r24, r24
     dbe:	09 f4       	brne	.+2      	; 0xdc2 <handleIRRemoteCommands+0x14>
     dc0:	a9 c1       	rjmp	.+850    	; 0x1114 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     dc2:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     dc6:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     dca:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     dce:	e8 2f       	mov	r30, r24
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	e5 33       	cpi	r30, 0x35	; 53
     dd4:	f1 05       	cpc	r31, r1
     dd6:	08 f0       	brcs	.+2      	; 0xdda <handleIRRemoteCommands+0x2c>
     dd8:	67 c1       	rjmp	.+718    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     dda:	ee 58       	subi	r30, 0x8E	; 142
     ddc:	ff 4f       	sbci	r31, 0xFF	; 255
     dde:	ee 0f       	add	r30, r30
     de0:	ff 1f       	adc	r31, r31
     de2:	05 90       	lpm	r0, Z+
     de4:	f4 91       	lpm	r31, Z+
     de6:	e0 2d       	mov	r30, r0
     de8:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     dea:	10 92 f8 03 	sts	0x03F8, r1
     dee:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     df2:	10 92 fa 03 	sts	0x03FA, r1
     df6:	10 92 f9 03 	sts	0x03F9, r1
     dfa:	56 c1       	rjmp	.+684    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     dfc:	20 91 f7 03 	lds	r18, 0x03F7
     e00:	30 91 f8 03 	lds	r19, 0x03F8
     e04:	80 91 f9 03 	lds	r24, 0x03F9
     e08:	90 91 fa 03 	lds	r25, 0x03FA
     e0c:	82 17       	cp	r24, r18
     e0e:	93 07       	cpc	r25, r19
     e10:	2c f4       	brge	.+10     	; 0xe1c <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e12:	30 93 fa 03 	sts	0x03FA, r19
     e16:	20 93 f9 03 	sts	0x03F9, r18
     e1a:	04 c0       	rjmp	.+8      	; 0xe24 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e1c:	90 93 f8 03 	sts	0x03F8, r25
     e20:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e24:	80 91 f7 03 	lds	r24, 0x03F7
     e28:	90 91 f8 03 	lds	r25, 0x03F8
     e2c:	4e 96       	adiw	r24, 0x1e	; 30
     e2e:	90 93 f8 03 	sts	0x03F8, r25
     e32:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e36:	20 91 f9 03 	lds	r18, 0x03F9
     e3a:	30 91 fa 03 	lds	r19, 0x03FA
     e3e:	22 5e       	subi	r18, 0xE2	; 226
     e40:	3f 4f       	sbci	r19, 0xFF	; 255
     e42:	30 93 fa 03 	sts	0x03FA, r19
     e46:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e4a:	81 50       	subi	r24, 0x01	; 1
     e4c:	92 40       	sbci	r25, 0x02	; 2
     e4e:	0c f4       	brge	.+2      	; 0xe52 <handleIRRemoteCommands+0xa4>
     e50:	5e c0       	rjmp	.+188    	; 0xf0e <handleIRRemoteCommands+0x160>
     e52:	80 e0       	ldi	r24, 0x00	; 0
     e54:	92 e0       	ldi	r25, 0x02	; 2
     e56:	57 c0       	rjmp	.+174    	; 0xf06 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e58:	20 91 f7 03 	lds	r18, 0x03F7
     e5c:	30 91 f8 03 	lds	r19, 0x03F8
     e60:	80 91 f5 03 	lds	r24, 0x03F5
     e64:	90 91 f6 03 	lds	r25, 0x03F6
     e68:	28 17       	cp	r18, r24
     e6a:	39 07       	cpc	r19, r25
     e6c:	2c f4       	brge	.+10     	; 0xe78 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e6e:	30 93 fa 03 	sts	0x03FA, r19
     e72:	20 93 f9 03 	sts	0x03F9, r18
     e76:	08 c0       	rjmp	.+16     	; 0xe88 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e78:	80 91 f9 03 	lds	r24, 0x03F9
     e7c:	90 91 fa 03 	lds	r25, 0x03FA
     e80:	90 93 f8 03 	sts	0x03F8, r25
     e84:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e88:	80 91 f7 03 	lds	r24, 0x03F7
     e8c:	90 91 f8 03 	lds	r25, 0x03F8
     e90:	4e 97       	sbiw	r24, 0x1e	; 30
     e92:	90 93 f8 03 	sts	0x03F8, r25
     e96:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     e9a:	20 91 f9 03 	lds	r18, 0x03F9
     e9e:	30 91 fa 03 	lds	r19, 0x03FA
     ea2:	2e 51       	subi	r18, 0x1E	; 30
     ea4:	30 40       	sbci	r19, 0x00	; 0
     ea6:	30 93 fa 03 	sts	0x03FA, r19
     eaa:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     eae:	80 50       	subi	r24, 0x00	; 0
     eb0:	9e 4f       	sbci	r25, 0xFE	; 254
     eb2:	34 f4       	brge	.+12     	; 0xec0 <handleIRRemoteCommands+0x112>
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	9e ef       	ldi	r25, 0xFE	; 254
     eb8:	90 93 f8 03 	sts	0x03F8, r25
     ebc:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     ec0:	20 50       	subi	r18, 0x00	; 0
     ec2:	3e 4f       	sbci	r19, 0xFE	; 254
     ec4:	0c f0       	brlt	.+2      	; 0xec8 <handleIRRemoteCommands+0x11a>
     ec6:	f0 c0       	rjmp	.+480    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     ec8:	80 e0       	ldi	r24, 0x00	; 0
     eca:	9e ef       	ldi	r25, 0xFE	; 254
     ecc:	90 93 fa 03 	sts	0x03FA, r25
     ed0:	80 93 f9 03 	sts	0x03F9, r24
     ed4:	e9 c0       	rjmp	.+466    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     ed6:	80 91 f7 03 	lds	r24, 0x03F7
     eda:	90 91 f8 03 	lds	r25, 0x03F8
     ede:	4e 97       	sbiw	r24, 0x1e	; 30
     ee0:	90 93 f8 03 	sts	0x03F8, r25
     ee4:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     ee8:	20 91 f9 03 	lds	r18, 0x03F9
     eec:	30 91 fa 03 	lds	r19, 0x03FA
     ef0:	22 5e       	subi	r18, 0xE2	; 226
     ef2:	3f 4f       	sbci	r19, 0xFF	; 255
     ef4:	30 93 fa 03 	sts	0x03FA, r19
     ef8:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     efc:	80 50       	subi	r24, 0x00	; 0
     efe:	9e 4f       	sbci	r25, 0xFE	; 254
     f00:	34 f4       	brge	.+12     	; 0xf0e <handleIRRemoteCommands+0x160>
     f02:	80 e0       	ldi	r24, 0x00	; 0
     f04:	9e ef       	ldi	r25, 0xFE	; 254
     f06:	90 93 f8 03 	sts	0x03F8, r25
     f0a:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f0e:	21 50       	subi	r18, 0x01	; 1
     f10:	32 40       	sbci	r19, 0x02	; 2
     f12:	0c f4       	brge	.+2      	; 0xf16 <handleIRRemoteCommands+0x168>
     f14:	c9 c0       	rjmp	.+402    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     f16:	27 c0       	rjmp	.+78     	; 0xf66 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f18:	80 91 f7 03 	lds	r24, 0x03F7
     f1c:	90 91 f8 03 	lds	r25, 0x03F8
     f20:	4e 96       	adiw	r24, 0x1e	; 30
     f22:	90 93 f8 03 	sts	0x03F8, r25
     f26:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f2a:	20 91 f9 03 	lds	r18, 0x03F9
     f2e:	30 91 fa 03 	lds	r19, 0x03FA
     f32:	2e 51       	subi	r18, 0x1E	; 30
     f34:	30 40       	sbci	r19, 0x00	; 0
     f36:	30 93 fa 03 	sts	0x03FA, r19
     f3a:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f3e:	81 50       	subi	r24, 0x01	; 1
     f40:	92 40       	sbci	r25, 0x02	; 2
     f42:	0c f4       	brge	.+2      	; 0xf46 <handleIRRemoteCommands+0x198>
     f44:	bd cf       	rjmp	.-134    	; 0xec0 <handleIRRemoteCommands+0x112>
     f46:	80 e0       	ldi	r24, 0x00	; 0
     f48:	92 e0       	ldi	r25, 0x02	; 2
     f4a:	b6 cf       	rjmp	.-148    	; 0xeb8 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f4c:	80 91 f9 03 	lds	r24, 0x03F9
     f50:	90 91 fa 03 	lds	r25, 0x03FA
     f54:	4e 96       	adiw	r24, 0x1e	; 30
     f56:	90 93 fa 03 	sts	0x03FA, r25
     f5a:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f5e:	81 50       	subi	r24, 0x01	; 1
     f60:	92 40       	sbci	r25, 0x02	; 2
     f62:	0c f4       	brge	.+2      	; 0xf66 <handleIRRemoteCommands+0x1b8>
     f64:	a1 c0       	rjmp	.+322    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	92 e0       	ldi	r25, 0x02	; 2
     f6a:	b0 cf       	rjmp	.-160    	; 0xecc <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f6c:	80 91 f7 03 	lds	r24, 0x03F7
     f70:	90 91 f8 03 	lds	r25, 0x03F8
     f74:	4e 96       	adiw	r24, 0x1e	; 30
     f76:	90 93 f8 03 	sts	0x03F8, r25
     f7a:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f7e:	81 50       	subi	r24, 0x01	; 1
     f80:	92 40       	sbci	r25, 0x02	; 2
     f82:	0c f4       	brge	.+2      	; 0xf86 <handleIRRemoteCommands+0x1d8>
     f84:	91 c0       	rjmp	.+290    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	92 e0       	ldi	r25, 0x02	; 2
     f8a:	1d c0       	rjmp	.+58     	; 0xfc6 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f8c:	80 91 f9 03 	lds	r24, 0x03F9
     f90:	90 91 fa 03 	lds	r25, 0x03FA
     f94:	4e 97       	sbiw	r24, 0x1e	; 30
     f96:	90 93 fa 03 	sts	0x03FA, r25
     f9a:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f9e:	80 50       	subi	r24, 0x00	; 0
     fa0:	9e 4f       	sbci	r25, 0xFE	; 254
     fa2:	0c f0       	brlt	.+2      	; 0xfa6 <handleIRRemoteCommands+0x1f8>
     fa4:	81 c0       	rjmp	.+258    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     fa6:	90 cf       	rjmp	.-224    	; 0xec8 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     fa8:	80 91 f7 03 	lds	r24, 0x03F7
     fac:	90 91 f8 03 	lds	r25, 0x03F8
     fb0:	4e 97       	sbiw	r24, 0x1e	; 30
     fb2:	90 93 f8 03 	sts	0x03F8, r25
     fb6:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fba:	80 50       	subi	r24, 0x00	; 0
     fbc:	9e 4f       	sbci	r25, 0xFE	; 254
     fbe:	0c f0       	brlt	.+2      	; 0xfc2 <handleIRRemoteCommands+0x214>
     fc0:	73 c0       	rjmp	.+230    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
     fc2:	80 e0       	ldi	r24, 0x00	; 0
     fc4:	9e ef       	ldi	r25, 0xFE	; 254
     fc6:	90 93 f8 03 	sts	0x03F8, r25
     fca:	80 93 f7 03 	sts	0x03F7, r24
     fce:	6c c0       	rjmp	.+216    	; 0x10a8 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     fd0:	80 91 18 05 	lds	r24, 0x0518
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	01 96       	adiw	r24, 0x01	; 1
     fd8:	65 e0       	ldi	r22, 0x05	; 5
     fda:	70 e0       	ldi	r23, 0x00	; 0
     fdc:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <__divmodhi4>
     fe0:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
     fe4:	88 23       	and	r24, r24
     fe6:	31 f4       	brne	.+12     	; 0xff4 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     fe8:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     fea:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     fec:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     ff0:	8f ef       	ldi	r24, 0xFF	; 255
     ff2:	20 c0       	rjmp	.+64     	; 0x1034 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     ff4:	81 30       	cpi	r24, 0x01	; 1
     ff6:	31 f4       	brne	.+12     	; 0x1004 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     ff8:	8f ef       	ldi	r24, 0xFF	; 255
     ffa:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     ffe:	10 92 0d 02 	sts	0x020D, r1
    1002:	1a c0       	rjmp	.+52     	; 0x1038 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    1004:	82 30       	cpi	r24, 0x02	; 2
    1006:	41 f4       	brne	.+16     	; 0x1018 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    1008:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    100a:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    100c:	8f ef       	ldi	r24, 0xFF	; 255
    100e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1012:	80 93 0d 02 	sts	0x020D, r24
    1016:	06 c0       	rjmp	.+12     	; 0x1024 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    1018:	83 30       	cpi	r24, 0x03	; 3
    101a:	39 f4       	brne	.+14     	; 0x102a <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    101c:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    1020:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1024:	10 92 0c 02 	sts	0x020C, r1
    1028:	09 c0       	rjmp	.+18     	; 0x103c <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    102a:	84 30       	cpi	r24, 0x04	; 4
    102c:	39 f4       	brne	.+14     	; 0x103c <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    102e:	8f ef       	ldi	r24, 0xFF	; 255
    1030:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1034:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    1038:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    103c:	80 91 0c 02 	lds	r24, 0x020C
    1040:	0e 94 c8 08 	call	0x1190	; 0x1190 <updateRedLed>
					updateGreenLed(pwm_green);
    1044:	80 91 0d 02 	lds	r24, 0x020D
    1048:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateGreenLed>
					updateBlueLed(pwm_blue);
    104c:	80 91 0e 02 	lds	r24, 0x020E
    1050:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateBlueLed>
    1054:	29 c0       	rjmp	.+82     	; 0x10a8 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	80 93 3e 05 	sts	0x053E, r24
    105c:	25 c0       	rjmp	.+74     	; 0x10a8 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    105e:	10 92 3e 05 	sts	0x053E, r1
    1062:	22 c0       	rjmp	.+68     	; 0x10a8 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1064:	80 91 19 05 	lds	r24, 0x0519
    1068:	90 e0       	ldi	r25, 0x00	; 0
    106a:	01 96       	adiw	r24, 0x01	; 1
    106c:	83 70       	andi	r24, 0x03	; 3
    106e:	90 70       	andi	r25, 0x00	; 0
    1070:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    1074:	81 30       	cpi	r24, 0x01	; 1
    1076:	61 f0       	breq	.+24     	; 0x1090 <handleIRRemoteCommands+0x2e2>
    1078:	81 30       	cpi	r24, 0x01	; 1
    107a:	28 f0       	brcs	.+10     	; 0x1086 <handleIRRemoteCommands+0x2d8>
    107c:	82 30       	cpi	r24, 0x02	; 2
    107e:	59 f0       	breq	.+22     	; 0x1096 <handleIRRemoteCommands+0x2e8>
    1080:	83 30       	cpi	r24, 0x03	; 3
    1082:	91 f4       	brne	.+36     	; 0x10a8 <handleIRRemoteCommands+0x2fa>
    1084:	0c c0       	rjmp	.+24     	; 0x109e <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    1086:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    108a:	10 92 3f 05 	sts	0x053F, r1
    108e:	0c c0       	rjmp	.+24     	; 0x10a8 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    1090:	80 93 3e 05 	sts	0x053E, r24
    1094:	fa cf       	rjmp	.-12     	; 0x108a <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    1096:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    109a:	81 e0       	ldi	r24, 0x01	; 1
    109c:	03 c0       	rjmp	.+6      	; 0x10a4 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    109e:	81 e0       	ldi	r24, 0x01	; 1
    10a0:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    10a4:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    10a8:	20 91 f7 03 	lds	r18, 0x03F7
    10ac:	30 91 f8 03 	lds	r19, 0x03F8
    10b0:	37 fd       	sbrc	r19, 7
    10b2:	09 c0       	rjmp	.+18     	; 0x10c6 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10b4:	35 95       	asr	r19
    10b6:	27 95       	ror	r18
    10b8:	35 95       	asr	r19
    10ba:	27 95       	ror	r18
    10bc:	30 93 0a 04 	sts	0x040A, r19
    10c0:	20 93 09 04 	sts	0x0409, r18
    10c4:	0c c0       	rjmp	.+24     	; 0x10de <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    10c6:	88 27       	eor	r24, r24
    10c8:	99 27       	eor	r25, r25
    10ca:	82 1b       	sub	r24, r18
    10cc:	93 0b       	sbc	r25, r19
    10ce:	95 95       	asr	r25
    10d0:	87 95       	ror	r24
    10d2:	95 95       	asr	r25
    10d4:	87 95       	ror	r24
    10d6:	90 93 0a 04 	sts	0x040A, r25
    10da:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    10de:	20 91 f9 03 	lds	r18, 0x03F9
    10e2:	30 91 fa 03 	lds	r19, 0x03FA
    10e6:	37 fd       	sbrc	r19, 7
    10e8:	09 c0       	rjmp	.+18     	; 0x10fc <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    10ea:	35 95       	asr	r19
    10ec:	27 95       	ror	r18
    10ee:	35 95       	asr	r19
    10f0:	27 95       	ror	r18
    10f2:	30 93 08 04 	sts	0x0408, r19
    10f6:	20 93 07 04 	sts	0x0407, r18
    10fa:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10fc:	88 27       	eor	r24, r24
    10fe:	99 27       	eor	r25, r25
    1100:	82 1b       	sub	r24, r18
    1102:	93 0b       	sbc	r25, r19
    1104:	95 95       	asr	r25
    1106:	87 95       	ror	r24
    1108:	95 95       	asr	r25
    110a:	87 95       	ror	r24
    110c:	90 93 08 04 	sts	0x0408, r25
    1110:	80 93 07 04 	sts	0x0407, r24
    1114:	08 95       	ret

00001116 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    1116:	e0 e8       	ldi	r30, 0x80	; 128
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	10 82       	st	Z, r1
	TCCR1B = 0;
    111c:	a1 e8       	ldi	r26, 0x81	; 129
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1122:	80 81       	ld	r24, Z
    1124:	89 6a       	ori	r24, 0xA9	; 169
    1126:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    1128:	8c 91       	ld	r24, X
    112a:	89 60       	ori	r24, 0x09	; 9
    112c:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    112e:	80 91 0c 02 	lds	r24, 0x020C
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	90 93 89 00 	sts	0x0089, r25
    1138:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    113c:	80 91 0d 02 	lds	r24, 0x020D
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	90 93 8b 00 	sts	0x008B, r25
    1146:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    114a:	80 91 0e 02 	lds	r24, 0x020E
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	90 93 8d 00 	sts	0x008D, r25
    1154:	80 93 8c 00 	sts	0x008C, r24

}
    1158:	08 95       	ret

0000115a <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	90 91 0f 04 	lds	r25, 0x040F
    1160:	89 1b       	sub	r24, r25
    1162:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    1166:	88 23       	and	r24, r24
    1168:	61 f0       	breq	.+24     	; 0x1182 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    116a:	80 91 80 00 	lds	r24, 0x0080
    116e:	88 60       	ori	r24, 0x08	; 8
    1170:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1174:	8f ef       	ldi	r24, 0xFF	; 255
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	90 93 8d 00 	sts	0x008D, r25
    117c:	80 93 8c 00 	sts	0x008C, r24
    1180:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1182:	80 91 80 00 	lds	r24, 0x0080
    1186:	87 7f       	andi	r24, 0xF7	; 247
    1188:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    118c:	2f 98       	cbi	0x05, 7	; 5
    118e:	08 95       	ret

00001190 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    1190:	98 2f       	mov	r25, r24

	if(value == 0) {
    1192:	88 23       	and	r24, r24
    1194:	39 f4       	brne	.+14     	; 0x11a4 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    1196:	80 91 80 00 	lds	r24, 0x0080
    119a:	8f 77       	andi	r24, 0x7F	; 127
    119c:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    11a0:	2d 98       	cbi	0x05, 5	; 5
    11a2:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    11a4:	80 91 80 00 	lds	r24, 0x0080
    11a8:	80 68       	ori	r24, 0x80	; 128
    11aa:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    11ae:	89 2f       	mov	r24, r25
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	90 93 89 00 	sts	0x0089, r25
    11b6:	80 93 88 00 	sts	0x0088, r24
    11ba:	08 95       	ret

000011bc <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    11bc:	98 2f       	mov	r25, r24

	if(value == 0) {
    11be:	88 23       	and	r24, r24
    11c0:	39 f4       	brne	.+14     	; 0x11d0 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    11c2:	80 91 80 00 	lds	r24, 0x0080
    11c6:	8f 7d       	andi	r24, 0xDF	; 223
    11c8:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    11cc:	2e 98       	cbi	0x05, 6	; 5
    11ce:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    11d0:	80 91 80 00 	lds	r24, 0x0080
    11d4:	80 62       	ori	r24, 0x20	; 32
    11d6:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    11da:	89 2f       	mov	r24, r25
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	90 93 8b 00 	sts	0x008B, r25
    11e2:	80 93 8a 00 	sts	0x008A, r24
    11e6:	08 95       	ret

000011e8 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    11e8:	98 2f       	mov	r25, r24

	if(value == 0) {
    11ea:	88 23       	and	r24, r24
    11ec:	39 f4       	brne	.+14     	; 0x11fc <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    11ee:	80 91 80 00 	lds	r24, 0x0080
    11f2:	87 7f       	andi	r24, 0xF7	; 247
    11f4:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11f8:	2f 98       	cbi	0x05, 7	; 5
    11fa:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11fc:	80 91 80 00 	lds	r24, 0x0080
    1200:	88 60       	ori	r24, 0x08	; 8
    1202:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    1206:	89 2f       	mov	r24, r25
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	90 93 8d 00 	sts	0x008D, r25
    120e:	80 93 8c 00 	sts	0x008C, r24
    1212:	08 95       	ret

00001214 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1214:	83 30       	cpi	r24, 0x03	; 3
    1216:	79 f1       	breq	.+94     	; 0x1276 <setGreenLed+0x62>
    1218:	84 30       	cpi	r24, 0x04	; 4
    121a:	28 f4       	brcc	.+10     	; 0x1226 <setGreenLed+0x12>
    121c:	81 30       	cpi	r24, 0x01	; 1
    121e:	b9 f0       	breq	.+46     	; 0x124e <setGreenLed+0x3a>
    1220:	82 30       	cpi	r24, 0x02	; 2
    1222:	f8 f4       	brcc	.+62     	; 0x1262 <setGreenLed+0x4e>
    1224:	0a c0       	rjmp	.+20     	; 0x123a <setGreenLed+0x26>
    1226:	85 30       	cpi	r24, 0x05	; 5
    1228:	b9 f1       	breq	.+110    	; 0x1298 <setGreenLed+0x84>
    122a:	85 30       	cpi	r24, 0x05	; 5
    122c:	58 f1       	brcs	.+86     	; 0x1284 <setGreenLed+0x70>
    122e:	86 30       	cpi	r24, 0x06	; 6
    1230:	e9 f1       	breq	.+122    	; 0x12ac <setGreenLed+0x98>
    1232:	87 30       	cpi	r24, 0x07	; 7
    1234:	09 f0       	breq	.+2      	; 0x1238 <setGreenLed+0x24>
    1236:	55 c0       	rjmp	.+170    	; 0x12e2 <setGreenLed+0xce>
    1238:	43 c0       	rjmp	.+134    	; 0x12c0 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    123a:	66 23       	and	r22, r22
    123c:	21 f0       	breq	.+8      	; 0x1246 <setGreenLed+0x32>
    123e:	80 91 0b 01 	lds	r24, 0x010B
    1242:	8e 7f       	andi	r24, 0xFE	; 254
    1244:	42 c0       	rjmp	.+132    	; 0x12ca <setGreenLed+0xb6>
    1246:	80 91 0b 01 	lds	r24, 0x010B
    124a:	81 60       	ori	r24, 0x01	; 1
    124c:	3e c0       	rjmp	.+124    	; 0x12ca <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    124e:	66 23       	and	r22, r22
    1250:	21 f0       	breq	.+8      	; 0x125a <setGreenLed+0x46>
    1252:	80 91 0b 01 	lds	r24, 0x010B
    1256:	8d 7f       	andi	r24, 0xFD	; 253
    1258:	38 c0       	rjmp	.+112    	; 0x12ca <setGreenLed+0xb6>
    125a:	80 91 0b 01 	lds	r24, 0x010B
    125e:	82 60       	ori	r24, 0x02	; 2
    1260:	34 c0       	rjmp	.+104    	; 0x12ca <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1262:	66 23       	and	r22, r22
    1264:	21 f0       	breq	.+8      	; 0x126e <setGreenLed+0x5a>
    1266:	80 91 0b 01 	lds	r24, 0x010B
    126a:	8b 7f       	andi	r24, 0xFB	; 251
    126c:	2e c0       	rjmp	.+92     	; 0x12ca <setGreenLed+0xb6>
    126e:	80 91 0b 01 	lds	r24, 0x010B
    1272:	84 60       	ori	r24, 0x04	; 4
    1274:	2a c0       	rjmp	.+84     	; 0x12ca <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1276:	66 23       	and	r22, r22
    1278:	11 f0       	breq	.+4      	; 0x127e <setGreenLed+0x6a>
    127a:	a3 98       	cbi	0x14, 3	; 20
    127c:	01 c0       	rjmp	.+2      	; 0x1280 <setGreenLed+0x6c>
    127e:	a3 9a       	sbi	0x14, 3	; 20
    1280:	84 b3       	in	r24, 0x14	; 20
    1282:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    1284:	66 23       	and	r22, r22
    1286:	21 f0       	breq	.+8      	; 0x1290 <setGreenLed+0x7c>
    1288:	80 91 0b 01 	lds	r24, 0x010B
    128c:	8f 7e       	andi	r24, 0xEF	; 239
    128e:	1d c0       	rjmp	.+58     	; 0x12ca <setGreenLed+0xb6>
    1290:	80 91 0b 01 	lds	r24, 0x010B
    1294:	80 61       	ori	r24, 0x10	; 16
    1296:	19 c0       	rjmp	.+50     	; 0x12ca <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    1298:	66 23       	and	r22, r22
    129a:	21 f0       	breq	.+8      	; 0x12a4 <setGreenLed+0x90>
    129c:	80 91 0b 01 	lds	r24, 0x010B
    12a0:	8f 7d       	andi	r24, 0xDF	; 223
    12a2:	13 c0       	rjmp	.+38     	; 0x12ca <setGreenLed+0xb6>
    12a4:	80 91 0b 01 	lds	r24, 0x010B
    12a8:	80 62       	ori	r24, 0x20	; 32
    12aa:	0f c0       	rjmp	.+30     	; 0x12ca <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    12ac:	66 23       	and	r22, r22
    12ae:	21 f0       	breq	.+8      	; 0x12b8 <setGreenLed+0xa4>
    12b0:	80 91 0b 01 	lds	r24, 0x010B
    12b4:	8f 7b       	andi	r24, 0xBF	; 191
    12b6:	09 c0       	rjmp	.+18     	; 0x12ca <setGreenLed+0xb6>
    12b8:	80 91 0b 01 	lds	r24, 0x010B
    12bc:	80 64       	ori	r24, 0x40	; 64
    12be:	05 c0       	rjmp	.+10     	; 0x12ca <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    12c0:	66 23       	and	r22, r22
    12c2:	41 f0       	breq	.+16     	; 0x12d4 <setGreenLed+0xc0>
    12c4:	80 91 0b 01 	lds	r24, 0x010B
    12c8:	8f 77       	andi	r24, 0x7F	; 127
    12ca:	80 93 0b 01 	sts	0x010B, r24
    12ce:	80 91 0b 01 	lds	r24, 0x010B
    12d2:	08 95       	ret
    12d4:	80 91 0b 01 	lds	r24, 0x010B
    12d8:	80 68       	ori	r24, 0x80	; 128
    12da:	80 93 0b 01 	sts	0x010B, r24
    12de:	80 91 0b 01 	lds	r24, 0x010B
    12e2:	08 95       	ret

000012e4 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    12e4:	eb e0       	ldi	r30, 0x0B	; 11
    12e6:	f1 e0       	ldi	r31, 0x01	; 1
    12e8:	80 81       	ld	r24, Z
    12ea:	81 60       	ori	r24, 0x01	; 1
    12ec:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    12ee:	80 81       	ld	r24, Z
    12f0:	82 60       	ori	r24, 0x02	; 2
    12f2:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12f4:	80 81       	ld	r24, Z
    12f6:	84 60       	ori	r24, 0x04	; 4
    12f8:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12fa:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12fc:	80 81       	ld	r24, Z
    12fe:	80 61       	ori	r24, 0x10	; 16
    1300:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    1302:	80 81       	ld	r24, Z
    1304:	80 62       	ori	r24, 0x20	; 32
    1306:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    1308:	80 81       	ld	r24, Z
    130a:	80 64       	ori	r24, 0x40	; 64
    130c:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    130e:	80 81       	ld	r24, Z
    1310:	80 68       	ori	r24, 0x80	; 128
    1312:	80 83       	st	Z, r24

}
    1314:	08 95       	ret

00001316 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    1316:	eb e0       	ldi	r30, 0x0B	; 11
    1318:	f1 e0       	ldi	r31, 0x01	; 1
    131a:	80 81       	ld	r24, Z
    131c:	8e 7f       	andi	r24, 0xFE	; 254
    131e:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    1320:	80 81       	ld	r24, Z
    1322:	8d 7f       	andi	r24, 0xFD	; 253
    1324:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    1326:	80 81       	ld	r24, Z
    1328:	8b 7f       	andi	r24, 0xFB	; 251
    132a:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    132c:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    132e:	80 81       	ld	r24, Z
    1330:	8f 7e       	andi	r24, 0xEF	; 239
    1332:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1334:	80 81       	ld	r24, Z
    1336:	8f 7d       	andi	r24, 0xDF	; 223
    1338:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    133a:	80 81       	ld	r24, Z
    133c:	8f 7b       	andi	r24, 0xBF	; 191
    133e:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    1340:	80 81       	ld	r24, Z
    1342:	8f 77       	andi	r24, 0x7F	; 127
    1344:	80 83       	st	Z, r24

}
    1346:	08 95       	ret

00001348 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1348:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    134a:	81 ee       	ldi	r24, 0xE1	; 225
    134c:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    mirf_CSN_hi;
    1350:	28 9a       	sbi	0x05, 0	; 5

}
    1352:	08 95       	ret

00001354 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1354:	ff 92       	push	r15
    1356:	0f 93       	push	r16
    1358:	1f 93       	push	r17
    135a:	cf 93       	push	r28
    135c:	df 93       	push	r29
    135e:	18 2f       	mov	r17, r24
    1360:	09 2f       	mov	r16, r25
    1362:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1364:	0e 94 a4 09 	call	0x1348	; 0x1348 <flushTxFifo>

    mirf_CSN_lo;
    1368:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    136a:	88 ea       	ldi	r24, 0xA8	; 168
    136c:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    1370:	21 2f       	mov	r18, r17
    1372:	30 2f       	mov	r19, r16
    1374:	c9 01       	movw	r24, r18
    1376:	ec 01       	movw	r28, r24
    1378:	10 e0       	ldi	r17, 0x00	; 0
    137a:	04 c0       	rjmp	.+8      	; 0x1384 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    137c:	89 91       	ld	r24, Y+
    137e:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1382:	1f 5f       	subi	r17, 0xFF	; 255
    1384:	1f 15       	cp	r17, r15
    1386:	d0 f3       	brcs	.-12     	; 0x137c <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    1388:	28 9a       	sbi	0x05, 0	; 5


}
    138a:	df 91       	pop	r29
    138c:	cf 91       	pop	r28
    138e:	1f 91       	pop	r17
    1390:	0f 91       	pop	r16
    1392:	ff 90       	pop	r15
    1394:	08 95       	ret

00001396 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1396:	1f 93       	push	r17
    1398:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    139a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    139c:	8f 71       	andi	r24, 0x1F	; 31
    139e:	80 62       	ori	r24, 0x20	; 32
    13a0:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    13a4:	81 2f       	mov	r24, r17
    13a6:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    mirf_CSN_hi;
    13aa:	28 9a       	sbi	0x05, 0	; 5
}
    13ac:	1f 91       	pop	r17
    13ae:	08 95       	ret

000013b0 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    13b0:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13b2:	82 ee       	ldi	r24, 0xE2	; 226
    13b4:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    mirf_CSN_hi;
    13b8:	28 9a       	sbi	0x05, 0	; 5

}
    13ba:	08 95       	ret

000013bc <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    13bc:	80 91 4f 05 	lds	r24, 0x054F
    13c0:	88 23       	and	r24, r24
    13c2:	11 f0       	breq	.+4      	; 0x13c8 <mirf_data_ready+0xc>
    13c4:	80 e0       	ldi	r24, 0x00	; 0
    13c6:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    13c8:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    13ca:	8f ef       	ldi	r24, 0xFF	; 255
    13cc:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    13d0:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    13d2:	80 74       	andi	r24, 0x40	; 64

}
    13d4:	08 95       	ret

000013d6 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    13d6:	1f 93       	push	r17
    13d8:	cf 93       	push	r28
    13da:	df 93       	push	r29
    13dc:	ec 01       	movw	r28, r24
    13de:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    13e0:	80 91 4f 05 	lds	r24, 0x054F
    13e4:	88 23       	and	r24, r24
    13e6:	e1 f7       	brne	.-8      	; 0x13e0 <mirf_send+0xa>

    mirf_CE_lo;
    13e8:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	80 93 4f 05 	sts	0x054F, r24
    TX_POWERUP;                     // Power up
    13f0:	80 e0       	ldi	r24, 0x00	; 0
    13f2:	6a e4       	ldi	r22, 0x4A	; 74
    13f4:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13f8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13fa:	81 ee       	ldi	r24, 0xE1	; 225
    13fc:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    1400:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    1402:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1404:	80 ea       	ldi	r24, 0xA0	; 160
    1406:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    140a:	ce 01       	movw	r24, r28
    140c:	61 2f       	mov	r22, r17
    140e:	0e 94 49 1b 	call	0x3692	; 0x3692 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1412:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1414:	2c 9a       	sbi	0x05, 4	; 5
}
    1416:	df 91       	pop	r29
    1418:	cf 91       	pop	r28
    141a:	1f 91       	pop	r17
    141c:	08 95       	ret

0000141e <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    141e:	ff 92       	push	r15
    1420:	0f 93       	push	r16
    1422:	1f 93       	push	r17
    1424:	8b 01       	movw	r16, r22
    1426:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1428:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    142a:	8f 71       	andi	r24, 0x1F	; 31
    142c:	80 62       	ori	r24, 0x20	; 32
    142e:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1432:	c8 01       	movw	r24, r16
    1434:	6f 2d       	mov	r22, r15
    1436:	0e 94 49 1b 	call	0x3692	; 0x3692 <SPI_Write_Block>
    mirf_CSN_hi;
    143a:	28 9a       	sbi	0x05, 0	; 5
}
    143c:	1f 91       	pop	r17
    143e:	0f 91       	pop	r16
    1440:	ff 90       	pop	r15
    1442:	08 95       	ret

00001444 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1444:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    1446:	80 e1       	ldi	r24, 0x10	; 16
    1448:	45 e0       	ldi	r20, 0x05	; 5
    144a:	0e 94 0f 0a 	call	0x141e	; 0x141e <mirf_write_register>
}
    144e:	08 95       	ret

00001450 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1450:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1452:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1454:	8a e0       	ldi	r24, 0x0A	; 10
    1456:	45 e0       	ldi	r20, 0x05	; 5
    1458:	0e 94 0f 0a 	call	0x141e	; 0x141e <mirf_write_register>
    mirf_CE_hi;
    145c:	2c 9a       	sbi	0x05, 4	; 5
}
    145e:	08 95       	ret

00001460 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1460:	0f 93       	push	r16
    1462:	1f 93       	push	r17
    1464:	df 93       	push	r29
    1466:	cf 93       	push	r28
    1468:	00 d0       	rcall	.+0      	; 0x146a <mirf_config+0xa>
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    146e:	80 e0       	ldi	r24, 0x00	; 0
    1470:	6d e0       	ldi	r22, 0x0D	; 13
    1472:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1476:	83 e0       	ldi	r24, 0x03	; 3
    1478:	61 e0       	ldi	r22, 0x01	; 1
    147a:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    147e:	80 91 0b 04 	lds	r24, 0x040B
    1482:	90 91 0c 04 	lds	r25, 0x040C
    1486:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    1488:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    148a:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    148c:	80 e1       	ldi	r24, 0x10	; 16
    148e:	8e 01       	movw	r16, r28
    1490:	0f 5f       	subi	r16, 0xFF	; 255
    1492:	1f 4f       	sbci	r17, 0xFF	; 255
    1494:	b8 01       	movw	r22, r16
    1496:	43 e0       	ldi	r20, 0x03	; 3
    1498:	0e 94 0f 0a 	call	0x141e	; 0x141e <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    149c:	8a e0       	ldi	r24, 0x0A	; 10
    149e:	b8 01       	movw	r22, r16
    14a0:	43 e0       	ldi	r20, 0x03	; 3
    14a2:	0e 94 0f 0a 	call	0x141e	; 0x141e <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    14a6:	81 e0       	ldi	r24, 0x01	; 1
    14a8:	61 e0       	ldi	r22, 0x01	; 1
    14aa:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    14ae:	82 e0       	ldi	r24, 0x02	; 2
    14b0:	61 e0       	ldi	r22, 0x01	; 1
    14b2:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14b6:	84 e0       	ldi	r24, 0x04	; 4
    14b8:	62 e1       	ldi	r22, 0x12	; 18
    14ba:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    14be:	85 e0       	ldi	r24, 0x05	; 5
    14c0:	68 e2       	ldi	r22, 0x28	; 40
    14c2:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    14c6:	81 e1       	ldi	r24, 0x11	; 17
    14c8:	6d e0       	ldi	r22, 0x0D	; 13
    14ca:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    14ce:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14d0:	80 e5       	ldi	r24, 0x50	; 80
    14d2:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    14d6:	83 e7       	ldi	r24, 0x73	; 115
    14d8:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    mirf_CSN_hi;
    14dc:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    14de:	8c e1       	ldi	r24, 0x1C	; 28
    14e0:	61 e0       	ldi	r22, 0x01	; 1
    14e2:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    14e6:	8d e1       	ldi	r24, 0x1D	; 29
    14e8:	66 e0       	ldi	r22, 0x06	; 6
    14ea:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14ee:	80 e0       	ldi	r24, 0x00	; 0
    14f0:	6f e0       	ldi	r22, 0x0F	; 15
    14f2:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14f6:	0f 90       	pop	r0
    14f8:	0f 90       	pop	r0
    14fa:	0f 90       	pop	r0
    14fc:	cf 91       	pop	r28
    14fe:	df 91       	pop	r29
    1500:	1f 91       	pop	r17
    1502:	0f 91       	pop	r16
    1504:	08 95       	ret

00001506 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    1506:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    1508:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    150a:	0e 94 30 0a 	call	0x1460	; 0x1460 <mirf_config>
}
    150e:	08 95       	ret

00001510 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1510:	ff 92       	push	r15
    1512:	0f 93       	push	r16
    1514:	1f 93       	push	r17
    1516:	8b 01       	movw	r16, r22
    1518:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    151a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    151c:	8f 71       	andi	r24, 0x1F	; 31
    151e:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1522:	c8 01       	movw	r24, r16
    1524:	b8 01       	movw	r22, r16
    1526:	4f 2d       	mov	r20, r15
    1528:	0e 94 22 1b 	call	0x3644	; 0x3644 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    152c:	28 9a       	sbi	0x05, 0	; 5
}
    152e:	1f 91       	pop	r17
    1530:	0f 91       	pop	r16
    1532:	ff 90       	pop	r15
    1534:	08 95       	ret

00001536 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	0f 92       	push	r0
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    1540:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1542:	87 e1       	ldi	r24, 0x17	; 23
    1544:	be 01       	movw	r22, r28
    1546:	6f 5f       	subi	r22, 0xFF	; 255
    1548:	7f 4f       	sbci	r23, 0xFF	; 255
    154a:	41 e0       	ldi	r20, 0x01	; 1
    154c:	0e 94 88 0a 	call	0x1510	; 0x1510 <mirf_read_register>
    1550:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1552:	81 70       	andi	r24, 0x01	; 1
    1554:	0f 90       	pop	r0
    1556:	cf 91       	pop	r28
    1558:	df 91       	pop	r29
    155a:	08 95       	ret

0000155c <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    155c:	0f 93       	push	r16
    155e:	1f 93       	push	r17
    1560:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1562:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1564:	81 e6       	ldi	r24, 0x61	; 97
    1566:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    156a:	c8 01       	movw	r24, r16
    156c:	b8 01       	movw	r22, r16
    156e:	4d e0       	ldi	r20, 0x0D	; 13
    1570:	0e 94 22 1b 	call	0x3644	; 0x3644 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1574:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1576:	87 e0       	ldi	r24, 0x07	; 7
    1578:	60 e4       	ldi	r22, 0x40	; 64
    157a:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>
}
    157e:	1f 91       	pop	r17
    1580:	0f 91       	pop	r16
    1582:	08 95       	ret

00001584 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1584:	0f 93       	push	r16
    1586:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    1588:	0e 94 de 09 	call	0x13bc	; 0x13bc <mirf_data_ready>
    158c:	88 23       	and	r24, r24
    158e:	09 f4       	brne	.+2      	; 0x1592 <handleRFCommands+0xe>
    1590:	53 c3       	rjmp	.+1702   	; 0x1c38 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1592:	80 91 0d 04 	lds	r24, 0x040D
    1596:	82 60       	ori	r24, 0x02	; 2
    1598:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    159c:	87 e0       	ldi	r24, 0x07	; 7
    159e:	60 e7       	ldi	r22, 0x70	; 112
    15a0:	0e 94 cb 09 	call	0x1396	; 0x1396 <mirf_config_register>

		mirf_get_data(rfData);
    15a4:	8d e6       	ldi	r24, 0x6D	; 109
    15a6:	95 e0       	ldi	r25, 0x05	; 5
    15a8:	0e 94 ae 0a 	call	0x155c	; 0x155c <mirf_get_data>
		flush_rx_fifo();
    15ac:	0e 94 d8 09 	call	0x13b0	; 0x13b0 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    15b0:	80 91 6d 05 	lds	r24, 0x056D
    15b4:	88 23       	and	r24, r24
    15b6:	b9 f4       	brne	.+46     	; 0x15e6 <handleRFCommands+0x62>
    15b8:	80 91 6e 05 	lds	r24, 0x056E
    15bc:	88 23       	and	r24, r24
    15be:	99 f4       	brne	.+38     	; 0x15e6 <handleRFCommands+0x62>
    15c0:	80 91 6f 05 	lds	r24, 0x056F
    15c4:	88 23       	and	r24, r24
    15c6:	79 f4       	brne	.+30     	; 0x15e6 <handleRFCommands+0x62>
    15c8:	80 91 70 05 	lds	r24, 0x0570
    15cc:	88 30       	cpi	r24, 0x08	; 8
    15ce:	59 f4       	brne	.+22     	; 0x15e6 <handleRFCommands+0x62>
    15d0:	80 91 71 05 	lds	r24, 0x0571
    15d4:	88 23       	and	r24, r24
    15d6:	39 f4       	brne	.+14     	; 0x15e6 <handleRFCommands+0x62>
    15d8:	80 91 72 05 	lds	r24, 0x0572
    15dc:	88 23       	and	r24, r24
    15de:	19 f4       	brne	.+6      	; 0x15e6 <handleRFCommands+0x62>

			sleep(60);
    15e0:	8c e3       	ldi	r24, 0x3C	; 60
    15e2:	0e 94 21 1d 	call	0x3a42	; 0x3a42 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    15e6:	20 91 71 05 	lds	r18, 0x0571
    15ea:	82 2f       	mov	r24, r18
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	8f 77       	andi	r24, 0x7F	; 127
    15f0:	90 70       	andi	r25, 0x00	; 0
    15f2:	90 93 0a 04 	sts	0x040A, r25
    15f6:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15fa:	e0 91 72 05 	lds	r30, 0x0572
    15fe:	4e 2f       	mov	r20, r30
    1600:	50 e0       	ldi	r21, 0x00	; 0
    1602:	4f 77       	andi	r20, 0x7F	; 127
    1604:	50 70       	andi	r21, 0x00	; 0
    1606:	50 93 08 04 	sts	0x0408, r21
    160a:	40 93 07 04 	sts	0x0407, r20
    160e:	bc 01       	movw	r22, r24
    1610:	66 0f       	add	r22, r22
    1612:	77 1f       	adc	r23, r23
    1614:	66 0f       	add	r22, r22
    1616:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    1618:	27 ff       	sbrs	r18, 7
    161a:	05 c0       	rjmp	.+10     	; 0x1626 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    161c:	70 93 f8 03 	sts	0x03F8, r23
    1620:	60 93 f7 03 	sts	0x03F7, r22
    1624:	08 c0       	rjmp	.+16     	; 0x1636 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    1626:	88 27       	eor	r24, r24
    1628:	99 27       	eor	r25, r25
    162a:	86 1b       	sub	r24, r22
    162c:	97 0b       	sbc	r25, r23
    162e:	90 93 f8 03 	sts	0x03F8, r25
    1632:	80 93 f7 03 	sts	0x03F7, r24
    1636:	9a 01       	movw	r18, r20
    1638:	22 0f       	add	r18, r18
    163a:	33 1f       	adc	r19, r19
    163c:	22 0f       	add	r18, r18
    163e:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    1640:	e7 ff       	sbrs	r30, 7
    1642:	05 c0       	rjmp	.+10     	; 0x164e <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1644:	30 93 fa 03 	sts	0x03FA, r19
    1648:	20 93 f9 03 	sts	0x03F9, r18
    164c:	08 c0       	rjmp	.+16     	; 0x165e <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    164e:	88 27       	eor	r24, r24
    1650:	99 27       	eor	r25, r25
    1652:	82 1b       	sub	r24, r18
    1654:	93 0b       	sbc	r25, r19
    1656:	90 93 fa 03 	sts	0x03FA, r25
    165a:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    165e:	80 91 f7 03 	lds	r24, 0x03F7
    1662:	90 91 f8 03 	lds	r25, 0x03F8
    1666:	81 50       	subi	r24, 0x01	; 1
    1668:	92 40       	sbci	r25, 0x02	; 2
    166a:	34 f0       	brlt	.+12     	; 0x1678 <handleRFCommands+0xf4>
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	92 e0       	ldi	r25, 0x02	; 2
    1670:	90 93 f8 03 	sts	0x03F8, r25
    1674:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1678:	80 91 f9 03 	lds	r24, 0x03F9
    167c:	90 91 fa 03 	lds	r25, 0x03FA
    1680:	81 50       	subi	r24, 0x01	; 1
    1682:	92 40       	sbci	r25, 0x02	; 2
    1684:	34 f0       	brlt	.+12     	; 0x1692 <handleRFCommands+0x10e>
    1686:	80 e0       	ldi	r24, 0x00	; 0
    1688:	92 e0       	ldi	r25, 0x02	; 2
    168a:	90 93 fa 03 	sts	0x03FA, r25
    168e:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1692:	80 91 f7 03 	lds	r24, 0x03F7
    1696:	90 91 f8 03 	lds	r25, 0x03F8
    169a:	80 50       	subi	r24, 0x00	; 0
    169c:	9e 4f       	sbci	r25, 0xFE	; 254
    169e:	34 f4       	brge	.+12     	; 0x16ac <handleRFCommands+0x128>
    16a0:	80 e0       	ldi	r24, 0x00	; 0
    16a2:	9e ef       	ldi	r25, 0xFE	; 254
    16a4:	90 93 f8 03 	sts	0x03F8, r25
    16a8:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    16ac:	80 91 f9 03 	lds	r24, 0x03F9
    16b0:	90 91 fa 03 	lds	r25, 0x03FA
    16b4:	80 50       	subi	r24, 0x00	; 0
    16b6:	9e 4f       	sbci	r25, 0xFE	; 254
    16b8:	34 f4       	brge	.+12     	; 0x16c6 <handleRFCommands+0x142>
    16ba:	80 e0       	ldi	r24, 0x00	; 0
    16bc:	9e ef       	ldi	r25, 0xFE	; 254
    16be:	90 93 fa 03 	sts	0x03FA, r25
    16c2:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    16c6:	80 91 6d 05 	lds	r24, 0x056D
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	90 93 66 05 	sts	0x0566, r25
    16d0:	80 93 65 05 	sts	0x0565, r24
    16d4:	20 91 6e 05 	lds	r18, 0x056E
    16d8:	30 e0       	ldi	r19, 0x00	; 0
    16da:	30 93 68 05 	sts	0x0568, r19
    16de:	20 93 67 05 	sts	0x0567, r18
    16e2:	e0 91 6f 05 	lds	r30, 0x056F
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	f0 93 6a 05 	sts	0x056A, r31
    16ec:	e0 93 69 05 	sts	0x0569, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16f0:	0f ef       	ldi	r16, 0xFF	; 255
    16f2:	10 e0       	ldi	r17, 0x00	; 0
    16f4:	ac 01       	movw	r20, r24
    16f6:	40 9f       	mul	r20, r16
    16f8:	c0 01       	movw	r24, r0
    16fa:	41 9f       	mul	r20, r17
    16fc:	90 0d       	add	r25, r0
    16fe:	50 9f       	mul	r21, r16
    1700:	90 0d       	add	r25, r0
    1702:	11 24       	eor	r1, r1
    1704:	64 e6       	ldi	r22, 0x64	; 100
    1706:	70 e0       	ldi	r23, 0x00	; 0
    1708:	0e 94 57 22 	call	0x44ae	; 0x44ae <__udivmodhi4>
    170c:	46 2f       	mov	r20, r22
    170e:	40 95       	com	r20
    1710:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1714:	20 9f       	mul	r18, r16
    1716:	c0 01       	movw	r24, r0
    1718:	21 9f       	mul	r18, r17
    171a:	90 0d       	add	r25, r0
    171c:	30 9f       	mul	r19, r16
    171e:	90 0d       	add	r25, r0
    1720:	11 24       	eor	r1, r1
    1722:	64 e6       	ldi	r22, 0x64	; 100
    1724:	70 e0       	ldi	r23, 0x00	; 0
    1726:	0e 94 57 22 	call	0x44ae	; 0x44ae <__udivmodhi4>
    172a:	60 95       	com	r22
    172c:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1730:	e0 9f       	mul	r30, r16
    1732:	c0 01       	movw	r24, r0
    1734:	e1 9f       	mul	r30, r17
    1736:	90 0d       	add	r25, r0
    1738:	f0 9f       	mul	r31, r16
    173a:	90 0d       	add	r25, r0
    173c:	11 24       	eor	r1, r1
    173e:	64 e6       	ldi	r22, 0x64	; 100
    1740:	70 e0       	ldi	r23, 0x00	; 0
    1742:	0e 94 57 22 	call	0x44ae	; 0x44ae <__udivmodhi4>
    1746:	60 95       	com	r22
    1748:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    174c:	84 2f       	mov	r24, r20
    174e:	0e 94 c8 08 	call	0x1190	; 0x1190 <updateRedLed>
		updateGreenLed(pwm_green);
    1752:	80 91 0d 02 	lds	r24, 0x020D
    1756:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateGreenLed>
		updateBlueLed(pwm_blue);
    175a:	80 91 0e 02 	lds	r24, 0x020E
    175e:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1762:	80 91 70 05 	lds	r24, 0x0570
    1766:	98 2f       	mov	r25, r24
    1768:	80 ff       	sbrs	r24, 0
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    176c:	44 98       	cbi	0x08, 4	; 8
    176e:	01 c0       	rjmp	.+2      	; 0x1772 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1770:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1772:	91 ff       	sbrs	r25, 1
    1774:	02 c0       	rjmp	.+4      	; 0x177a <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1776:	45 98       	cbi	0x08, 5	; 8
    1778:	01 c0       	rjmp	.+2      	; 0x177c <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    177a:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    177c:	92 ff       	sbrs	r25, 2
    177e:	04 c0       	rjmp	.+8      	; 0x1788 <handleRFCommands+0x204>
			irEnabled = 1;
    1780:	81 e0       	ldi	r24, 0x01	; 1
    1782:	80 93 11 02 	sts	0x0211, r24
    1786:	02 c0       	rjmp	.+4      	; 0x178c <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    1788:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    178c:	94 ff       	sbrs	r25, 4
    178e:	02 c0       	rjmp	.+4      	; 0x1794 <handleRFCommands+0x210>
			calibrateSensors();
    1790:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1794:	90 91 70 05 	lds	r25, 0x0570
    1798:	96 ff       	sbrs	r25, 6
    179a:	04 c0       	rjmp	.+8      	; 0x17a4 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	80 93 3e 05 	sts	0x053E, r24
    17a2:	02 c0       	rjmp	.+4      	; 0x17a8 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    17a4:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    17a8:	97 ff       	sbrs	r25, 7
    17aa:	04 c0       	rjmp	.+8      	; 0x17b4 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    17ac:	81 e0       	ldi	r24, 0x01	; 1
    17ae:	80 93 3f 05 	sts	0x053F, r24
    17b2:	02 c0       	rjmp	.+4      	; 0x17b8 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17b4:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17b8:	80 91 73 05 	lds	r24, 0x0573
    17bc:	80 ff       	sbrs	r24, 0
    17be:	04 c0       	rjmp	.+8      	; 0x17c8 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    17c0:	80 91 0b 01 	lds	r24, 0x010B
    17c4:	8e 7f       	andi	r24, 0xFE	; 254
    17c6:	03 c0       	rjmp	.+6      	; 0x17ce <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    17c8:	80 91 0b 01 	lds	r24, 0x010B
    17cc:	81 60       	ori	r24, 0x01	; 1
    17ce:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    17d2:	80 91 73 05 	lds	r24, 0x0573
    17d6:	81 ff       	sbrs	r24, 1
    17d8:	04 c0       	rjmp	.+8      	; 0x17e2 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    17da:	80 91 0b 01 	lds	r24, 0x010B
    17de:	8d 7f       	andi	r24, 0xFD	; 253
    17e0:	03 c0       	rjmp	.+6      	; 0x17e8 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    17e2:	80 91 0b 01 	lds	r24, 0x010B
    17e6:	82 60       	ori	r24, 0x02	; 2
    17e8:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    17ec:	80 91 73 05 	lds	r24, 0x0573
    17f0:	82 ff       	sbrs	r24, 2
    17f2:	04 c0       	rjmp	.+8      	; 0x17fc <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17f4:	80 91 0b 01 	lds	r24, 0x010B
    17f8:	8b 7f       	andi	r24, 0xFB	; 251
    17fa:	03 c0       	rjmp	.+6      	; 0x1802 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17fc:	80 91 0b 01 	lds	r24, 0x010B
    1800:	84 60       	ori	r24, 0x04	; 4
    1802:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    1806:	80 91 73 05 	lds	r24, 0x0573
    180a:	83 ff       	sbrs	r24, 3
    180c:	02 c0       	rjmp	.+4      	; 0x1812 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    180e:	a3 98       	cbi	0x14, 3	; 20
    1810:	01 c0       	rjmp	.+2      	; 0x1814 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1812:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1814:	80 91 73 05 	lds	r24, 0x0573
    1818:	84 ff       	sbrs	r24, 4
    181a:	04 c0       	rjmp	.+8      	; 0x1824 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    181c:	80 91 0b 01 	lds	r24, 0x010B
    1820:	8f 7e       	andi	r24, 0xEF	; 239
    1822:	03 c0       	rjmp	.+6      	; 0x182a <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1824:	80 91 0b 01 	lds	r24, 0x010B
    1828:	80 61       	ori	r24, 0x10	; 16
    182a:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    182e:	80 91 73 05 	lds	r24, 0x0573
    1832:	85 ff       	sbrs	r24, 5
    1834:	04 c0       	rjmp	.+8      	; 0x183e <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    1836:	80 91 0b 01 	lds	r24, 0x010B
    183a:	8f 7d       	andi	r24, 0xDF	; 223
    183c:	03 c0       	rjmp	.+6      	; 0x1844 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    183e:	80 91 0b 01 	lds	r24, 0x010B
    1842:	80 62       	ori	r24, 0x20	; 32
    1844:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1848:	80 91 73 05 	lds	r24, 0x0573
    184c:	86 ff       	sbrs	r24, 6
    184e:	04 c0       	rjmp	.+8      	; 0x1858 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1850:	80 91 0b 01 	lds	r24, 0x010B
    1854:	8f 7b       	andi	r24, 0xBF	; 191
    1856:	03 c0       	rjmp	.+6      	; 0x185e <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1858:	80 91 0b 01 	lds	r24, 0x010B
    185c:	80 64       	ori	r24, 0x40	; 64
    185e:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1862:	80 91 73 05 	lds	r24, 0x0573
    1866:	87 ff       	sbrs	r24, 7
    1868:	04 c0       	rjmp	.+8      	; 0x1872 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    186a:	80 91 0b 01 	lds	r24, 0x010B
    186e:	8f 77       	andi	r24, 0x7F	; 127
    1870:	03 c0       	rjmp	.+6      	; 0x1878 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1872:	80 91 0b 01 	lds	r24, 0x010B
    1876:	80 68       	ori	r24, 0x80	; 128
    1878:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    187c:	80 91 0b 02 	lds	r24, 0x020B
    1880:	80 93 55 05 	sts	0x0555, r24

		switch(packetId) {
    1884:	85 30       	cpi	r24, 0x05	; 5
    1886:	09 f4       	brne	.+2      	; 0x188a <handleRFCommands+0x306>
    1888:	d2 c0       	rjmp	.+420    	; 0x1a2e <handleRFCommands+0x4aa>
    188a:	86 30       	cpi	r24, 0x06	; 6
    188c:	30 f4       	brcc	.+12     	; 0x189a <handleRFCommands+0x316>
    188e:	83 30       	cpi	r24, 0x03	; 3
    1890:	59 f0       	breq	.+22     	; 0x18a8 <handleRFCommands+0x324>
    1892:	84 30       	cpi	r24, 0x04	; 4
    1894:	09 f0       	breq	.+2      	; 0x1898 <handleRFCommands+0x314>
    1896:	cb c1       	rjmp	.+918    	; 0x1c2e <handleRFCommands+0x6aa>
    1898:	77 c0       	rjmp	.+238    	; 0x1988 <handleRFCommands+0x404>
    189a:	86 30       	cpi	r24, 0x06	; 6
    189c:	09 f4       	brne	.+2      	; 0x18a0 <handleRFCommands+0x31c>
    189e:	21 c1       	rjmp	.+578    	; 0x1ae2 <handleRFCommands+0x55e>
    18a0:	87 30       	cpi	r24, 0x07	; 7
    18a2:	09 f0       	breq	.+2      	; 0x18a6 <handleRFCommands+0x322>
    18a4:	c4 c1       	rjmp	.+904    	; 0x1c2e <handleRFCommands+0x6aa>
    18a6:	70 c1       	rjmp	.+736    	; 0x1b88 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    18a8:	80 91 5f 03 	lds	r24, 0x035F
    18ac:	90 91 60 03 	lds	r25, 0x0360
    18b0:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityResult[0]>>8;
    18b4:	89 2f       	mov	r24, r25
    18b6:	99 0f       	add	r25, r25
    18b8:	99 0b       	sbc	r25, r25
    18ba:	80 93 57 05 	sts	0x0557, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    18be:	80 91 61 03 	lds	r24, 0x0361
    18c2:	90 91 62 03 	lds	r25, 0x0362
    18c6:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityResult[1]>>8;
    18ca:	89 2f       	mov	r24, r25
    18cc:	99 0f       	add	r25, r25
    18ce:	99 0b       	sbc	r25, r25
    18d0:	80 93 59 05 	sts	0x0559, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    18d4:	80 91 63 03 	lds	r24, 0x0363
    18d8:	90 91 64 03 	lds	r25, 0x0364
    18dc:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityResult[2]>>8;
    18e0:	89 2f       	mov	r24, r25
    18e2:	99 0f       	add	r25, r25
    18e4:	99 0b       	sbc	r25, r25
    18e6:	80 93 5b 05 	sts	0x055B, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    18ea:	80 91 65 03 	lds	r24, 0x0365
    18ee:	90 91 66 03 	lds	r25, 0x0366
    18f2:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityResult[3]>>8;
    18f6:	89 2f       	mov	r24, r25
    18f8:	99 0f       	add	r25, r25
    18fa:	99 0b       	sbc	r25, r25
    18fc:	80 93 5d 05 	sts	0x055D, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    1900:	80 91 69 03 	lds	r24, 0x0369
    1904:	90 91 6a 03 	lds	r25, 0x036A
    1908:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityResult[5]>>8;
    190c:	89 2f       	mov	r24, r25
    190e:	99 0f       	add	r25, r25
    1910:	99 0b       	sbc	r25, r25
    1912:	80 93 5f 05 	sts	0x055F, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    1916:	80 91 6b 03 	lds	r24, 0x036B
    191a:	90 91 6c 03 	lds	r25, 0x036C
    191e:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = proximityResult[6]>>8;
    1922:	89 2f       	mov	r24, r25
    1924:	99 0f       	add	r25, r25
    1926:	99 0b       	sbc	r25, r25
    1928:	80 93 61 05 	sts	0x0561, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    192c:	80 91 6d 03 	lds	r24, 0x036D
    1930:	90 91 6e 03 	lds	r25, 0x036E
    1934:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = proximityResult[7]>>8;
    1938:	89 2f       	mov	r24, r25
    193a:	99 0f       	add	r25, r25
    193c:	99 0b       	sbc	r25, r25
    193e:	80 93 63 05 	sts	0x0563, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1942:	20 91 03 01 	lds	r18, 0x0103
    1946:	80 91 03 01 	lds	r24, 0x0103
    194a:	40 91 03 01 	lds	r20, 0x0103
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	80 72       	andi	r24, 0x20	; 32
    1952:	90 70       	andi	r25, 0x00	; 0
    1954:	75 e0       	ldi	r23, 0x05	; 5
    1956:	95 95       	asr	r25
    1958:	87 95       	ror	r24
    195a:	7a 95       	dec	r23
    195c:	e1 f7       	brne	.-8      	; 0x1956 <handleRFCommands+0x3d2>
    195e:	88 0f       	add	r24, r24
    1960:	99 1f       	adc	r25, r25
    1962:	44 1f       	adc	r20, r20
    1964:	44 27       	eor	r20, r20
    1966:	44 1f       	adc	r20, r20
    1968:	44 0f       	add	r20, r20
    196a:	44 0f       	add	r20, r20
    196c:	48 2b       	or	r20, r24
    196e:	30 e0       	ldi	r19, 0x00	; 0
    1970:	20 71       	andi	r18, 0x10	; 16
    1972:	30 70       	andi	r19, 0x00	; 0
    1974:	54 e0       	ldi	r21, 0x04	; 4
    1976:	35 95       	asr	r19
    1978:	27 95       	ror	r18
    197a:	5a 95       	dec	r21
    197c:	e1 f7       	brne	.-8      	; 0x1976 <handleRFCommands+0x3f2>
    197e:	42 2b       	or	r20, r18
    1980:	40 93 64 05 	sts	0x0564, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1984:	84 e0       	ldi	r24, 0x04	; 4
    1986:	51 c1       	rjmp	.+674    	; 0x1c2a <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1988:	80 91 67 03 	lds	r24, 0x0367
    198c:	90 91 68 03 	lds	r25, 0x0368
    1990:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityResult[4]>>8;
    1994:	89 2f       	mov	r24, r25
    1996:	99 0f       	add	r25, r25
    1998:	99 0b       	sbc	r25, r25
    199a:	80 93 57 05 	sts	0x0557, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    199e:	80 91 6f 03 	lds	r24, 0x036F
    19a2:	90 91 70 03 	lds	r25, 0x0370
    19a6:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityResult[8]>>8;
    19aa:	89 2f       	mov	r24, r25
    19ac:	99 0f       	add	r25, r25
    19ae:	99 0b       	sbc	r25, r25
    19b0:	80 93 59 05 	sts	0x0559, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19b4:	80 91 71 03 	lds	r24, 0x0371
    19b8:	90 91 72 03 	lds	r25, 0x0372
    19bc:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityResult[9]>>8;
    19c0:	89 2f       	mov	r24, r25
    19c2:	99 0f       	add	r25, r25
    19c4:	99 0b       	sbc	r25, r25
    19c6:	80 93 5b 05 	sts	0x055B, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    19ca:	80 91 73 03 	lds	r24, 0x0373
    19ce:	90 91 74 03 	lds	r25, 0x0374
    19d2:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityResult[10]>>8;
    19d6:	89 2f       	mov	r24, r25
    19d8:	99 0f       	add	r25, r25
    19da:	99 0b       	sbc	r25, r25
    19dc:	80 93 5d 05 	sts	0x055D, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    19e0:	80 91 75 03 	lds	r24, 0x0375
    19e4:	90 91 76 03 	lds	r25, 0x0376
    19e8:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityResult[11]>>8;
    19ec:	89 2f       	mov	r24, r25
    19ee:	99 0f       	add	r25, r25
    19f0:	99 0b       	sbc	r25, r25
    19f2:	80 93 5f 05 	sts	0x055F, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19f6:	80 91 1b 05 	lds	r24, 0x051B
    19fa:	90 91 1c 05 	lds	r25, 0x051C
    19fe:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = accX>>8;
    1a02:	89 2f       	mov	r24, r25
    1a04:	99 0f       	add	r25, r25
    1a06:	99 0b       	sbc	r25, r25
    1a08:	80 93 61 05 	sts	0x0561, r24
				ackPayload[13] = accY&0xFF;
    1a0c:	80 91 1d 05 	lds	r24, 0x051D
    1a10:	90 91 1e 05 	lds	r25, 0x051E
    1a14:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = accY>>8;
    1a18:	89 2f       	mov	r24, r25
    1a1a:	99 0f       	add	r25, r25
    1a1c:	99 0b       	sbc	r25, r25
    1a1e:	80 93 63 05 	sts	0x0563, r24
				ackPayload[15] = irCommand;
    1a22:	80 91 16 05 	lds	r24, 0x0516
    1a26:	80 93 64 05 	sts	0x0564, r24
				packetId = 5;
    1a2a:	85 e0       	ldi	r24, 0x05	; 5
    1a2c:	fe c0       	rjmp	.+508    	; 0x1c2a <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a2e:	80 91 2f 03 	lds	r24, 0x032F
    1a32:	90 91 30 03 	lds	r25, 0x0330
    1a36:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a3a:	80 91 2f 03 	lds	r24, 0x032F
    1a3e:	90 91 30 03 	lds	r25, 0x0330
    1a42:	90 93 57 05 	sts	0x0557, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a46:	80 91 33 03 	lds	r24, 0x0333
    1a4a:	90 91 34 03 	lds	r25, 0x0334
    1a4e:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a52:	80 91 33 03 	lds	r24, 0x0333
    1a56:	90 91 34 03 	lds	r25, 0x0334
    1a5a:	90 93 59 05 	sts	0x0559, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a5e:	80 91 37 03 	lds	r24, 0x0337
    1a62:	90 91 38 03 	lds	r25, 0x0338
    1a66:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a6a:	80 91 37 03 	lds	r24, 0x0337
    1a6e:	90 91 38 03 	lds	r25, 0x0338
    1a72:	90 93 5b 05 	sts	0x055B, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a76:	80 91 3b 03 	lds	r24, 0x033B
    1a7a:	90 91 3c 03 	lds	r25, 0x033C
    1a7e:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a82:	80 91 3b 03 	lds	r24, 0x033B
    1a86:	90 91 3c 03 	lds	r25, 0x033C
    1a8a:	90 93 5d 05 	sts	0x055D, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a8e:	80 91 43 03 	lds	r24, 0x0343
    1a92:	90 91 44 03 	lds	r25, 0x0344
    1a96:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a9a:	80 91 43 03 	lds	r24, 0x0343
    1a9e:	90 91 44 03 	lds	r25, 0x0344
    1aa2:	90 93 5f 05 	sts	0x055F, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1aa6:	80 91 47 03 	lds	r24, 0x0347
    1aaa:	90 91 48 03 	lds	r25, 0x0348
    1aae:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = proximityValue[12]>>8;
    1ab2:	80 91 47 03 	lds	r24, 0x0347
    1ab6:	90 91 48 03 	lds	r25, 0x0348
    1aba:	90 93 61 05 	sts	0x0561, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1abe:	80 91 4b 03 	lds	r24, 0x034B
    1ac2:	90 91 4c 03 	lds	r25, 0x034C
    1ac6:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = proximityValue[14]>>8;
    1aca:	80 91 4b 03 	lds	r24, 0x034B
    1ace:	90 91 4c 03 	lds	r25, 0x034C
    1ad2:	90 93 63 05 	sts	0x0563, r25
				ackPayload[15] = currentSelector;
    1ad6:	80 91 3a 05 	lds	r24, 0x053A
    1ada:	80 93 64 05 	sts	0x0564, r24
				packetId = 6;
    1ade:	86 e0       	ldi	r24, 0x06	; 6
    1ae0:	a4 c0       	rjmp	.+328    	; 0x1c2a <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1ae2:	80 91 3f 03 	lds	r24, 0x033F
    1ae6:	90 91 40 03 	lds	r25, 0x0340
    1aea:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityValue[8]>>8;
    1aee:	80 91 3f 03 	lds	r24, 0x033F
    1af2:	90 91 40 03 	lds	r25, 0x0340
    1af6:	90 93 57 05 	sts	0x0557, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1afa:	80 91 4f 03 	lds	r24, 0x034F
    1afe:	90 91 50 03 	lds	r25, 0x0350
    1b02:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityValue[16]>>8;
    1b06:	80 91 4f 03 	lds	r24, 0x034F
    1b0a:	90 91 50 03 	lds	r25, 0x0350
    1b0e:	90 93 59 05 	sts	0x0559, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b12:	80 91 53 03 	lds	r24, 0x0353
    1b16:	90 91 54 03 	lds	r25, 0x0354
    1b1a:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b1e:	80 91 53 03 	lds	r24, 0x0353
    1b22:	90 91 54 03 	lds	r25, 0x0354
    1b26:	90 93 5b 05 	sts	0x055B, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b2a:	80 91 57 03 	lds	r24, 0x0357
    1b2e:	90 91 58 03 	lds	r25, 0x0358
    1b32:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b36:	80 91 57 03 	lds	r24, 0x0357
    1b3a:	90 91 58 03 	lds	r25, 0x0358
    1b3e:	90 93 5d 05 	sts	0x055D, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b42:	80 91 5b 03 	lds	r24, 0x035B
    1b46:	90 91 5c 03 	lds	r25, 0x035C
    1b4a:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b4e:	80 91 5b 03 	lds	r24, 0x035B
    1b52:	90 91 5c 03 	lds	r25, 0x035C
    1b56:	90 93 5f 05 	sts	0x055F, r25
				ackPayload[11] = accZ&0xFF;
    1b5a:	80 91 1f 05 	lds	r24, 0x051F
    1b5e:	90 91 20 05 	lds	r25, 0x0520
    1b62:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = accZ>>8;
    1b66:	89 2f       	mov	r24, r25
    1b68:	99 0f       	add	r25, r25
    1b6a:	99 0b       	sbc	r25, r25
    1b6c:	80 93 61 05 	sts	0x0561, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b70:	80 91 c3 03 	lds	r24, 0x03C3
    1b74:	90 91 c4 03 	lds	r25, 0x03C4
    1b78:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = batteryLevel>>8;
    1b7c:	90 93 63 05 	sts	0x0563, r25
				ackPayload[15] = 0;
    1b80:	10 92 64 05 	sts	0x0564, r1
				packetId = 7;
    1b84:	87 e0       	ldi	r24, 0x07	; 7
    1b86:	51 c0       	rjmp	.+162    	; 0x1c2a <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b88:	80 91 db 03 	lds	r24, 0x03DB
    1b8c:	90 91 dc 03 	lds	r25, 0x03DC
    1b90:	a0 91 dd 03 	lds	r26, 0x03DD
    1b94:	b0 91 de 03 	lds	r27, 0x03DE
    1b98:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = leftMotSteps>>8;
    1b9c:	29 2f       	mov	r18, r25
    1b9e:	3a 2f       	mov	r19, r26
    1ba0:	4b 2f       	mov	r20, r27
    1ba2:	55 27       	eor	r21, r21
    1ba4:	47 fd       	sbrc	r20, 7
    1ba6:	5a 95       	dec	r21
    1ba8:	20 93 57 05 	sts	0x0557, r18
				ackPayload[3] = leftMotSteps>>16;
    1bac:	9d 01       	movw	r18, r26
    1bae:	55 27       	eor	r21, r21
    1bb0:	37 fd       	sbrc	r19, 7
    1bb2:	50 95       	com	r21
    1bb4:	45 2f       	mov	r20, r21
    1bb6:	20 93 58 05 	sts	0x0558, r18
				ackPayload[4] = leftMotSteps>>24;
    1bba:	8b 2f       	mov	r24, r27
    1bbc:	bb 27       	eor	r27, r27
    1bbe:	87 fd       	sbrc	r24, 7
    1bc0:	b0 95       	com	r27
    1bc2:	9b 2f       	mov	r25, r27
    1bc4:	ab 2f       	mov	r26, r27
    1bc6:	80 93 59 05 	sts	0x0559, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1bca:	80 91 d7 03 	lds	r24, 0x03D7
    1bce:	90 91 d8 03 	lds	r25, 0x03D8
    1bd2:	a0 91 d9 03 	lds	r26, 0x03D9
    1bd6:	b0 91 da 03 	lds	r27, 0x03DA
    1bda:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = rightMotSteps>>8;
    1bde:	29 2f       	mov	r18, r25
    1be0:	3a 2f       	mov	r19, r26
    1be2:	4b 2f       	mov	r20, r27
    1be4:	55 27       	eor	r21, r21
    1be6:	47 fd       	sbrc	r20, 7
    1be8:	5a 95       	dec	r21
    1bea:	20 93 5b 05 	sts	0x055B, r18
				ackPayload[7] = rightMotSteps>>16;
    1bee:	9d 01       	movw	r18, r26
    1bf0:	55 27       	eor	r21, r21
    1bf2:	37 fd       	sbrc	r19, 7
    1bf4:	50 95       	com	r21
    1bf6:	45 2f       	mov	r20, r21
    1bf8:	20 93 5c 05 	sts	0x055C, r18
				ackPayload[8] = rightMotSteps>>24;
    1bfc:	8b 2f       	mov	r24, r27
    1bfe:	bb 27       	eor	r27, r27
    1c00:	87 fd       	sbrc	r24, 7
    1c02:	b0 95       	com	r27
    1c04:	9b 2f       	mov	r25, r27
    1c06:	ab 2f       	mov	r26, r27
    1c08:	80 93 5d 05 	sts	0x055D, r24
				ackPayload[9] = 0;
    1c0c:	10 92 5e 05 	sts	0x055E, r1
				ackPayload[10] = 0;
    1c10:	10 92 5f 05 	sts	0x055F, r1
				ackPayload[11] = 0;
    1c14:	10 92 60 05 	sts	0x0560, r1
				ackPayload[12] = 0;
    1c18:	10 92 61 05 	sts	0x0561, r1
				ackPayload[13] = 0;
    1c1c:	10 92 62 05 	sts	0x0562, r1
				ackPayload[14] = 0;
    1c20:	10 92 63 05 	sts	0x0563, r1
				ackPayload[15] = 0;
    1c24:	10 92 64 05 	sts	0x0564, r1
				packetId = 3;
    1c28:	83 e0       	ldi	r24, 0x03	; 3
    1c2a:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c2e:	85 e5       	ldi	r24, 0x55	; 85
    1c30:	95 e0       	ldi	r25, 0x05	; 5
    1c32:	60 e1       	ldi	r22, 0x10	; 16
    1c34:	0e 94 aa 09 	call	0x1354	; 0x1354 <writeAckPayload>

	}

}
    1c38:	1f 91       	pop	r17
    1c3a:	0f 91       	pop	r16
    1c3c:	08 95       	ret

00001c3e <initMotors>:

#include "motors.h"

void initMotors() {
    1c3e:	0f 93       	push	r16
    1c40:	1f 93       	push	r17
    1c42:	cf 93       	push	r28
    1c44:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c46:	e0 e9       	ldi	r30, 0x90	; 144
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c4c:	a1 e9       	ldi	r26, 0x91	; 145
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c52:	21 e7       	ldi	r18, 0x71	; 113
    1c54:	30 e0       	ldi	r19, 0x00	; 0
    1c56:	e9 01       	movw	r28, r18
    1c58:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c5a:	40 ea       	ldi	r20, 0xA0	; 160
    1c5c:	50 e0       	ldi	r21, 0x00	; 0
    1c5e:	ea 01       	movw	r28, r20
    1c60:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c62:	61 ea       	ldi	r22, 0xA1	; 161
    1c64:	70 e0       	ldi	r23, 0x00	; 0
    1c66:	eb 01       	movw	r28, r22
    1c68:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c6a:	02 e7       	ldi	r16, 0x72	; 114
    1c6c:	10 e0       	ldi	r17, 0x00	; 0
    1c6e:	e8 01       	movw	r28, r16
    1c70:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c72:	80 81       	ld	r24, Z
    1c74:	83 68       	ori	r24, 0x83	; 131
    1c76:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c78:	80 81       	ld	r24, Z
    1c7a:	83 60       	ori	r24, 0x03	; 3
    1c7c:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c7e:	8c 91       	ld	r24, X
    1c80:	8b 60       	ori	r24, 0x0B	; 11
    1c82:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c84:	80 91 f3 03 	lds	r24, 0x03F3
    1c88:	90 91 f4 03 	lds	r25, 0x03F4
    1c8c:	90 93 99 00 	sts	0x0099, r25
    1c90:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c94:	10 92 9b 00 	sts	0x009B, r1
    1c98:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c9c:	d9 01       	movw	r26, r18
    1c9e:	8c 91       	ld	r24, X
    1ca0:	81 60       	ori	r24, 0x01	; 1
    1ca2:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1ca4:	80 81       	ld	r24, Z
    1ca6:	8f 75       	andi	r24, 0x5F	; 95
    1ca8:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1caa:	8e b1       	in	r24, 0x0e	; 14
    1cac:	87 7e       	andi	r24, 0xE7	; 231
    1cae:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1cb0:	ea 01       	movw	r28, r20
    1cb2:	88 81       	ld	r24, Y
    1cb4:	83 68       	ori	r24, 0x83	; 131
    1cb6:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1cb8:	fb 01       	movw	r30, r22
    1cba:	80 81       	ld	r24, Z
    1cbc:	8b 60       	ori	r24, 0x0B	; 11
    1cbe:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1cc0:	80 91 f5 03 	lds	r24, 0x03F5
    1cc4:	90 91 f6 03 	lds	r25, 0x03F6
    1cc8:	90 93 a9 00 	sts	0x00A9, r25
    1ccc:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1cd0:	10 92 ab 00 	sts	0x00AB, r1
    1cd4:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1cd8:	d8 01       	movw	r26, r16
    1cda:	8c 91       	ld	r24, X
    1cdc:	81 60       	ori	r24, 0x01	; 1
    1cde:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1ce0:	88 81       	ld	r24, Y
    1ce2:	8f 75       	andi	r24, 0x5F	; 95
    1ce4:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ce6:	e2 e0       	ldi	r30, 0x02	; 2
    1ce8:	f1 e0       	ldi	r31, 0x01	; 1
    1cea:	80 81       	ld	r24, Z
    1cec:	87 7e       	andi	r24, 0xE7	; 231
    1cee:	80 83       	st	Z, r24


}
    1cf0:	df 91       	pop	r29
    1cf2:	cf 91       	pop	r28
    1cf4:	1f 91       	pop	r17
    1cf6:	0f 91       	pop	r16
    1cf8:	08 95       	ret

00001cfa <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1cfa:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cfc:	99 27       	eor	r25, r25
    1cfe:	87 fd       	sbrc	r24, 7
    1d00:	90 95       	com	r25
    1d02:	97 ff       	sbrs	r25, 7
    1d04:	03 c0       	rjmp	.+6      	; 0x1d0c <setLeftSpeed+0x12>
    1d06:	90 95       	com	r25
    1d08:	81 95       	neg	r24
    1d0a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d0c:	90 93 08 04 	sts	0x0408, r25
    1d10:	80 93 07 04 	sts	0x0407, r24
    1d14:	9c 01       	movw	r18, r24
    1d16:	22 0f       	add	r18, r18
    1d18:	33 1f       	adc	r19, r19
    1d1a:	22 0f       	add	r18, r18
    1d1c:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d1e:	47 fd       	sbrc	r20, 7
    1d20:	05 c0       	rjmp	.+10     	; 0x1d2c <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d22:	30 93 fa 03 	sts	0x03FA, r19
    1d26:	20 93 f9 03 	sts	0x03F9, r18
    1d2a:	08 c0       	rjmp	.+16     	; 0x1d3c <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d2c:	88 27       	eor	r24, r24
    1d2e:	99 27       	eor	r25, r25
    1d30:	82 1b       	sub	r24, r18
    1d32:	93 0b       	sbc	r25, r19
    1d34:	90 93 fa 03 	sts	0x03FA, r25
    1d38:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d3c:	80 91 f9 03 	lds	r24, 0x03F9
    1d40:	90 91 fa 03 	lds	r25, 0x03FA
    1d44:	81 50       	subi	r24, 0x01	; 1
    1d46:	92 40       	sbci	r25, 0x02	; 2
    1d48:	34 f0       	brlt	.+12     	; 0x1d56 <setLeftSpeed+0x5c>
    1d4a:	80 e0       	ldi	r24, 0x00	; 0
    1d4c:	92 e0       	ldi	r25, 0x02	; 2
    1d4e:	90 93 fa 03 	sts	0x03FA, r25
    1d52:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d56:	80 91 f9 03 	lds	r24, 0x03F9
    1d5a:	90 91 fa 03 	lds	r25, 0x03FA
    1d5e:	80 50       	subi	r24, 0x00	; 0
    1d60:	9e 4f       	sbci	r25, 0xFE	; 254
    1d62:	34 f4       	brge	.+12     	; 0x1d70 <setLeftSpeed+0x76>
    1d64:	80 e0       	ldi	r24, 0x00	; 0
    1d66:	9e ef       	ldi	r25, 0xFE	; 254
    1d68:	90 93 fa 03 	sts	0x03FA, r25
    1d6c:	80 93 f9 03 	sts	0x03F9, r24
    1d70:	08 95       	ret

00001d72 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d72:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d74:	99 27       	eor	r25, r25
    1d76:	87 fd       	sbrc	r24, 7
    1d78:	90 95       	com	r25
    1d7a:	97 ff       	sbrs	r25, 7
    1d7c:	03 c0       	rjmp	.+6      	; 0x1d84 <setRightSpeed+0x12>
    1d7e:	90 95       	com	r25
    1d80:	81 95       	neg	r24
    1d82:	9f 4f       	sbci	r25, 0xFF	; 255
    1d84:	90 93 0a 04 	sts	0x040A, r25
    1d88:	80 93 09 04 	sts	0x0409, r24
    1d8c:	9c 01       	movw	r18, r24
    1d8e:	22 0f       	add	r18, r18
    1d90:	33 1f       	adc	r19, r19
    1d92:	22 0f       	add	r18, r18
    1d94:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d96:	47 fd       	sbrc	r20, 7
    1d98:	05 c0       	rjmp	.+10     	; 0x1da4 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d9a:	30 93 f8 03 	sts	0x03F8, r19
    1d9e:	20 93 f7 03 	sts	0x03F7, r18
    1da2:	08 c0       	rjmp	.+16     	; 0x1db4 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1da4:	88 27       	eor	r24, r24
    1da6:	99 27       	eor	r25, r25
    1da8:	82 1b       	sub	r24, r18
    1daa:	93 0b       	sbc	r25, r19
    1dac:	90 93 f8 03 	sts	0x03F8, r25
    1db0:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1db4:	80 91 f7 03 	lds	r24, 0x03F7
    1db8:	90 91 f8 03 	lds	r25, 0x03F8
    1dbc:	81 50       	subi	r24, 0x01	; 1
    1dbe:	92 40       	sbci	r25, 0x02	; 2
    1dc0:	34 f0       	brlt	.+12     	; 0x1dce <setRightSpeed+0x5c>
    1dc2:	80 e0       	ldi	r24, 0x00	; 0
    1dc4:	92 e0       	ldi	r25, 0x02	; 2
    1dc6:	90 93 f8 03 	sts	0x03F8, r25
    1dca:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1dce:	80 91 f7 03 	lds	r24, 0x03F7
    1dd2:	90 91 f8 03 	lds	r25, 0x03F8
    1dd6:	80 50       	subi	r24, 0x00	; 0
    1dd8:	9e 4f       	sbci	r25, 0xFE	; 254
    1dda:	34 f4       	brge	.+12     	; 0x1de8 <setRightSpeed+0x76>
    1ddc:	80 e0       	ldi	r24, 0x00	; 0
    1dde:	9e ef       	ldi	r25, 0xFE	; 254
    1de0:	90 93 f8 03 	sts	0x03F8, r25
    1de4:	80 93 f7 03 	sts	0x03F7, r24
    1de8:	08 95       	ret

00001dea <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1dea:	1f 92       	push	r1
    1dec:	0f 92       	push	r0
    1dee:	0f b6       	in	r0, 0x3f	; 63
    1df0:	0f 92       	push	r0
    1df2:	11 24       	eor	r1, r1
    1df4:	8f 93       	push	r24
    1df6:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1df8:	80 91 40 05 	lds	r24, 0x0540
    1dfc:	88 23       	and	r24, r24
    1dfe:	61 f0       	breq	.+24     	; 0x1e18 <__vector_45+0x2e>
		pwm_left = 0;
    1e00:	10 92 f6 03 	sts	0x03F6, r1
    1e04:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1e08:	10 92 a9 00 	sts	0x00A9, r1
    1e0c:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e10:	10 92 ab 00 	sts	0x00AB, r1
    1e14:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e18:	10 92 e0 03 	sts	0x03E0, r1
    1e1c:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e20:	80 91 f5 03 	lds	r24, 0x03F5
    1e24:	90 91 f6 03 	lds	r25, 0x03F6
    1e28:	00 97       	sbiw	r24, 0x00	; 0
    1e2a:	39 f5       	brne	.+78     	; 0x1e7a <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e2c:	80 91 e9 03 	lds	r24, 0x03E9
    1e30:	90 91 ea 03 	lds	r25, 0x03EA
    1e34:	97 fd       	sbrc	r25, 7
    1e36:	05 c0       	rjmp	.+10     	; 0x1e42 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e38:	81 e0       	ldi	r24, 0x01	; 1
    1e3a:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1e3e:	8e e0       	ldi	r24, 0x0E	; 14
    1e40:	04 c0       	rjmp	.+8      	; 0x1e4a <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e42:	81 e0       	ldi	r24, 0x01	; 1
    1e44:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1e48:	8f e0       	ldi	r24, 0x0F	; 15
    1e4a:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1e4e:	81 e0       	ldi	r24, 0x01	; 1
    1e50:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e54:	80 91 a0 00 	lds	r24, 0x00A0
    1e58:	8f 75       	andi	r24, 0x5F	; 95
    1e5a:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e5e:	80 91 02 01 	lds	r24, 0x0102
    1e62:	87 7e       	andi	r24, 0xE7	; 231
    1e64:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e68:	80 91 72 00 	lds	r24, 0x0072
    1e6c:	89 7f       	andi	r24, 0xF9	; 249
    1e6e:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e72:	89 b3       	in	r24, 0x19	; 25
    1e74:	86 60       	ori	r24, 0x06	; 6
    1e76:	89 bb       	out	0x19, r24	; 25
    1e78:	3e c0       	rjmp	.+124    	; 0x1ef6 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e7a:	18 16       	cp	r1, r24
    1e7c:	19 06       	cpc	r1, r25
    1e7e:	ec f4       	brge	.+58     	; 0x1eba <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e80:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e84:	8f e0       	ldi	r24, 0x0F	; 15
    1e86:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e8a:	80 91 a0 00 	lds	r24, 0x00A0
    1e8e:	8f 7d       	andi	r24, 0xDF	; 223
    1e90:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e94:	80 91 72 00 	lds	r24, 0x0072
    1e98:	8b 7f       	andi	r24, 0xFB	; 251
    1e9a:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e9e:	80 91 02 01 	lds	r24, 0x0102
    1ea2:	8f 7e       	andi	r24, 0xEF	; 239
    1ea4:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1ea8:	80 91 a0 00 	lds	r24, 0x00A0
    1eac:	80 68       	ori	r24, 0x80	; 128
    1eae:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1eb2:	80 91 72 00 	lds	r24, 0x0072
    1eb6:	82 60       	ori	r24, 0x02	; 2
    1eb8:	1c c0       	rjmp	.+56     	; 0x1ef2 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1eba:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1ebe:	8e e0       	ldi	r24, 0x0E	; 14
    1ec0:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1ec4:	80 91 a0 00 	lds	r24, 0x00A0
    1ec8:	8f 77       	andi	r24, 0x7F	; 127
    1eca:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1ece:	80 91 72 00 	lds	r24, 0x0072
    1ed2:	8d 7f       	andi	r24, 0xFD	; 253
    1ed4:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1ed8:	80 91 02 01 	lds	r24, 0x0102
    1edc:	87 7f       	andi	r24, 0xF7	; 247
    1ede:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1ee2:	80 91 a0 00 	lds	r24, 0x00A0
    1ee6:	80 62       	ori	r24, 0x20	; 32
    1ee8:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1eec:	80 91 72 00 	lds	r24, 0x0072
    1ef0:	84 60       	ori	r24, 0x04	; 4
    1ef2:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1ef6:	9f 91       	pop	r25
    1ef8:	8f 91       	pop	r24
    1efa:	0f 90       	pop	r0
    1efc:	0f be       	out	0x3f, r0	; 63
    1efe:	0f 90       	pop	r0
    1f00:	1f 90       	pop	r1
    1f02:	18 95       	reti

00001f04 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1f04:	1f 92       	push	r1
    1f06:	0f 92       	push	r0
    1f08:	0f b6       	in	r0, 0x3f	; 63
    1f0a:	0f 92       	push	r0
    1f0c:	11 24       	eor	r1, r1
    1f0e:	8f 93       	push	r24
    1f10:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f12:	91 e0       	ldi	r25, 0x01	; 1
    1f14:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f18:	8e e0       	ldi	r24, 0x0E	; 14
    1f1a:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f1e:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f22:	9f 91       	pop	r25
    1f24:	8f 91       	pop	r24
    1f26:	0f 90       	pop	r0
    1f28:	0f be       	out	0x3f, r0	; 63
    1f2a:	0f 90       	pop	r0
    1f2c:	1f 90       	pop	r1
    1f2e:	18 95       	reti

00001f30 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f30:	1f 92       	push	r1
    1f32:	0f 92       	push	r0
    1f34:	0f b6       	in	r0, 0x3f	; 63
    1f36:	0f 92       	push	r0
    1f38:	11 24       	eor	r1, r1
    1f3a:	8f 93       	push	r24
    1f3c:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f3e:	91 e0       	ldi	r25, 0x01	; 1
    1f40:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f44:	8f e0       	ldi	r24, 0x0F	; 15
    1f46:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f4a:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f4e:	9f 91       	pop	r25
    1f50:	8f 91       	pop	r24
    1f52:	0f 90       	pop	r0
    1f54:	0f be       	out	0x3f, r0	; 63
    1f56:	0f 90       	pop	r0
    1f58:	1f 90       	pop	r1
    1f5a:	18 95       	reti

00001f5c <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f5c:	1f 92       	push	r1
    1f5e:	0f 92       	push	r0
    1f60:	0f b6       	in	r0, 0x3f	; 63
    1f62:	0f 92       	push	r0
    1f64:	11 24       	eor	r1, r1
    1f66:	8f 93       	push	r24
    1f68:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f6a:	80 91 40 05 	lds	r24, 0x0540
    1f6e:	88 23       	and	r24, r24
    1f70:	61 f0       	breq	.+24     	; 0x1f8a <__vector_35+0x2e>
		pwm_right = 0;
    1f72:	10 92 f4 03 	sts	0x03F4, r1
    1f76:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1f7a:	10 92 99 00 	sts	0x0099, r1
    1f7e:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f82:	10 92 9b 00 	sts	0x009B, r1
    1f86:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f8a:	10 92 e2 03 	sts	0x03E2, r1
    1f8e:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1f92:	80 91 f3 03 	lds	r24, 0x03F3
    1f96:	90 91 f4 03 	lds	r25, 0x03F4
    1f9a:	00 97       	sbiw	r24, 0x00	; 0
    1f9c:	29 f5       	brne	.+74     	; 0x1fe8 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f9e:	80 91 e7 03 	lds	r24, 0x03E7
    1fa2:	90 91 e8 03 	lds	r25, 0x03E8
    1fa6:	97 fd       	sbrc	r25, 7
    1fa8:	05 c0       	rjmp	.+10     	; 0x1fb4 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1faa:	81 e0       	ldi	r24, 0x01	; 1
    1fac:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1fb0:	8c e0       	ldi	r24, 0x0C	; 12
    1fb2:	04 c0       	rjmp	.+8      	; 0x1fbc <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1fba:	8d e0       	ldi	r24, 0x0D	; 13
    1fbc:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    1fc0:	81 e0       	ldi	r24, 0x01	; 1
    1fc2:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1fc6:	80 91 90 00 	lds	r24, 0x0090
    1fca:	8f 75       	andi	r24, 0x5F	; 95
    1fcc:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1fd0:	8e b1       	in	r24, 0x0e	; 14
    1fd2:	87 7e       	andi	r24, 0xE7	; 231
    1fd4:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1fd6:	80 91 71 00 	lds	r24, 0x0071
    1fda:	89 7f       	andi	r24, 0xF9	; 249
    1fdc:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1fe0:	88 b3       	in	r24, 0x18	; 24
    1fe2:	86 60       	ori	r24, 0x06	; 6
    1fe4:	88 bb       	out	0x18, r24	; 24
    1fe6:	36 c0       	rjmp	.+108    	; 0x2054 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1fe8:	18 16       	cp	r1, r24
    1fea:	19 06       	cpc	r1, r25
    1fec:	cc f4       	brge	.+50     	; 0x2020 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1fee:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1ff2:	8d e0       	ldi	r24, 0x0D	; 13
    1ff4:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1ff8:	80 91 90 00 	lds	r24, 0x0090
    1ffc:	8f 7d       	andi	r24, 0xDF	; 223
    1ffe:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    2002:	80 91 71 00 	lds	r24, 0x0071
    2006:	8b 7f       	andi	r24, 0xFB	; 251
    2008:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    200c:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    200e:	80 91 90 00 	lds	r24, 0x0090
    2012:	80 68       	ori	r24, 0x80	; 128
    2014:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    2018:	80 91 71 00 	lds	r24, 0x0071
    201c:	82 60       	ori	r24, 0x02	; 2
    201e:	18 c0       	rjmp	.+48     	; 0x2050 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    2020:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2024:	8c e0       	ldi	r24, 0x0C	; 12
    2026:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    202a:	80 91 90 00 	lds	r24, 0x0090
    202e:	8f 77       	andi	r24, 0x7F	; 127
    2030:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2034:	80 91 71 00 	lds	r24, 0x0071
    2038:	8d 7f       	andi	r24, 0xFD	; 253
    203a:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    203e:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    2040:	80 91 90 00 	lds	r24, 0x0090
    2044:	80 62       	ori	r24, 0x20	; 32
    2046:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    204a:	80 91 71 00 	lds	r24, 0x0071
    204e:	84 60       	ori	r24, 0x04	; 4
    2050:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2054:	9f 91       	pop	r25
    2056:	8f 91       	pop	r24
    2058:	0f 90       	pop	r0
    205a:	0f be       	out	0x3f, r0	; 63
    205c:	0f 90       	pop	r0
    205e:	1f 90       	pop	r1
    2060:	18 95       	reti

00002062 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2062:	1f 92       	push	r1
    2064:	0f 92       	push	r0
    2066:	0f b6       	in	r0, 0x3f	; 63
    2068:	0f 92       	push	r0
    206a:	11 24       	eor	r1, r1
    206c:	8f 93       	push	r24
    206e:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2070:	91 e0       	ldi	r25, 0x01	; 1
    2072:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2076:	8c e0       	ldi	r24, 0x0C	; 12
    2078:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    207c:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    2080:	9f 91       	pop	r25
    2082:	8f 91       	pop	r24
    2084:	0f 90       	pop	r0
    2086:	0f be       	out	0x3f, r0	; 63
    2088:	0f 90       	pop	r0
    208a:	1f 90       	pop	r1
    208c:	18 95       	reti

0000208e <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    208e:	1f 92       	push	r1
    2090:	0f 92       	push	r0
    2092:	0f b6       	in	r0, 0x3f	; 63
    2094:	0f 92       	push	r0
    2096:	11 24       	eor	r1, r1
    2098:	8f 93       	push	r24
    209a:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    209c:	91 e0       	ldi	r25, 0x01	; 1
    209e:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    20a2:	8d e0       	ldi	r24, 0x0D	; 13
    20a4:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20a8:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    20ac:	9f 91       	pop	r25
    20ae:	8f 91       	pop	r24
    20b0:	0f 90       	pop	r0
    20b2:	0f be       	out	0x3f, r0	; 63
    20b4:	0f 90       	pop	r0
    20b6:	1f 90       	pop	r1
    20b8:	18 95       	reti

000020ba <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20ba:	80 91 07 02 	lds	r24, 0x0207
    20be:	88 23       	and	r24, r24
    20c0:	09 f4       	brne	.+2      	; 0x20c4 <handleMotorsWithNoController+0xa>
    20c2:	41 c0       	rjmp	.+130    	; 0x2146 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    20c4:	80 91 eb 03 	lds	r24, 0x03EB
    20c8:	90 91 ec 03 	lds	r25, 0x03EC
    20cc:	96 95       	lsr	r25
    20ce:	87 95       	ror	r24
    20d0:	96 95       	lsr	r25
    20d2:	87 95       	ror	r24
    20d4:	90 93 f0 03 	sts	0x03F0, r25
    20d8:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    20dc:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    20e0:	10 92 ec 03 	sts	0x03EC, r1
    20e4:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    20e8:	20 91 f9 03 	lds	r18, 0x03F9
    20ec:	30 91 fa 03 	lds	r19, 0x03FA
    20f0:	fc 01       	movw	r30, r24
    20f2:	63 e0       	ldi	r22, 0x03	; 3
    20f4:	f5 95       	asr	r31
    20f6:	e7 95       	ror	r30
    20f8:	6a 95       	dec	r22
    20fa:	e1 f7       	brne	.-8      	; 0x20f4 <handleMotorsWithNoController+0x3a>
    20fc:	40 91 db 03 	lds	r20, 0x03DB
    2100:	50 91 dc 03 	lds	r21, 0x03DC
    2104:	60 91 dd 03 	lds	r22, 0x03DD
    2108:	70 91 de 03 	lds	r23, 0x03DE
    210c:	37 fd       	sbrc	r19, 7
    210e:	0a c0       	rjmp	.+20     	; 0x2124 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    2110:	cf 01       	movw	r24, r30
    2112:	aa 27       	eor	r26, r26
    2114:	97 fd       	sbrc	r25, 7
    2116:	a0 95       	com	r26
    2118:	ba 2f       	mov	r27, r26
    211a:	48 0f       	add	r20, r24
    211c:	59 1f       	adc	r21, r25
    211e:	6a 1f       	adc	r22, r26
    2120:	7b 1f       	adc	r23, r27
    2122:	09 c0       	rjmp	.+18     	; 0x2136 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2124:	cf 01       	movw	r24, r30
    2126:	aa 27       	eor	r26, r26
    2128:	97 fd       	sbrc	r25, 7
    212a:	a0 95       	com	r26
    212c:	ba 2f       	mov	r27, r26
    212e:	48 1b       	sub	r20, r24
    2130:	59 0b       	sbc	r21, r25
    2132:	6a 0b       	sbc	r22, r26
    2134:	7b 0b       	sbc	r23, r27
    2136:	40 93 db 03 	sts	0x03DB, r20
    213a:	50 93 dc 03 	sts	0x03DC, r21
    213e:	60 93 dd 03 	sts	0x03DD, r22
    2142:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    2146:	80 91 08 02 	lds	r24, 0x0208
    214a:	88 23       	and	r24, r24
    214c:	09 f4       	brne	.+2      	; 0x2150 <handleMotorsWithNoController+0x96>
    214e:	41 c0       	rjmp	.+130    	; 0x21d2 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    2150:	80 91 ed 03 	lds	r24, 0x03ED
    2154:	90 91 ee 03 	lds	r25, 0x03EE
    2158:	96 95       	lsr	r25
    215a:	87 95       	ror	r24
    215c:	96 95       	lsr	r25
    215e:	87 95       	ror	r24
    2160:	90 93 f2 03 	sts	0x03F2, r25
    2164:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2168:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    216c:	10 92 ee 03 	sts	0x03EE, r1
    2170:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    2174:	20 91 f7 03 	lds	r18, 0x03F7
    2178:	30 91 f8 03 	lds	r19, 0x03F8
    217c:	fc 01       	movw	r30, r24
    217e:	43 e0       	ldi	r20, 0x03	; 3
    2180:	f5 95       	asr	r31
    2182:	e7 95       	ror	r30
    2184:	4a 95       	dec	r20
    2186:	e1 f7       	brne	.-8      	; 0x2180 <handleMotorsWithNoController+0xc6>
    2188:	40 91 d7 03 	lds	r20, 0x03D7
    218c:	50 91 d8 03 	lds	r21, 0x03D8
    2190:	60 91 d9 03 	lds	r22, 0x03D9
    2194:	70 91 da 03 	lds	r23, 0x03DA
    2198:	37 fd       	sbrc	r19, 7
    219a:	0a c0       	rjmp	.+20     	; 0x21b0 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    219c:	cf 01       	movw	r24, r30
    219e:	aa 27       	eor	r26, r26
    21a0:	97 fd       	sbrc	r25, 7
    21a2:	a0 95       	com	r26
    21a4:	ba 2f       	mov	r27, r26
    21a6:	48 0f       	add	r20, r24
    21a8:	59 1f       	adc	r21, r25
    21aa:	6a 1f       	adc	r22, r26
    21ac:	7b 1f       	adc	r23, r27
    21ae:	09 c0       	rjmp	.+18     	; 0x21c2 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    21b0:	cf 01       	movw	r24, r30
    21b2:	aa 27       	eor	r26, r26
    21b4:	97 fd       	sbrc	r25, 7
    21b6:	a0 95       	com	r26
    21b8:	ba 2f       	mov	r27, r26
    21ba:	48 1b       	sub	r20, r24
    21bc:	59 0b       	sbc	r21, r25
    21be:	6a 0b       	sbc	r22, r26
    21c0:	7b 0b       	sbc	r23, r27
    21c2:	40 93 d7 03 	sts	0x03D7, r20
    21c6:	50 93 d8 03 	sts	0x03D8, r21
    21ca:	60 93 d9 03 	sts	0x03D9, r22
    21ce:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    21d2:	80 91 f7 03 	lds	r24, 0x03F7
    21d6:	90 91 f8 03 	lds	r25, 0x03F8
    21da:	90 93 04 04 	sts	0x0404, r25
    21de:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    21e2:	80 91 f9 03 	lds	r24, 0x03F9
    21e6:	90 91 fa 03 	lds	r25, 0x03FA
    21ea:	90 93 06 04 	sts	0x0406, r25
    21ee:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    21f2:	80 91 3e 05 	lds	r24, 0x053E
    21f6:	88 23       	and	r24, r24
    21f8:	31 f0       	breq	.+12     	; 0x2206 <__stack+0x7>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21fa:	85 e0       	ldi	r24, 0x05	; 5
    21fc:	94 e0       	ldi	r25, 0x04	; 4
    21fe:	63 e0       	ldi	r22, 0x03	; 3
    2200:	74 e0       	ldi	r23, 0x04	; 4
    2202:	0e 94 d6 03 	call	0x7ac	; 0x7ac <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2206:	40 91 05 04 	lds	r20, 0x0405
    220a:	50 91 06 04 	lds	r21, 0x0406
    220e:	50 93 ea 03 	sts	0x03EA, r21
    2212:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    2216:	20 91 03 04 	lds	r18, 0x0403
    221a:	30 91 04 04 	lds	r19, 0x0404
    221e:	30 93 e8 03 	sts	0x03E8, r19
    2222:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    2226:	50 93 f6 03 	sts	0x03F6, r21
    222a:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    222e:	30 93 f4 03 	sts	0x03F4, r19
    2232:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    2236:	12 16       	cp	r1, r18
    2238:	13 06       	cpc	r1, r19
    223a:	2c f4       	brge	.+10     	; 0x2246 <__stack+0x47>
		OCR3A = (unsigned int)pwm_right;
    223c:	30 93 99 00 	sts	0x0099, r19
    2240:	20 93 98 00 	sts	0x0098, r18
    2244:	14 c0       	rjmp	.+40     	; 0x226e <__stack+0x6f>
	} else if(pwm_right < 0) {
    2246:	21 15       	cp	r18, r1
    2248:	31 05       	cpc	r19, r1
    224a:	49 f0       	breq	.+18     	; 0x225e <__stack+0x5f>
		OCR3B = (unsigned int)(-pwm_right);
    224c:	88 27       	eor	r24, r24
    224e:	99 27       	eor	r25, r25
    2250:	82 1b       	sub	r24, r18
    2252:	93 0b       	sbc	r25, r19
    2254:	90 93 9b 00 	sts	0x009B, r25
    2258:	80 93 9a 00 	sts	0x009A, r24
    225c:	08 c0       	rjmp	.+16     	; 0x226e <__stack+0x6f>
	} else {
		OCR3A = 0;
    225e:	10 92 99 00 	sts	0x0099, r1
    2262:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2266:	10 92 9b 00 	sts	0x009B, r1
    226a:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    226e:	14 16       	cp	r1, r20
    2270:	15 06       	cpc	r1, r21
    2272:	2c f4       	brge	.+10     	; 0x227e <__stack+0x7f>
		OCR4A = (unsigned int)pwm_left;
    2274:	50 93 a9 00 	sts	0x00A9, r21
    2278:	40 93 a8 00 	sts	0x00A8, r20
    227c:	08 95       	ret
	} else if(pwm_left < 0) {
    227e:	41 15       	cp	r20, r1
    2280:	51 05       	cpc	r21, r1
    2282:	49 f0       	breq	.+18     	; 0x2296 <__stack+0x97>
		OCR4B =(unsigned int)( -pwm_left);
    2284:	88 27       	eor	r24, r24
    2286:	99 27       	eor	r25, r25
    2288:	84 1b       	sub	r24, r20
    228a:	95 0b       	sbc	r25, r21
    228c:	90 93 ab 00 	sts	0x00AB, r25
    2290:	80 93 aa 00 	sts	0x00AA, r24
    2294:	08 95       	ret
	} else {
		OCR4A = 0;
    2296:	10 92 a9 00 	sts	0x00A9, r1
    229a:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    229e:	10 92 ab 00 	sts	0x00AB, r1
    22a2:	10 92 aa 00 	sts	0x00AA, r1
    22a6:	08 95       	ret

000022a8 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    22a8:	80 91 f9 03 	lds	r24, 0x03F9
    22ac:	90 91 fa 03 	lds	r25, 0x03FA
    22b0:	90 93 06 04 	sts	0x0406, r25
    22b4:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    22b8:	80 91 f7 03 	lds	r24, 0x03F7
    22bc:	90 91 f8 03 	lds	r25, 0x03F8
    22c0:	90 93 04 04 	sts	0x0404, r25
    22c4:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    22c8:	80 91 3e 05 	lds	r24, 0x053E
    22cc:	88 23       	and	r24, r24
    22ce:	31 f0       	breq	.+12     	; 0x22dc <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    22d0:	85 e0       	ldi	r24, 0x05	; 5
    22d2:	94 e0       	ldi	r25, 0x04	; 4
    22d4:	63 e0       	ldi	r22, 0x03	; 3
    22d6:	74 e0       	ldi	r23, 0x04	; 4
    22d8:	0e 94 d6 03 	call	0x7ac	; 0x7ac <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    22dc:	e0 91 05 04 	lds	r30, 0x0405
    22e0:	f0 91 06 04 	lds	r31, 0x0406
    22e4:	f0 93 ea 03 	sts	0x03EA, r31
    22e8:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    22ec:	80 91 03 04 	lds	r24, 0x0403
    22f0:	90 91 04 04 	lds	r25, 0x0404
    22f4:	90 93 e8 03 	sts	0x03E8, r25
    22f8:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    22fc:	80 91 07 02 	lds	r24, 0x0207
    2300:	88 23       	and	r24, r24
    2302:	09 f4       	brne	.+2      	; 0x2306 <handleMotorsWithSpeedController+0x5e>
    2304:	6e c0       	rjmp	.+220    	; 0x23e2 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    2306:	80 91 eb 03 	lds	r24, 0x03EB
    230a:	90 91 ec 03 	lds	r25, 0x03EC
    230e:	96 95       	lsr	r25
    2310:	87 95       	ror	r24
    2312:	96 95       	lsr	r25
    2314:	87 95       	ror	r24
    2316:	90 93 f0 03 	sts	0x03F0, r25
    231a:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    231e:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2322:	10 92 ec 03 	sts	0x03EC, r1
    2326:	10 92 eb 03 	sts	0x03EB, r1
    232a:	bc 01       	movw	r22, r24
    232c:	83 e0       	ldi	r24, 0x03	; 3
    232e:	75 95       	asr	r23
    2330:	67 95       	ror	r22
    2332:	8a 95       	dec	r24
    2334:	e1 f7       	brne	.-8      	; 0x232e <handleMotorsWithSpeedController+0x86>
    2336:	20 91 db 03 	lds	r18, 0x03DB
    233a:	30 91 dc 03 	lds	r19, 0x03DC
    233e:	40 91 dd 03 	lds	r20, 0x03DD
    2342:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    2346:	f7 fd       	sbrc	r31, 7
    2348:	0a c0       	rjmp	.+20     	; 0x235e <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    234a:	cb 01       	movw	r24, r22
    234c:	aa 27       	eor	r26, r26
    234e:	97 fd       	sbrc	r25, 7
    2350:	a0 95       	com	r26
    2352:	ba 2f       	mov	r27, r26
    2354:	28 0f       	add	r18, r24
    2356:	39 1f       	adc	r19, r25
    2358:	4a 1f       	adc	r20, r26
    235a:	5b 1f       	adc	r21, r27
    235c:	09 c0       	rjmp	.+18     	; 0x2370 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    235e:	cb 01       	movw	r24, r22
    2360:	aa 27       	eor	r26, r26
    2362:	97 fd       	sbrc	r25, 7
    2364:	a0 95       	com	r26
    2366:	ba 2f       	mov	r27, r26
    2368:	28 1b       	sub	r18, r24
    236a:	39 0b       	sbc	r19, r25
    236c:	4a 0b       	sbc	r20, r26
    236e:	5b 0b       	sbc	r21, r27
    2370:	20 93 db 03 	sts	0x03DB, r18
    2374:	30 93 dc 03 	sts	0x03DC, r19
    2378:	40 93 dd 03 	sts	0x03DD, r20
    237c:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    2380:	80 91 16 02 	lds	r24, 0x0216
    2384:	81 30       	cpi	r24, 0x01	; 1
    2386:	29 f4       	brne	.+10     	; 0x2392 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    2388:	85 e0       	ldi	r24, 0x05	; 5
    238a:	94 e0       	ldi	r25, 0x04	; 4
    238c:	0e 94 31 1a 	call	0x3462	; 0x3462 <start_horizontal_speed_control_left>
    2390:	04 c0       	rjmp	.+8      	; 0x239a <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2392:	85 e0       	ldi	r24, 0x05	; 5
    2394:	94 e0       	ldi	r25, 0x04	; 4
    2396:	0e 94 29 17 	call	0x2e52	; 0x2e52 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    239a:	20 91 05 04 	lds	r18, 0x0405
    239e:	30 91 06 04 	lds	r19, 0x0406
    23a2:	30 93 f6 03 	sts	0x03F6, r19
    23a6:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    23aa:	12 16       	cp	r1, r18
    23ac:	13 06       	cpc	r1, r19
    23ae:	2c f4       	brge	.+10     	; 0x23ba <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    23b0:	30 93 a9 00 	sts	0x00A9, r19
    23b4:	20 93 a8 00 	sts	0x00A8, r18
    23b8:	14 c0       	rjmp	.+40     	; 0x23e2 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23ba:	21 15       	cp	r18, r1
    23bc:	31 05       	cpc	r19, r1
    23be:	49 f0       	breq	.+18     	; 0x23d2 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    23c0:	88 27       	eor	r24, r24
    23c2:	99 27       	eor	r25, r25
    23c4:	82 1b       	sub	r24, r18
    23c6:	93 0b       	sbc	r25, r19
    23c8:	90 93 ab 00 	sts	0x00AB, r25
    23cc:	80 93 aa 00 	sts	0x00AA, r24
    23d0:	08 c0       	rjmp	.+16     	; 0x23e2 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    23d2:	10 92 a9 00 	sts	0x00A9, r1
    23d6:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    23da:	10 92 ab 00 	sts	0x00AB, r1
    23de:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    23e2:	80 91 08 02 	lds	r24, 0x0208
    23e6:	88 23       	and	r24, r24
    23e8:	09 f4       	brne	.+2      	; 0x23ec <handleMotorsWithSpeedController+0x144>
    23ea:	72 c0       	rjmp	.+228    	; 0x24d0 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    23ec:	80 91 ed 03 	lds	r24, 0x03ED
    23f0:	90 91 ee 03 	lds	r25, 0x03EE
    23f4:	96 95       	lsr	r25
    23f6:	87 95       	ror	r24
    23f8:	96 95       	lsr	r25
    23fa:	87 95       	ror	r24
    23fc:	90 93 f2 03 	sts	0x03F2, r25
    2400:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2404:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2408:	10 92 ee 03 	sts	0x03EE, r1
    240c:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    2410:	20 91 e7 03 	lds	r18, 0x03E7
    2414:	30 91 e8 03 	lds	r19, 0x03E8
    2418:	fc 01       	movw	r30, r24
    241a:	a3 e0       	ldi	r26, 0x03	; 3
    241c:	f5 95       	asr	r31
    241e:	e7 95       	ror	r30
    2420:	aa 95       	dec	r26
    2422:	e1 f7       	brne	.-8      	; 0x241c <handleMotorsWithSpeedController+0x174>
    2424:	40 91 d7 03 	lds	r20, 0x03D7
    2428:	50 91 d8 03 	lds	r21, 0x03D8
    242c:	60 91 d9 03 	lds	r22, 0x03D9
    2430:	70 91 da 03 	lds	r23, 0x03DA
    2434:	37 fd       	sbrc	r19, 7
    2436:	0a c0       	rjmp	.+20     	; 0x244c <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    2438:	cf 01       	movw	r24, r30
    243a:	aa 27       	eor	r26, r26
    243c:	97 fd       	sbrc	r25, 7
    243e:	a0 95       	com	r26
    2440:	ba 2f       	mov	r27, r26
    2442:	48 0f       	add	r20, r24
    2444:	59 1f       	adc	r21, r25
    2446:	6a 1f       	adc	r22, r26
    2448:	7b 1f       	adc	r23, r27
    244a:	09 c0       	rjmp	.+18     	; 0x245e <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    244c:	cf 01       	movw	r24, r30
    244e:	aa 27       	eor	r26, r26
    2450:	97 fd       	sbrc	r25, 7
    2452:	a0 95       	com	r26
    2454:	ba 2f       	mov	r27, r26
    2456:	48 1b       	sub	r20, r24
    2458:	59 0b       	sbc	r21, r25
    245a:	6a 0b       	sbc	r22, r26
    245c:	7b 0b       	sbc	r23, r27
    245e:	40 93 d7 03 	sts	0x03D7, r20
    2462:	50 93 d8 03 	sts	0x03D8, r21
    2466:	60 93 d9 03 	sts	0x03D9, r22
    246a:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    246e:	80 91 16 02 	lds	r24, 0x0216
    2472:	81 30       	cpi	r24, 0x01	; 1
    2474:	29 f4       	brne	.+10     	; 0x2480 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2476:	83 e0       	ldi	r24, 0x03	; 3
    2478:	94 e0       	ldi	r25, 0x04	; 4
    247a:	0e 94 5f 19 	call	0x32be	; 0x32be <start_horizontal_speed_control_right>
    247e:	04 c0       	rjmp	.+8      	; 0x2488 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2480:	83 e0       	ldi	r24, 0x03	; 3
    2482:	94 e0       	ldi	r25, 0x04	; 4
    2484:	0e 94 44 18 	call	0x3088	; 0x3088 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    2488:	20 91 03 04 	lds	r18, 0x0403
    248c:	30 91 04 04 	lds	r19, 0x0404
    2490:	30 93 f4 03 	sts	0x03F4, r19
    2494:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    2498:	12 16       	cp	r1, r18
    249a:	13 06       	cpc	r1, r19
    249c:	2c f4       	brge	.+10     	; 0x24a8 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    249e:	30 93 99 00 	sts	0x0099, r19
    24a2:	20 93 98 00 	sts	0x0098, r18
    24a6:	08 95       	ret
		} else if(pwm_right < 0) {
    24a8:	21 15       	cp	r18, r1
    24aa:	31 05       	cpc	r19, r1
    24ac:	49 f0       	breq	.+18     	; 0x24c0 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    24ae:	88 27       	eor	r24, r24
    24b0:	99 27       	eor	r25, r25
    24b2:	82 1b       	sub	r24, r18
    24b4:	93 0b       	sbc	r25, r19
    24b6:	90 93 9b 00 	sts	0x009B, r25
    24ba:	80 93 9a 00 	sts	0x009A, r24
    24be:	08 95       	ret
		} else {
			OCR3A = 0;
    24c0:	10 92 99 00 	sts	0x0099, r1
    24c4:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    24c8:	10 92 9b 00 	sts	0x009B, r1
    24cc:	10 92 9a 00 	sts	0x009A, r1
    24d0:	08 95       	ret

000024d2 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    24d2:	85 b7       	in	r24, 0x35	; 53
    24d4:	80 61       	ori	r24, 0x10	; 16
    24d6:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    24d8:	9f ef       	ldi	r25, 0xFF	; 255
    24da:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    24dc:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    24de:	87 ef       	ldi	r24, 0xF7	; 247
    24e0:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    24e2:	80 ee       	ldi	r24, 0xE0	; 224
    24e4:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    24e6:	80 ef       	ldi	r24, 0xF0	; 240
    24e8:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    24ea:	80 eb       	ldi	r24, 0xB0	; 176
    24ec:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    24ee:	8c ef       	ldi	r24, 0xFC	; 252
    24f0:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24f2:	83 e0       	ldi	r24, 0x03	; 3
    24f4:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24f6:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24f8:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24fa:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24fc:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24fe:	90 91 3d 05 	lds	r25, 0x053D
    2502:	99 23       	and	r25, r25
    2504:	11 f0       	breq	.+4      	; 0x250a <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2506:	91 30       	cpi	r25, 0x01	; 1
    2508:	11 f4       	brne	.+4      	; 0x250e <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    250a:	14 ba       	out	0x14, r1	; 20
    250c:	04 c0       	rjmp	.+8      	; 0x2516 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    250e:	92 30       	cpi	r25, 0x02	; 2
    2510:	11 f4       	brne	.+4      	; 0x2516 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2512:	88 e0       	ldi	r24, 0x08	; 8
    2514:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    2516:	8f ef       	ldi	r24, 0xFF	; 255
    2518:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    251c:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    2520:	8f e0       	ldi	r24, 0x0F	; 15
    2522:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    2526:	99 23       	and	r25, r25
    2528:	29 f4       	brne	.+10     	; 0x2534 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    252a:	80 91 05 01 	lds	r24, 0x0105
    252e:	10 92 05 01 	sts	0x0105, r1
    2532:	06 c0       	rjmp	.+12     	; 0x2540 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2534:	91 30       	cpi	r25, 0x01	; 1
    2536:	11 f0       	breq	.+4      	; 0x253c <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    2538:	92 30       	cpi	r25, 0x02	; 2
    253a:	11 f4       	brne	.+4      	; 0x2540 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    253c:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    2540:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2544:	8f ef       	ldi	r24, 0xFF	; 255
    2546:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    254a:	99 23       	and	r25, r25
    254c:	11 f0       	breq	.+4      	; 0x2552 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    254e:	91 30       	cpi	r25, 0x01	; 1
    2550:	19 f4       	brne	.+6      	; 0x2558 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2552:	10 92 0b 01 	sts	0x010B, r1
    2556:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2558:	92 30       	cpi	r25, 0x02	; 2
    255a:	19 f4       	brne	.+6      	; 0x2562 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    255c:	87 ef       	ldi	r24, 0xF7	; 247
    255e:	80 93 0b 01 	sts	0x010B, r24
    2562:	08 95       	ret

00002564 <computeAngle>:

	}

}

void computeAngle() {
    2564:	ef 92       	push	r14
    2566:	ff 92       	push	r15
    2568:	0f 93       	push	r16
    256a:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    256c:	80 91 1f 05 	lds	r24, 0x051F
    2570:	90 91 20 05 	lds	r25, 0x0520
    2574:	97 ff       	sbrs	r25, 7
    2576:	03 c0       	rjmp	.+6      	; 0x257e <computeAngle+0x1a>
    2578:	90 95       	com	r25
    257a:	81 95       	neg	r24
    257c:	9f 4f       	sbci	r25, 0xFF	; 255
    257e:	40 97       	sbiw	r24, 0x10	; 16
    2580:	20 f4       	brcc	.+8      	; 0x258a <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2582:	81 e0       	ldi	r24, 0x01	; 1
    2584:	80 93 15 02 	sts	0x0215, r24
    2588:	02 c0       	rjmp	.+4      	; 0x258e <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    258a:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    258e:	80 91 14 02 	lds	r24, 0x0214
    2592:	90 91 15 02 	lds	r25, 0x0215
    2596:	89 17       	cp	r24, r25
    2598:	61 f4       	brne	.+24     	; 0x25b2 <computeAngle+0x4e>
		timesInSamePos++;
    259a:	80 91 2f 05 	lds	r24, 0x052F
    259e:	8f 5f       	subi	r24, 0xFF	; 255
    25a0:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    25a4:	85 30       	cpi	r24, 0x05	; 5
    25a6:	38 f0       	brcs	.+14     	; 0x25b6 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    25a8:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    25ac:	90 93 16 02 	sts	0x0216, r25
    25b0:	02 c0       	rjmp	.+4      	; 0x25b6 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25b2:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    25b6:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25ba:	60 91 1b 05 	lds	r22, 0x051B
    25be:	70 91 1c 05 	lds	r23, 0x051C
    25c2:	88 27       	eor	r24, r24
    25c4:	77 fd       	sbrc	r23, 7
    25c6:	80 95       	com	r24
    25c8:	98 2f       	mov	r25, r24
    25ca:	0e 94 ea 1f 	call	0x3fd4	; 0x3fd4 <__floatsisf>
    25ce:	7b 01       	movw	r14, r22
    25d0:	8c 01       	movw	r16, r24
    25d2:	60 91 1d 05 	lds	r22, 0x051D
    25d6:	70 91 1e 05 	lds	r23, 0x051E
    25da:	88 27       	eor	r24, r24
    25dc:	77 fd       	sbrc	r23, 7
    25de:	80 95       	com	r24
    25e0:	98 2f       	mov	r25, r24
    25e2:	0e 94 ea 1f 	call	0x3fd4	; 0x3fd4 <__floatsisf>
    25e6:	9b 01       	movw	r18, r22
    25e8:	ac 01       	movw	r20, r24
    25ea:	c8 01       	movw	r24, r16
    25ec:	b7 01       	movw	r22, r14
    25ee:	0e 94 2f 23 	call	0x465e	; 0x465e <atan2>
    25f2:	21 ee       	ldi	r18, 0xE1	; 225
    25f4:	3e e2       	ldi	r19, 0x2E	; 46
    25f6:	45 e6       	ldi	r20, 0x65	; 101
    25f8:	52 e4       	ldi	r21, 0x42	; 66
    25fa:	0e 94 f0 1e 	call	0x3de0	; 0x3de0 <__mulsf3>
    25fe:	0e 94 48 20 	call	0x4090	; 0x4090 <__fixsfsi>
    2602:	cb 01       	movw	r24, r22
    2604:	70 93 2e 05 	sts	0x052E, r23
    2608:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    260c:	77 ff       	sbrs	r23, 7
    260e:	06 c0       	rjmp	.+12     	; 0x261c <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2610:	88 59       	subi	r24, 0x98	; 152
    2612:	9e 4f       	sbci	r25, 0xFE	; 254
    2614:	90 93 2e 05 	sts	0x052E, r25
    2618:	80 93 2d 05 	sts	0x052D, r24
	}

}
    261c:	1f 91       	pop	r17
    261e:	0f 91       	pop	r16
    2620:	ff 90       	pop	r15
    2622:	ef 90       	pop	r14
    2624:	08 95       	ret

00002626 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2626:	80 91 1a 05 	lds	r24, 0x051A
    262a:	88 23       	and	r24, r24
    262c:	09 f0       	breq	.+2      	; 0x2630 <readAccelXYZ_2+0xa>
    262e:	70 c0       	rjmp	.+224    	; 0x2710 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2630:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2634:	80 93 32 05 	sts	0x0532, r24
    2638:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    263c:	80 93 33 05 	sts	0x0533, r24
    2640:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2644:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2648:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <i2c_readNak>
    264c:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    2650:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2654:	80 91 7c 05 	lds	r24, 0x057C
    2658:	40 91 33 05 	lds	r20, 0x0533
    265c:	70 91 32 05 	lds	r23, 0x0532
    2660:	50 91 35 05 	lds	r21, 0x0535
    2664:	60 91 34 05 	lds	r22, 0x0534
    2668:	88 23       	and	r24, r24
    266a:	19 f1       	breq	.+70     	; 0x26b2 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    266c:	80 91 31 05 	lds	r24, 0x0531
    2670:	99 27       	eor	r25, r25
    2672:	87 fd       	sbrc	r24, 7
    2674:	90 95       	com	r25
    2676:	98 2f       	mov	r25, r24
    2678:	88 27       	eor	r24, r24
    267a:	20 91 30 05 	lds	r18, 0x0530
    267e:	33 27       	eor	r19, r19
    2680:	27 fd       	sbrc	r18, 7
    2682:	30 95       	com	r19
    2684:	82 2b       	or	r24, r18
    2686:	93 2b       	or	r25, r19
    2688:	90 93 1c 05 	sts	0x051C, r25
    268c:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2690:	84 2f       	mov	r24, r20
    2692:	99 27       	eor	r25, r25
    2694:	87 fd       	sbrc	r24, 7
    2696:	90 95       	com	r25
    2698:	98 2f       	mov	r25, r24
    269a:	88 27       	eor	r24, r24
    269c:	27 2f       	mov	r18, r23
    269e:	33 27       	eor	r19, r19
    26a0:	27 fd       	sbrc	r18, 7
    26a2:	30 95       	com	r19
    26a4:	82 2b       	or	r24, r18
    26a6:	93 2b       	or	r25, r19
    26a8:	90 93 1e 05 	sts	0x051E, r25
    26ac:	80 93 1d 05 	sts	0x051D, r24
    26b0:	6d c0       	rjmp	.+218    	; 0x278c <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26b2:	20 91 31 05 	lds	r18, 0x0531
    26b6:	33 27       	eor	r19, r19
    26b8:	27 fd       	sbrc	r18, 7
    26ba:	30 95       	com	r19
    26bc:	32 2f       	mov	r19, r18
    26be:	22 27       	eor	r18, r18
    26c0:	80 91 30 05 	lds	r24, 0x0530
    26c4:	99 27       	eor	r25, r25
    26c6:	87 fd       	sbrc	r24, 7
    26c8:	90 95       	com	r25
    26ca:	28 2b       	or	r18, r24
    26cc:	39 2b       	or	r19, r25
    26ce:	80 91 21 05 	lds	r24, 0x0521
    26d2:	90 91 22 05 	lds	r25, 0x0522
    26d6:	28 1b       	sub	r18, r24
    26d8:	39 0b       	sbc	r19, r25
    26da:	30 93 1c 05 	sts	0x051C, r19
    26de:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    26e2:	84 2f       	mov	r24, r20
    26e4:	99 27       	eor	r25, r25
    26e6:	87 fd       	sbrc	r24, 7
    26e8:	90 95       	com	r25
    26ea:	98 2f       	mov	r25, r24
    26ec:	88 27       	eor	r24, r24
    26ee:	27 2f       	mov	r18, r23
    26f0:	33 27       	eor	r19, r19
    26f2:	27 fd       	sbrc	r18, 7
    26f4:	30 95       	com	r19
    26f6:	82 2b       	or	r24, r18
    26f8:	93 2b       	or	r25, r19
    26fa:	20 91 23 05 	lds	r18, 0x0523
    26fe:	30 91 24 05 	lds	r19, 0x0524
    2702:	82 1b       	sub	r24, r18
    2704:	93 0b       	sbc	r25, r19
    2706:	90 93 1e 05 	sts	0x051E, r25
    270a:	80 93 1d 05 	sts	0x051D, r24
    270e:	7a c0       	rjmp	.+244    	; 0x2804 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2710:	81 30       	cpi	r24, 0x01	; 1
    2712:	09 f0       	breq	.+2      	; 0x2716 <readAccelXYZ_2+0xf0>
    2714:	8e c0       	rjmp	.+284    	; 0x2832 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2716:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    271a:	80 93 33 05 	sts	0x0533, r24
    271e:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2722:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2726:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <i2c_readNak>
    272a:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    272e:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2732:	80 91 7c 05 	lds	r24, 0x057C
    2736:	40 91 33 05 	lds	r20, 0x0533
    273a:	50 91 35 05 	lds	r21, 0x0535
    273e:	60 91 34 05 	lds	r22, 0x0534
    2742:	88 23       	and	r24, r24
    2744:	81 f1       	breq	.+96     	; 0x27a6 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2746:	80 91 31 05 	lds	r24, 0x0531
    274a:	99 27       	eor	r25, r25
    274c:	87 fd       	sbrc	r24, 7
    274e:	90 95       	com	r25
    2750:	98 2f       	mov	r25, r24
    2752:	88 27       	eor	r24, r24
    2754:	20 91 30 05 	lds	r18, 0x0530
    2758:	33 27       	eor	r19, r19
    275a:	27 fd       	sbrc	r18, 7
    275c:	30 95       	com	r19
    275e:	82 2b       	or	r24, r18
    2760:	93 2b       	or	r25, r19
    2762:	90 93 1c 05 	sts	0x051C, r25
    2766:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    276a:	24 2f       	mov	r18, r20
    276c:	33 27       	eor	r19, r19
    276e:	27 fd       	sbrc	r18, 7
    2770:	30 95       	com	r19
    2772:	32 2f       	mov	r19, r18
    2774:	22 27       	eor	r18, r18
    2776:	80 91 32 05 	lds	r24, 0x0532
    277a:	99 27       	eor	r25, r25
    277c:	87 fd       	sbrc	r24, 7
    277e:	90 95       	com	r25
    2780:	28 2b       	or	r18, r24
    2782:	39 2b       	or	r19, r25
    2784:	30 93 1e 05 	sts	0x051E, r19
    2788:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    278c:	85 2f       	mov	r24, r21
    278e:	99 27       	eor	r25, r25
    2790:	87 fd       	sbrc	r24, 7
    2792:	90 95       	com	r25
    2794:	98 2f       	mov	r25, r24
    2796:	88 27       	eor	r24, r24
    2798:	26 2f       	mov	r18, r22
    279a:	33 27       	eor	r19, r19
    279c:	27 fd       	sbrc	r18, 7
    279e:	30 95       	com	r19
    27a0:	82 2b       	or	r24, r18
    27a2:	93 2b       	or	r25, r19
    27a4:	41 c0       	rjmp	.+130    	; 0x2828 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    27a6:	20 91 31 05 	lds	r18, 0x0531
    27aa:	33 27       	eor	r19, r19
    27ac:	27 fd       	sbrc	r18, 7
    27ae:	30 95       	com	r19
    27b0:	32 2f       	mov	r19, r18
    27b2:	22 27       	eor	r18, r18
    27b4:	80 91 30 05 	lds	r24, 0x0530
    27b8:	99 27       	eor	r25, r25
    27ba:	87 fd       	sbrc	r24, 7
    27bc:	90 95       	com	r25
    27be:	28 2b       	or	r18, r24
    27c0:	39 2b       	or	r19, r25
    27c2:	80 91 21 05 	lds	r24, 0x0521
    27c6:	90 91 22 05 	lds	r25, 0x0522
    27ca:	28 1b       	sub	r18, r24
    27cc:	39 0b       	sbc	r19, r25
    27ce:	30 93 1c 05 	sts	0x051C, r19
    27d2:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    27d6:	24 2f       	mov	r18, r20
    27d8:	33 27       	eor	r19, r19
    27da:	27 fd       	sbrc	r18, 7
    27dc:	30 95       	com	r19
    27de:	32 2f       	mov	r19, r18
    27e0:	22 27       	eor	r18, r18
    27e2:	80 91 32 05 	lds	r24, 0x0532
    27e6:	99 27       	eor	r25, r25
    27e8:	87 fd       	sbrc	r24, 7
    27ea:	90 95       	com	r25
    27ec:	28 2b       	or	r18, r24
    27ee:	39 2b       	or	r19, r25
    27f0:	80 91 23 05 	lds	r24, 0x0523
    27f4:	90 91 24 05 	lds	r25, 0x0524
    27f8:	28 1b       	sub	r18, r24
    27fa:	39 0b       	sbc	r19, r25
    27fc:	30 93 1e 05 	sts	0x051E, r19
    2800:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2804:	85 2f       	mov	r24, r21
    2806:	99 27       	eor	r25, r25
    2808:	87 fd       	sbrc	r24, 7
    280a:	90 95       	com	r25
    280c:	98 2f       	mov	r25, r24
    280e:	88 27       	eor	r24, r24
    2810:	26 2f       	mov	r18, r22
    2812:	33 27       	eor	r19, r19
    2814:	27 fd       	sbrc	r18, 7
    2816:	30 95       	com	r19
    2818:	82 2b       	or	r24, r18
    281a:	93 2b       	or	r25, r19
    281c:	20 91 25 05 	lds	r18, 0x0525
    2820:	30 91 26 05 	lds	r19, 0x0526
    2824:	82 1b       	sub	r24, r18
    2826:	93 0b       	sbc	r25, r19
    2828:	90 93 20 05 	sts	0x0520, r25
    282c:	80 93 1f 05 	sts	0x051F, r24
    2830:	08 95       	ret
		}

	} else {

		accX = 0;
    2832:	10 92 1c 05 	sts	0x051C, r1
    2836:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    283a:	10 92 1e 05 	sts	0x051E, r1
    283e:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2842:	10 92 20 05 	sts	0x0520, r1
    2846:	10 92 1f 05 	sts	0x051F, r1
    284a:	08 95       	ret

0000284c <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    284c:	80 91 13 02 	lds	r24, 0x0213
    2850:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2854:	88 23       	and	r24, r24
    2856:	e1 f4       	brne	.+56     	; 0x2890 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2858:	8d e2       	ldi	r24, 0x2D	; 45
    285a:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_write(0x08);	// measurement mode
    285e:	88 e0       	ldi	r24, 0x08	; 8
    2860:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2864:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2868:	80 91 13 02 	lds	r24, 0x0213
    286c:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2870:	88 23       	and	r24, r24
    2872:	71 f4       	brne	.+28     	; 0x2890 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2874:	81 e3       	ldi	r24, 0x31	; 49
    2876:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    287a:	80 e0       	ldi	r24, 0x00	; 0
    287c:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2880:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2884:	80 91 13 02 	lds	r24, 0x0213
    2888:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    288c:	88 23       	and	r24, r24
    288e:	21 f0       	breq	.+8      	; 0x2898 <initADXL345+0x4c>
        i2c_stop();
    2890:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>
    2894:	81 e0       	ldi	r24, 0x01	; 1
    2896:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    2898:	8c e2       	ldi	r24, 0x2C	; 44
    289a:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    289e:	89 e0       	ldi	r24, 0x09	; 9
    28a0:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28a4:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>
    28a8:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    28aa:	08 95       	ret

000028ac <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28ac:	80 91 13 02 	lds	r24, 0x0213
    28b0:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28b4:	88 23       	and	r24, r24
    28b6:	21 f0       	breq	.+8      	; 0x28c0 <initMMA7455L+0x14>
        i2c_stop();
    28b8:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>
    28bc:	81 e0       	ldi	r24, 0x01	; 1
    28be:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    28c0:	86 e1       	ldi	r24, 0x16	; 22
    28c2:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    28c6:	85 e4       	ldi	r24, 0x45	; 69
    28c8:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28cc:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>
    28d0:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    28d2:	08 95       	ret

000028d4 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    28d4:	80 91 1a 05 	lds	r24, 0x051A
    28d8:	88 23       	and	r24, r24
    28da:	a9 f4       	brne	.+42     	; 0x2906 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    28dc:	80 91 13 02 	lds	r24, 0x0213
    28e0:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    28e4:	80 e0       	ldi	r24, 0x00	; 0
    28e6:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28ea:	80 91 13 02 	lds	r24, 0x0213
    28ee:	8f 5f       	subi	r24, 0xFF	; 255
    28f0:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28f4:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    28f8:	80 93 30 05 	sts	0x0530, r24
    28fc:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2900:	80 93 31 05 	sts	0x0531, r24
    2904:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    2906:	81 30       	cpi	r24, 0x01	; 1
    2908:	c9 f4       	brne	.+50     	; 0x293c <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    290a:	80 91 13 02 	lds	r24, 0x0213
    290e:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2912:	82 e3       	ldi	r24, 0x32	; 50
    2914:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2918:	80 91 13 02 	lds	r24, 0x0213
    291c:	8f 5f       	subi	r24, 0xFF	; 255
    291e:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2922:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2926:	80 93 30 05 	sts	0x0530, r24
    292a:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    292e:	80 93 31 05 	sts	0x0531, r24
    2932:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2936:	80 93 32 05 	sts	0x0532, r24
    293a:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    293c:	10 92 1c 05 	sts	0x051C, r1
    2940:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2944:	10 92 1e 05 	sts	0x051E, r1
    2948:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    294c:	10 92 20 05 	sts	0x0520, r1
    2950:	10 92 1f 05 	sts	0x051F, r1
    2954:	08 95       	ret

00002956 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2956:	ef 92       	push	r14
    2958:	ff 92       	push	r15
    295a:	0f 93       	push	r16
    295c:	1f 93       	push	r17
    295e:	df 93       	push	r29
    2960:	cf 93       	push	r28
    2962:	00 d0       	rcall	.+0      	; 0x2964 <readAccelXYZ+0xe>
    2964:	00 d0       	rcall	.+0      	; 0x2966 <readAccelXYZ+0x10>
    2966:	cd b7       	in	r28, 0x3d	; 61
    2968:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    296a:	80 91 1a 05 	lds	r24, 0x051A
    296e:	88 23       	and	r24, r24
    2970:	71 f5       	brne	.+92     	; 0x29ce <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2972:	80 91 13 02 	lds	r24, 0x0213
    2976:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    297a:	80 e0       	ldi	r24, 0x00	; 0
    297c:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2980:	80 91 13 02 	lds	r24, 0x0213
    2984:	8f 5f       	subi	r24, 0xFF	; 255
    2986:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_rep_start>
    298a:	8e 01       	movw	r16, r28
    298c:	0f 5f       	subi	r16, 0xFF	; 255
    298e:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2990:	96 e0       	ldi	r25, 0x06	; 6
    2992:	e9 2e       	mov	r14, r25
    2994:	f1 2c       	mov	r15, r1
    2996:	ec 0e       	add	r14, r28
    2998:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    299a:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    299e:	f8 01       	movw	r30, r16
    29a0:	81 93       	st	Z+, r24
    29a2:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29a4:	ee 15       	cp	r30, r14
    29a6:	ff 05       	cpc	r31, r15
    29a8:	c1 f7       	brne	.-16     	; 0x299a <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29aa:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <i2c_readNak>
    29ae:	18 2f       	mov	r17, r24
    29b0:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29b2:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29b6:	80 91 7c 05 	lds	r24, 0x057C
    29ba:	9a 81       	ldd	r25, Y+2	; 0x02
    29bc:	29 81       	ldd	r18, Y+1	; 0x01
    29be:	4c 81       	ldd	r20, Y+4	; 0x04
    29c0:	5b 81       	ldd	r21, Y+3	; 0x03
    29c2:	61 2f       	mov	r22, r17
    29c4:	77 27       	eor	r23, r23
    29c6:	67 fd       	sbrc	r22, 7
    29c8:	70 95       	com	r23
    29ca:	ed 81       	ldd	r30, Y+5	; 0x05
    29cc:	30 c0       	rjmp	.+96     	; 0x2a2e <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    29ce:	81 30       	cpi	r24, 0x01	; 1
    29d0:	09 f0       	breq	.+2      	; 0x29d4 <readAccelXYZ+0x7e>
    29d2:	95 c0       	rjmp	.+298    	; 0x2afe <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    29d4:	80 91 13 02 	lds	r24, 0x0213
    29d8:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    29dc:	82 e3       	ldi	r24, 0x32	; 50
    29de:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29e2:	80 91 13 02 	lds	r24, 0x0213
    29e6:	8f 5f       	subi	r24, 0xFF	; 255
    29e8:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_rep_start>
    29ec:	8e 01       	movw	r16, r28
    29ee:	0f 5f       	subi	r16, 0xFF	; 255
    29f0:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29f2:	86 e0       	ldi	r24, 0x06	; 6
    29f4:	e8 2e       	mov	r14, r24
    29f6:	f1 2c       	mov	r15, r1
    29f8:	ec 0e       	add	r14, r28
    29fa:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29fc:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2a00:	f8 01       	movw	r30, r16
    2a02:	81 93       	st	Z+, r24
    2a04:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a06:	ee 15       	cp	r30, r14
    2a08:	ff 05       	cpc	r31, r15
    2a0a:	c1 f7       	brne	.-16     	; 0x29fc <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a0c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <i2c_readNak>
    2a10:	18 2f       	mov	r17, r24
    2a12:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a14:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a18:	80 91 7c 05 	lds	r24, 0x057C
    2a1c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a1e:	29 81       	ldd	r18, Y+1	; 0x01
    2a20:	4c 81       	ldd	r20, Y+4	; 0x04
    2a22:	5b 81       	ldd	r21, Y+3	; 0x03
    2a24:	ed 81       	ldd	r30, Y+5	; 0x05
    2a26:	61 2f       	mov	r22, r17
    2a28:	77 27       	eor	r23, r23
    2a2a:	67 fd       	sbrc	r22, 7
    2a2c:	70 95       	com	r23
    2a2e:	88 23       	and	r24, r24
    2a30:	41 f1       	breq	.+80     	; 0x2a82 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a32:	89 2f       	mov	r24, r25
    2a34:	99 27       	eor	r25, r25
    2a36:	87 fd       	sbrc	r24, 7
    2a38:	90 95       	com	r25
    2a3a:	98 2f       	mov	r25, r24
    2a3c:	88 27       	eor	r24, r24
    2a3e:	33 27       	eor	r19, r19
    2a40:	27 fd       	sbrc	r18, 7
    2a42:	30 95       	com	r19
    2a44:	82 2b       	or	r24, r18
    2a46:	93 2b       	or	r25, r19
    2a48:	90 93 1c 05 	sts	0x051C, r25
    2a4c:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a50:	84 2f       	mov	r24, r20
    2a52:	99 27       	eor	r25, r25
    2a54:	87 fd       	sbrc	r24, 7
    2a56:	90 95       	com	r25
    2a58:	98 2f       	mov	r25, r24
    2a5a:	88 27       	eor	r24, r24
    2a5c:	25 2f       	mov	r18, r21
    2a5e:	33 27       	eor	r19, r19
    2a60:	27 fd       	sbrc	r18, 7
    2a62:	30 95       	com	r19
    2a64:	82 2b       	or	r24, r18
    2a66:	93 2b       	or	r25, r19
    2a68:	90 93 1e 05 	sts	0x051E, r25
    2a6c:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a70:	96 2f       	mov	r25, r22
    2a72:	88 27       	eor	r24, r24
    2a74:	2e 2f       	mov	r18, r30
    2a76:	33 27       	eor	r19, r19
    2a78:	27 fd       	sbrc	r18, 7
    2a7a:	30 95       	com	r19
    2a7c:	82 2b       	or	r24, r18
    2a7e:	93 2b       	or	r25, r19
    2a80:	39 c0       	rjmp	.+114    	; 0x2af4 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a82:	89 2f       	mov	r24, r25
    2a84:	99 27       	eor	r25, r25
    2a86:	87 fd       	sbrc	r24, 7
    2a88:	90 95       	com	r25
    2a8a:	98 2f       	mov	r25, r24
    2a8c:	88 27       	eor	r24, r24
    2a8e:	33 27       	eor	r19, r19
    2a90:	27 fd       	sbrc	r18, 7
    2a92:	30 95       	com	r19
    2a94:	82 2b       	or	r24, r18
    2a96:	93 2b       	or	r25, r19
    2a98:	20 91 21 05 	lds	r18, 0x0521
    2a9c:	30 91 22 05 	lds	r19, 0x0522
    2aa0:	82 1b       	sub	r24, r18
    2aa2:	93 0b       	sbc	r25, r19
    2aa4:	90 93 1c 05 	sts	0x051C, r25
    2aa8:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2aac:	84 2f       	mov	r24, r20
    2aae:	99 27       	eor	r25, r25
    2ab0:	87 fd       	sbrc	r24, 7
    2ab2:	90 95       	com	r25
    2ab4:	98 2f       	mov	r25, r24
    2ab6:	88 27       	eor	r24, r24
    2ab8:	25 2f       	mov	r18, r21
    2aba:	33 27       	eor	r19, r19
    2abc:	27 fd       	sbrc	r18, 7
    2abe:	30 95       	com	r19
    2ac0:	82 2b       	or	r24, r18
    2ac2:	93 2b       	or	r25, r19
    2ac4:	20 91 23 05 	lds	r18, 0x0523
    2ac8:	30 91 24 05 	lds	r19, 0x0524
    2acc:	82 1b       	sub	r24, r18
    2ace:	93 0b       	sbc	r25, r19
    2ad0:	90 93 1e 05 	sts	0x051E, r25
    2ad4:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2ad8:	96 2f       	mov	r25, r22
    2ada:	88 27       	eor	r24, r24
    2adc:	2e 2f       	mov	r18, r30
    2ade:	33 27       	eor	r19, r19
    2ae0:	27 fd       	sbrc	r18, 7
    2ae2:	30 95       	com	r19
    2ae4:	82 2b       	or	r24, r18
    2ae6:	93 2b       	or	r25, r19
    2ae8:	20 91 25 05 	lds	r18, 0x0525
    2aec:	30 91 26 05 	lds	r19, 0x0526
    2af0:	82 1b       	sub	r24, r18
    2af2:	93 0b       	sbc	r25, r19
    2af4:	90 93 20 05 	sts	0x0520, r25
    2af8:	80 93 1f 05 	sts	0x051F, r24
    2afc:	0c c0       	rjmp	.+24     	; 0x2b16 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2afe:	10 92 1c 05 	sts	0x051C, r1
    2b02:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2b06:	10 92 1e 05 	sts	0x051E, r1
    2b0a:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2b0e:	10 92 20 05 	sts	0x0520, r1
    2b12:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2b16:	26 96       	adiw	r28, 0x06	; 6
    2b18:	0f b6       	in	r0, 0x3f	; 63
    2b1a:	f8 94       	cli
    2b1c:	de bf       	out	0x3e, r29	; 62
    2b1e:	0f be       	out	0x3f, r0	; 63
    2b20:	cd bf       	out	0x3d, r28	; 61
    2b22:	cf 91       	pop	r28
    2b24:	df 91       	pop	r29
    2b26:	1f 91       	pop	r17
    2b28:	0f 91       	pop	r16
    2b2a:	ff 90       	pop	r15
    2b2c:	ef 90       	pop	r14
    2b2e:	08 95       	ret

00002b30 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b30:	ef 92       	push	r14
    2b32:	ff 92       	push	r15
    2b34:	0f 93       	push	r16
    2b36:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b38:	80 91 1a 05 	lds	r24, 0x051A
    2b3c:	88 23       	and	r24, r24
    2b3e:	31 f4       	brne	.+12     	; 0x2b4c <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b40:	80 91 13 02 	lds	r24, 0x0213
    2b44:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b48:	80 e0       	ldi	r24, 0x00	; 0
    2b4a:	08 c0       	rjmp	.+16     	; 0x2b5c <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b4c:	81 30       	cpi	r24, 0x01	; 1
    2b4e:	09 f0       	breq	.+2      	; 0x2b52 <readAccelXY+0x22>
    2b50:	58 c0       	rjmp	.+176    	; 0x2c02 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b52:	80 91 13 02 	lds	r24, 0x0213
    2b56:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b5a:	82 e3       	ldi	r24, 0x32	; 50
    2b5c:	0e 94 cc 1b 	call	0x3798	; 0x3798 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b60:	80 91 13 02 	lds	r24, 0x0213
    2b64:	8f 5f       	subi	r24, 0xFF	; 255
    2b66:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b6a:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2b6e:	e8 2e       	mov	r14, r24
    2b70:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2b74:	08 2f       	mov	r16, r24
    2b76:	0e 94 de 1b 	call	0x37bc	; 0x37bc <i2c_readAck>
    2b7a:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b7c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <i2c_readNak>
    2b80:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b82:	0e 94 c4 1b 	call	0x3788	; 0x3788 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b86:	80 91 7c 05 	lds	r24, 0x057C
    2b8a:	20 2f       	mov	r18, r16
    2b8c:	33 27       	eor	r19, r19
    2b8e:	27 fd       	sbrc	r18, 7
    2b90:	30 95       	com	r19
    2b92:	4e 2d       	mov	r20, r14
    2b94:	55 27       	eor	r21, r21
    2b96:	47 fd       	sbrc	r20, 7
    2b98:	50 95       	com	r21
    2b9a:	61 2f       	mov	r22, r17
    2b9c:	77 27       	eor	r23, r23
    2b9e:	67 fd       	sbrc	r22, 7
    2ba0:	70 95       	com	r23
    2ba2:	ef 2d       	mov	r30, r15
    2ba4:	ff 27       	eor	r31, r31
    2ba6:	e7 fd       	sbrc	r30, 7
    2ba8:	f0 95       	com	r31
    2baa:	88 23       	and	r24, r24
    2bac:	69 f0       	breq	.+26     	; 0x2bc8 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2bae:	92 2f       	mov	r25, r18
    2bb0:	88 27       	eor	r24, r24
    2bb2:	84 2b       	or	r24, r20
    2bb4:	95 2b       	or	r25, r21
    2bb6:	90 93 1c 05 	sts	0x051C, r25
    2bba:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2bbe:	96 2f       	mov	r25, r22
    2bc0:	88 27       	eor	r24, r24
    2bc2:	8e 2b       	or	r24, r30
    2bc4:	9f 2b       	or	r25, r31
    2bc6:	18 c0       	rjmp	.+48     	; 0x2bf8 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2bc8:	92 2f       	mov	r25, r18
    2bca:	88 27       	eor	r24, r24
    2bcc:	84 2b       	or	r24, r20
    2bce:	95 2b       	or	r25, r21
    2bd0:	20 91 21 05 	lds	r18, 0x0521
    2bd4:	30 91 22 05 	lds	r19, 0x0522
    2bd8:	82 1b       	sub	r24, r18
    2bda:	93 0b       	sbc	r25, r19
    2bdc:	90 93 1c 05 	sts	0x051C, r25
    2be0:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2be4:	96 2f       	mov	r25, r22
    2be6:	88 27       	eor	r24, r24
    2be8:	8e 2b       	or	r24, r30
    2bea:	9f 2b       	or	r25, r31
    2bec:	20 91 23 05 	lds	r18, 0x0523
    2bf0:	30 91 24 05 	lds	r19, 0x0524
    2bf4:	82 1b       	sub	r24, r18
    2bf6:	93 0b       	sbc	r25, r19
    2bf8:	90 93 1e 05 	sts	0x051E, r25
    2bfc:	80 93 1d 05 	sts	0x051D, r24
    2c00:	08 c0       	rjmp	.+16     	; 0x2c12 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2c02:	10 92 1c 05 	sts	0x051C, r1
    2c06:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2c0a:	10 92 1e 05 	sts	0x051E, r1
    2c0e:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2c12:	1f 91       	pop	r17
    2c14:	0f 91       	pop	r16
    2c16:	ff 90       	pop	r15
    2c18:	ef 90       	pop	r14
    2c1a:	08 95       	ret

00002c1c <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c1c:	0e 94 6b 1b 	call	0x36d6	; 0x36d6 <i2c_init>

	ret = initMMA7455L();
    2c20:	0e 94 56 14 	call	0x28ac	; 0x28ac <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c24:	88 23       	and	r24, r24
    2c26:	89 f0       	breq	.+34     	; 0x2c4a <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c28:	86 ea       	ldi	r24, 0xA6	; 166
    2c2a:	90 e0       	ldi	r25, 0x00	; 0
    2c2c:	90 93 14 02 	sts	0x0214, r25
    2c30:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c34:	0e 94 26 14 	call	0x284c	; 0x284c <initADXL345>
		if(ret) {	// accelerometer not available
    2c38:	88 23       	and	r24, r24
    2c3a:	21 f0       	breq	.+8      	; 0x2c44 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c3c:	82 e0       	ldi	r24, 0x02	; 2
    2c3e:	80 93 1a 05 	sts	0x051A, r24
    2c42:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c44:	81 e0       	ldi	r24, 0x01	; 1
    2c46:	80 93 1a 05 	sts	0x051A, r24
    2c4a:	08 95       	ret

00002c4c <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c4c:	0f 93       	push	r16
    2c4e:	1f 93       	push	r17
    2c50:	cf 93       	push	r28
    2c52:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c54:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c58:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c5c:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c60:	80 e0       	ldi	r24, 0x00	; 0
    2c62:	0e 94 c8 08 	call	0x1190	; 0x1190 <updateRedLed>
	updateGreenLed(pwm_green);
    2c66:	80 91 0d 02 	lds	r24, 0x020D
    2c6a:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c6e:	80 91 0e 02 	lds	r24, 0x020E
    2c72:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateBlueLed>

	calibrationCycle = 0;
    2c76:	10 92 3c 05 	sts	0x053C, r1
    2c7a:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2c7e:	81 e0       	ldi	r24, 0x01	; 1
    2c80:	80 93 7c 05 	sts	0x057C, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c84:	01 e0       	ldi	r16, 0x01	; 1
    2c86:	10 e0       	ldi	r17, 0x00	; 0
    2c88:	c8 c0       	rjmp	.+400    	; 0x2e1a <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c8a:	0e 94 ab 14 	call	0x2956	; 0x2956 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c8e:	60 91 3b 05 	lds	r22, 0x053B
    2c92:	70 91 3c 05 	lds	r23, 0x053C
    2c96:	61 31       	cpi	r22, 0x11	; 17
    2c98:	71 05       	cpc	r23, r1
    2c9a:	0c f0       	brlt	.+2      	; 0x2c9e <calibrateSensors+0x52>
    2c9c:	74 c0       	rjmp	.+232    	; 0x2d86 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c9e:	80 91 c6 03 	lds	r24, 0x03C6
    2ca2:	88 23       	and	r24, r24
    2ca4:	09 f4       	brne	.+2      	; 0x2ca8 <calibrateSensors+0x5c>
    2ca6:	b9 c0       	rjmp	.+370    	; 0x2e1a <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2ca8:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2cac:	61 15       	cp	r22, r1
    2cae:	71 05       	cpc	r23, r1
    2cb0:	f9 f4       	brne	.+62     	; 0x2cf0 <calibrateSensors+0xa4>
    2cb2:	ef e8       	ldi	r30, 0x8F	; 143
    2cb4:	f3 e0       	ldi	r31, 0x03	; 3
    2cb6:	a7 e7       	ldi	r26, 0x77	; 119
    2cb8:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2cba:	11 92       	st	Z+, r1
    2cbc:	11 92       	st	Z+, r1
    2cbe:	11 92       	st	Z+, r1
    2cc0:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2cc2:	1d 92       	st	X+, r1
    2cc4:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2cc6:	83 e0       	ldi	r24, 0x03	; 3
    2cc8:	ef 3b       	cpi	r30, 0xBF	; 191
    2cca:	f8 07       	cpc	r31, r24
    2ccc:	b1 f7       	brne	.-20     	; 0x2cba <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2cce:	10 92 28 05 	sts	0x0528, r1
    2cd2:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2cd6:	10 92 2a 05 	sts	0x052A, r1
    2cda:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2cde:	10 92 2c 05 	sts	0x052C, r1
    2ce2:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2ce6:	10 93 3c 05 	sts	0x053C, r17
    2cea:	00 93 3b 05 	sts	0x053B, r16
    2cee:	95 c0       	rjmp	.+298    	; 0x2e1a <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2cf0:	ef e8       	ldi	r30, 0x8F	; 143
    2cf2:	f3 e0       	ldi	r31, 0x03	; 3
    2cf4:	cf e5       	ldi	r28, 0x5F	; 95
    2cf6:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2cf8:	29 91       	ld	r18, Y+
    2cfa:	39 91       	ld	r19, Y+
    2cfc:	44 27       	eor	r20, r20
    2cfe:	37 fd       	sbrc	r19, 7
    2d00:	40 95       	com	r20
    2d02:	54 2f       	mov	r21, r20
    2d04:	80 81       	ld	r24, Z
    2d06:	91 81       	ldd	r25, Z+1	; 0x01
    2d08:	a2 81       	ldd	r26, Z+2	; 0x02
    2d0a:	b3 81       	ldd	r27, Z+3	; 0x03
    2d0c:	82 0f       	add	r24, r18
    2d0e:	93 1f       	adc	r25, r19
    2d10:	a4 1f       	adc	r26, r20
    2d12:	b5 1f       	adc	r27, r21
    2d14:	81 93       	st	Z+, r24
    2d16:	91 93       	st	Z+, r25
    2d18:	a1 93       	st	Z+, r26
    2d1a:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d1c:	83 e0       	ldi	r24, 0x03	; 3
    2d1e:	ef 3b       	cpi	r30, 0xBF	; 191
    2d20:	f8 07       	cpc	r31, r24
    2d22:	51 f7       	brne	.-44     	; 0x2cf8 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d24:	80 91 27 05 	lds	r24, 0x0527
    2d28:	90 91 28 05 	lds	r25, 0x0528
    2d2c:	20 91 1b 05 	lds	r18, 0x051B
    2d30:	30 91 1c 05 	lds	r19, 0x051C
    2d34:	82 0f       	add	r24, r18
    2d36:	93 1f       	adc	r25, r19
    2d38:	90 93 28 05 	sts	0x0528, r25
    2d3c:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2d40:	80 91 29 05 	lds	r24, 0x0529
    2d44:	90 91 2a 05 	lds	r25, 0x052A
    2d48:	20 91 1d 05 	lds	r18, 0x051D
    2d4c:	30 91 1e 05 	lds	r19, 0x051E
    2d50:	82 0f       	add	r24, r18
    2d52:	93 1f       	adc	r25, r19
    2d54:	90 93 2a 05 	sts	0x052A, r25
    2d58:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2d5c:	80 91 2b 05 	lds	r24, 0x052B
    2d60:	90 91 2c 05 	lds	r25, 0x052C
    2d64:	20 91 1f 05 	lds	r18, 0x051F
    2d68:	30 91 20 05 	lds	r19, 0x0520
    2d6c:	82 0f       	add	r24, r18
    2d6e:	93 1f       	adc	r25, r19
    2d70:	90 93 2c 05 	sts	0x052C, r25
    2d74:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2d78:	6f 5f       	subi	r22, 0xFF	; 255
    2d7a:	7f 4f       	sbci	r23, 0xFF	; 255
    2d7c:	70 93 3c 05 	sts	0x053C, r23
    2d80:	60 93 3b 05 	sts	0x053B, r22
    2d84:	4a c0       	rjmp	.+148    	; 0x2e1a <calibrateSensors+0x1ce>
    2d86:	ef e8       	ldi	r30, 0x8F	; 143
    2d88:	f3 e0       	ldi	r31, 0x03	; 3
    2d8a:	c7 e7       	ldi	r28, 0x77	; 119
    2d8c:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d8e:	81 91       	ld	r24, Z+
    2d90:	91 91       	ld	r25, Z+
    2d92:	a1 91       	ld	r26, Z+
    2d94:	b1 91       	ld	r27, Z+
    2d96:	54 e0       	ldi	r21, 0x04	; 4
    2d98:	b6 95       	lsr	r27
    2d9a:	a7 95       	ror	r26
    2d9c:	97 95       	ror	r25
    2d9e:	87 95       	ror	r24
    2da0:	5a 95       	dec	r21
    2da2:	d1 f7       	brne	.-12     	; 0x2d98 <calibrateSensors+0x14c>
    2da4:	89 93       	st	Y+, r24
    2da6:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2da8:	83 e0       	ldi	r24, 0x03	; 3
    2daa:	ef 3b       	cpi	r30, 0xBF	; 191
    2dac:	f8 07       	cpc	r31, r24
    2dae:	79 f7       	brne	.-34     	; 0x2d8e <calibrateSensors+0x142>
    2db0:	e7 e8       	ldi	r30, 0x87	; 135
    2db2:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2db4:	80 81       	ld	r24, Z
    2db6:	91 81       	ldd	r25, Z+1	; 0x01
    2db8:	80 50       	subi	r24, 0x00	; 0
    2dba:	92 40       	sbci	r25, 0x02	; 2
    2dbc:	81 93       	st	Z+, r24
    2dbe:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2dc0:	83 e0       	ldi	r24, 0x03	; 3
    2dc2:	ef 38       	cpi	r30, 0x8F	; 143
    2dc4:	f8 07       	cpc	r31, r24
    2dc6:	b1 f7       	brne	.-20     	; 0x2db4 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2dc8:	80 91 27 05 	lds	r24, 0x0527
    2dcc:	90 91 28 05 	lds	r25, 0x0528
    2dd0:	44 e0       	ldi	r20, 0x04	; 4
    2dd2:	95 95       	asr	r25
    2dd4:	87 95       	ror	r24
    2dd6:	4a 95       	dec	r20
    2dd8:	e1 f7       	brne	.-8      	; 0x2dd2 <calibrateSensors+0x186>
    2dda:	90 93 22 05 	sts	0x0522, r25
    2dde:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2de2:	80 91 29 05 	lds	r24, 0x0529
    2de6:	90 91 2a 05 	lds	r25, 0x052A
    2dea:	34 e0       	ldi	r19, 0x04	; 4
    2dec:	95 95       	asr	r25
    2dee:	87 95       	ror	r24
    2df0:	3a 95       	dec	r19
    2df2:	e1 f7       	brne	.-8      	; 0x2dec <calibrateSensors+0x1a0>
    2df4:	90 93 24 05 	sts	0x0524, r25
    2df8:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2dfc:	80 91 2b 05 	lds	r24, 0x052B
    2e00:	90 91 2c 05 	lds	r25, 0x052C
    2e04:	24 e0       	ldi	r18, 0x04	; 4
    2e06:	95 95       	asr	r25
    2e08:	87 95       	ror	r24
    2e0a:	2a 95       	dec	r18
    2e0c:	e1 f7       	brne	.-8      	; 0x2e06 <calibrateSensors+0x1ba>
    2e0e:	90 93 26 05 	sts	0x0526, r25
    2e12:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2e16:	10 92 7c 05 	sts	0x057C, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e1a:	80 91 7c 05 	lds	r24, 0x057C
    2e1e:	88 23       	and	r24, r24
    2e20:	09 f0       	breq	.+2      	; 0x2e24 <calibrateSensors+0x1d8>
    2e22:	33 cf       	rjmp	.-410    	; 0x2c8a <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e24:	8f ef       	ldi	r24, 0xFF	; 255
    2e26:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e2a:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e2e:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e32:	0e 94 c8 08 	call	0x1190	; 0x1190 <updateRedLed>
	updateGreenLed(pwm_green);
    2e36:	80 91 0d 02 	lds	r24, 0x020D
    2e3a:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e3e:	80 91 0e 02 	lds	r24, 0x020E
    2e42:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateBlueLed>

}
    2e46:	df 91       	pop	r29
    2e48:	cf 91       	pop	r28
    2e4a:	1f 91       	pop	r17
    2e4c:	0f 91       	pop	r16
    2e4e:	08 95       	ret

00002e50 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e50:	08 95       	ret

00002e52 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e52:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e54:	8d 91       	ld	r24, X+
    2e56:	9c 91       	ld	r25, X
    2e58:	11 97       	sbiw	r26, 0x01	; 1
    2e5a:	00 97       	sbiw	r24, 0x00	; 0
    2e5c:	69 f4       	brne	.+26     	; 0x2e78 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e5e:	10 92 00 04 	sts	0x0400, r1
    2e62:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2e66:	10 92 52 05 	sts	0x0552, r1
    2e6a:	10 92 51 05 	sts	0x0551, r1
		delta_left_speed_prev = 0;
    2e6e:	10 92 6c 05 	sts	0x056C, r1
    2e72:	10 92 6b 05 	sts	0x056B, r1
    2e76:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e78:	40 91 2d 05 	lds	r20, 0x052D
    2e7c:	50 91 2e 05 	lds	r21, 0x052E
    2e80:	21 e0       	ldi	r18, 0x01	; 1
    2e82:	4e 30       	cpi	r20, 0x0E	; 14
    2e84:	52 07       	cpc	r21, r18
    2e86:	4c f0       	brlt	.+18     	; 0x2e9a <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e88:	18 16       	cp	r1, r24
    2e8a:	19 06       	cpc	r1, r25
    2e8c:	1c f4       	brge	.+6      	; 0x2e94 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e8e:	28 e6       	ldi	r18, 0x68	; 104
    2e90:	31 e0       	ldi	r19, 0x01	; 1
    2e92:	18 c0       	rjmp	.+48     	; 0x2ec4 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e94:	88 e6       	ldi	r24, 0x68	; 104
    2e96:	91 e0       	ldi	r25, 0x01	; 1
    2e98:	0b c0       	rjmp	.+22     	; 0x2eb0 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e9a:	44 3b       	cpi	r20, 0xB4	; 180
    2e9c:	51 05       	cpc	r21, r1
    2e9e:	1c f4       	brge	.+6      	; 0x2ea6 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2ea0:	4a 35       	cpi	r20, 0x5A	; 90
    2ea2:	51 05       	cpc	r21, r1
    2ea4:	b4 f0       	brlt	.+44     	; 0x2ed2 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2ea6:	18 16       	cp	r1, r24
    2ea8:	19 06       	cpc	r1, r25
    2eaa:	54 f4       	brge	.+20     	; 0x2ec0 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2eac:	84 eb       	ldi	r24, 0xB4	; 180
    2eae:	90 e0       	ldi	r25, 0x00	; 0
    2eb0:	84 1b       	sub	r24, r20
    2eb2:	95 0b       	sbc	r25, r21
    2eb4:	95 95       	asr	r25
    2eb6:	87 95       	ror	r24
    2eb8:	95 95       	asr	r25
    2eba:	87 95       	ror	r24
    2ebc:	49 96       	adiw	r24, 0x19	; 25
    2ebe:	1c c0       	rjmp	.+56     	; 0x2ef8 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2ec0:	24 eb       	ldi	r18, 0xB4	; 180
    2ec2:	30 e0       	ldi	r19, 0x00	; 0
    2ec4:	24 1b       	sub	r18, r20
    2ec6:	35 0b       	sbc	r19, r21
    2ec8:	35 95       	asr	r19
    2eca:	27 95       	ror	r18
    2ecc:	35 95       	asr	r19
    2ece:	27 95       	ror	r18
    2ed0:	0f c0       	rjmp	.+30     	; 0x2ef0 <start_vertical_speed_control_left+0x9e>
    2ed2:	9a 01       	movw	r18, r20
    2ed4:	35 95       	asr	r19
    2ed6:	27 95       	ror	r18
    2ed8:	35 95       	asr	r19
    2eda:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2edc:	18 16       	cp	r1, r24
    2ede:	19 06       	cpc	r1, r25
    2ee0:	3c f4       	brge	.+14     	; 0x2ef0 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2ee2:	27 5e       	subi	r18, 0xE7	; 231
    2ee4:	3f 4f       	sbci	r19, 0xFF	; 255
    2ee6:	30 93 04 02 	sts	0x0204, r19
    2eea:	20 93 03 02 	sts	0x0203, r18
    2eee:	08 c0       	rjmp	.+16     	; 0x2f00 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2ef0:	89 e1       	ldi	r24, 0x19	; 25
    2ef2:	90 e0       	ldi	r25, 0x00	; 0
    2ef4:	82 1b       	sub	r24, r18
    2ef6:	93 0b       	sbc	r25, r19
    2ef8:	90 93 04 02 	sts	0x0204, r25
    2efc:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2f00:	e0 91 51 05 	lds	r30, 0x0551
    2f04:	f0 91 52 05 	lds	r31, 0x0552
    2f08:	f0 93 6c 05 	sts	0x056C, r31
    2f0c:	e0 93 6b 05 	sts	0x056B, r30
	if(*pwm_left >= 0) {
    2f10:	8d 91       	ld	r24, X+
    2f12:	9c 91       	ld	r25, X
    2f14:	11 97       	sbiw	r26, 0x01	; 1
    2f16:	20 91 ef 03 	lds	r18, 0x03EF
    2f1a:	30 91 f0 03 	lds	r19, 0x03F0
    2f1e:	97 fd       	sbrc	r25, 7
    2f20:	03 c0       	rjmp	.+6      	; 0x2f28 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f22:	82 1b       	sub	r24, r18
    2f24:	93 0b       	sbc	r25, r19
    2f26:	02 c0       	rjmp	.+4      	; 0x2f2c <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f28:	82 0f       	add	r24, r18
    2f2a:	93 1f       	adc	r25, r19
    2f2c:	90 93 52 05 	sts	0x0552, r25
    2f30:	80 93 51 05 	sts	0x0551, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f34:	60 91 51 05 	lds	r22, 0x0551
    2f38:	70 91 52 05 	lds	r23, 0x0552
    2f3c:	80 91 ff 03 	lds	r24, 0x03FF
    2f40:	90 91 00 04 	lds	r25, 0x0400
    2f44:	86 0f       	add	r24, r22
    2f46:	97 1f       	adc	r25, r23
    2f48:	90 93 00 04 	sts	0x0400, r25
    2f4c:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f50:	26 e0       	ldi	r18, 0x06	; 6
    2f52:	81 34       	cpi	r24, 0x41	; 65
    2f54:	92 07       	cpc	r25, r18
    2f56:	1c f0       	brlt	.+6      	; 0x2f5e <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f58:	80 e4       	ldi	r24, 0x40	; 64
    2f5a:	96 e0       	ldi	r25, 0x06	; 6
    2f5c:	05 c0       	rjmp	.+10     	; 0x2f68 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f5e:	80 5c       	subi	r24, 0xC0	; 192
    2f60:	99 4f       	sbci	r25, 0xF9	; 249
    2f62:	34 f4       	brge	.+12     	; 0x2f70 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f64:	80 ec       	ldi	r24, 0xC0	; 192
    2f66:	99 ef       	ldi	r25, 0xF9	; 249
    2f68:	90 93 00 04 	sts	0x0400, r25
    2f6c:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f70:	80 91 ff 03 	lds	r24, 0x03FF
    2f74:	90 91 00 04 	lds	r25, 0x0400
    2f78:	ac 01       	movw	r20, r24
    2f7a:	44 0f       	add	r20, r20
    2f7c:	55 1f       	adc	r21, r21
    2f7e:	48 0f       	add	r20, r24
    2f80:	59 1f       	adc	r21, r25
    2f82:	cb 01       	movw	r24, r22
    2f84:	88 0f       	add	r24, r24
    2f86:	99 1f       	adc	r25, r25
    2f88:	9b 01       	movw	r18, r22
    2f8a:	22 0f       	add	r18, r18
    2f8c:	33 1f       	adc	r19, r19
    2f8e:	22 0f       	add	r18, r18
    2f90:	33 1f       	adc	r19, r19
    2f92:	22 0f       	add	r18, r18
    2f94:	33 1f       	adc	r19, r19
    2f96:	82 0f       	add	r24, r18
    2f98:	93 1f       	adc	r25, r19
    2f9a:	48 0f       	add	r20, r24
    2f9c:	59 1f       	adc	r21, r25
    2f9e:	e6 1b       	sub	r30, r22
    2fa0:	f7 0b       	sbc	r31, r23
    2fa2:	ee 0f       	add	r30, r30
    2fa4:	ff 1f       	adc	r31, r31
    2fa6:	4e 0f       	add	r20, r30
    2fa8:	5f 1f       	adc	r21, r31
    2faa:	2d 91       	ld	r18, X+
    2fac:	3c 91       	ld	r19, X
    2fae:	11 97       	sbiw	r26, 0x01	; 1
    2fb0:	80 91 03 02 	lds	r24, 0x0203
    2fb4:	90 91 04 02 	lds	r25, 0x0204
    2fb8:	bc 01       	movw	r22, r24
    2fba:	26 9f       	mul	r18, r22
    2fbc:	c0 01       	movw	r24, r0
    2fbe:	27 9f       	mul	r18, r23
    2fc0:	90 0d       	add	r25, r0
    2fc2:	36 9f       	mul	r19, r22
    2fc4:	90 0d       	add	r25, r0
    2fc6:	11 24       	eor	r1, r1
    2fc8:	48 0f       	add	r20, r24
    2fca:	59 1f       	adc	r21, r25
    2fcc:	50 93 fe 03 	sts	0x03FE, r21
    2fd0:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2fd4:	57 ff       	sbrs	r21, 7
    2fd6:	0f c0       	rjmp	.+30     	; 0x2ff6 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2fd8:	11 96       	adiw	r26, 0x01	; 1
    2fda:	8c 91       	ld	r24, X
    2fdc:	11 97       	sbiw	r26, 0x01	; 1
    2fde:	99 27       	eor	r25, r25
    2fe0:	87 fd       	sbrc	r24, 7
    2fe2:	90 95       	com	r25
    2fe4:	99 0f       	add	r25, r25
    2fe6:	88 0b       	sbc	r24, r24
    2fe8:	98 2f       	mov	r25, r24
    2fea:	84 23       	and	r24, r20
    2fec:	95 23       	and	r25, r21
    2fee:	90 93 fe 03 	sts	0x03FE, r25
    2ff2:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2ff6:	80 91 fd 03 	lds	r24, 0x03FD
    2ffa:	90 91 fe 03 	lds	r25, 0x03FE
    2ffe:	18 16       	cp	r1, r24
    3000:	19 06       	cpc	r1, r25
    3002:	4c f4       	brge	.+18     	; 0x3016 <start_vertical_speed_control_left+0x1c4>
    3004:	8d 91       	ld	r24, X+
    3006:	9c 91       	ld	r25, X
    3008:	11 97       	sbiw	r26, 0x01	; 1
    300a:	97 ff       	sbrs	r25, 7
    300c:	04 c0       	rjmp	.+8      	; 0x3016 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    300e:	10 92 fe 03 	sts	0x03FE, r1
    3012:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3016:	80 91 fd 03 	lds	r24, 0x03FD
    301a:	90 91 fe 03 	lds	r25, 0x03FE
    301e:	81 5c       	subi	r24, 0xC1	; 193
    3020:	9d 45       	sbci	r25, 0x5D	; 93
    3022:	34 f0       	brlt	.+12     	; 0x3030 <start_vertical_speed_control_left+0x1de>
    3024:	80 ec       	ldi	r24, 0xC0	; 192
    3026:	9d e5       	ldi	r25, 0x5D	; 93
    3028:	90 93 fe 03 	sts	0x03FE, r25
    302c:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3030:	80 91 fd 03 	lds	r24, 0x03FD
    3034:	90 91 fe 03 	lds	r25, 0x03FE
    3038:	80 54       	subi	r24, 0x40	; 64
    303a:	92 4a       	sbci	r25, 0xA2	; 162
    303c:	34 f4       	brge	.+12     	; 0x304a <start_vertical_speed_control_left+0x1f8>
    303e:	80 e4       	ldi	r24, 0x40	; 64
    3040:	92 ea       	ldi	r25, 0xA2	; 162
    3042:	90 93 fe 03 	sts	0x03FE, r25
    3046:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    304a:	80 91 fd 03 	lds	r24, 0x03FD
    304e:	90 91 fe 03 	lds	r25, 0x03FE
    3052:	24 e0       	ldi	r18, 0x04	; 4
    3054:	95 95       	asr	r25
    3056:	87 95       	ror	r24
    3058:	2a 95       	dec	r18
    305a:	e1 f7       	brne	.-8      	; 0x3054 <start_vertical_speed_control_left+0x202>
    305c:	11 96       	adiw	r26, 0x01	; 1
    305e:	9c 93       	st	X, r25
    3060:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3062:	81 50       	subi	r24, 0x01	; 1
    3064:	92 40       	sbci	r25, 0x02	; 2
    3066:	2c f0       	brlt	.+10     	; 0x3072 <start_vertical_speed_control_left+0x220>
    3068:	80 e0       	ldi	r24, 0x00	; 0
    306a:	92 e0       	ldi	r25, 0x02	; 2
    306c:	11 96       	adiw	r26, 0x01	; 1
    306e:	9c 93       	st	X, r25
    3070:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3072:	8d 91       	ld	r24, X+
    3074:	9c 91       	ld	r25, X
    3076:	11 97       	sbiw	r26, 0x01	; 1
    3078:	80 50       	subi	r24, 0x00	; 0
    307a:	9e 4f       	sbci	r25, 0xFE	; 254
    307c:	24 f4       	brge	.+8      	; 0x3086 <start_vertical_speed_control_left+0x234>
    307e:	80 e0       	ldi	r24, 0x00	; 0
    3080:	9e ef       	ldi	r25, 0xFE	; 254
    3082:	8d 93       	st	X+, r24
    3084:	9c 93       	st	X, r25
    3086:	08 95       	ret

00003088 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    3088:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    308a:	8d 91       	ld	r24, X+
    308c:	9c 91       	ld	r25, X
    308e:	11 97       	sbiw	r26, 0x01	; 1
    3090:	00 97       	sbiw	r24, 0x00	; 0
    3092:	69 f4       	brne	.+26     	; 0x30ae <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3094:	10 92 02 04 	sts	0x0402, r1
    3098:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    309c:	10 92 7b 05 	sts	0x057B, r1
    30a0:	10 92 7a 05 	sts	0x057A, r1
		delta_right_speed_prev = 0;
    30a4:	10 92 54 05 	sts	0x0554, r1
    30a8:	10 92 53 05 	sts	0x0553, r1
    30ac:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    30ae:	40 91 2d 05 	lds	r20, 0x052D
    30b2:	50 91 2e 05 	lds	r21, 0x052E
    30b6:	21 e0       	ldi	r18, 0x01	; 1
    30b8:	4e 30       	cpi	r20, 0x0E	; 14
    30ba:	52 07       	cpc	r21, r18
    30bc:	4c f0       	brlt	.+18     	; 0x30d0 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    30be:	18 16       	cp	r1, r24
    30c0:	19 06       	cpc	r1, r25
    30c2:	1c f4       	brge	.+6      	; 0x30ca <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    30c4:	28 e6       	ldi	r18, 0x68	; 104
    30c6:	31 e0       	ldi	r19, 0x01	; 1
    30c8:	18 c0       	rjmp	.+48     	; 0x30fa <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    30ca:	88 e6       	ldi	r24, 0x68	; 104
    30cc:	91 e0       	ldi	r25, 0x01	; 1
    30ce:	0b c0       	rjmp	.+22     	; 0x30e6 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    30d0:	44 3b       	cpi	r20, 0xB4	; 180
    30d2:	51 05       	cpc	r21, r1
    30d4:	1c f4       	brge	.+6      	; 0x30dc <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    30d6:	4a 35       	cpi	r20, 0x5A	; 90
    30d8:	51 05       	cpc	r21, r1
    30da:	b4 f0       	brlt	.+44     	; 0x3108 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    30dc:	18 16       	cp	r1, r24
    30de:	19 06       	cpc	r1, r25
    30e0:	54 f4       	brge	.+20     	; 0x30f6 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    30e2:	84 eb       	ldi	r24, 0xB4	; 180
    30e4:	90 e0       	ldi	r25, 0x00	; 0
    30e6:	84 1b       	sub	r24, r20
    30e8:	95 0b       	sbc	r25, r21
    30ea:	95 95       	asr	r25
    30ec:	87 95       	ror	r24
    30ee:	95 95       	asr	r25
    30f0:	87 95       	ror	r24
    30f2:	49 96       	adiw	r24, 0x19	; 25
    30f4:	1c c0       	rjmp	.+56     	; 0x312e <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30f6:	24 eb       	ldi	r18, 0xB4	; 180
    30f8:	30 e0       	ldi	r19, 0x00	; 0
    30fa:	24 1b       	sub	r18, r20
    30fc:	35 0b       	sbc	r19, r21
    30fe:	35 95       	asr	r19
    3100:	27 95       	ror	r18
    3102:	35 95       	asr	r19
    3104:	27 95       	ror	r18
    3106:	0f c0       	rjmp	.+30     	; 0x3126 <start_vertical_speed_control_right+0x9e>
    3108:	9a 01       	movw	r18, r20
    310a:	35 95       	asr	r19
    310c:	27 95       	ror	r18
    310e:	35 95       	asr	r19
    3110:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3112:	18 16       	cp	r1, r24
    3114:	19 06       	cpc	r1, r25
    3116:	3c f4       	brge	.+14     	; 0x3126 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    3118:	27 5e       	subi	r18, 0xE7	; 231
    311a:	3f 4f       	sbci	r19, 0xFF	; 255
    311c:	30 93 06 02 	sts	0x0206, r19
    3120:	20 93 05 02 	sts	0x0205, r18
    3124:	08 c0       	rjmp	.+16     	; 0x3136 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    3126:	89 e1       	ldi	r24, 0x19	; 25
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	82 1b       	sub	r24, r18
    312c:	93 0b       	sbc	r25, r19
    312e:	90 93 06 02 	sts	0x0206, r25
    3132:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3136:	e0 91 7a 05 	lds	r30, 0x057A
    313a:	f0 91 7b 05 	lds	r31, 0x057B
    313e:	f0 93 54 05 	sts	0x0554, r31
    3142:	e0 93 53 05 	sts	0x0553, r30
	if(*pwm_right >= 0) {
    3146:	8d 91       	ld	r24, X+
    3148:	9c 91       	ld	r25, X
    314a:	11 97       	sbiw	r26, 0x01	; 1
    314c:	20 91 f1 03 	lds	r18, 0x03F1
    3150:	30 91 f2 03 	lds	r19, 0x03F2
    3154:	97 fd       	sbrc	r25, 7
    3156:	03 c0       	rjmp	.+6      	; 0x315e <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3158:	82 1b       	sub	r24, r18
    315a:	93 0b       	sbc	r25, r19
    315c:	02 c0       	rjmp	.+4      	; 0x3162 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    315e:	82 0f       	add	r24, r18
    3160:	93 1f       	adc	r25, r19
    3162:	90 93 7b 05 	sts	0x057B, r25
    3166:	80 93 7a 05 	sts	0x057A, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    316a:	60 91 7a 05 	lds	r22, 0x057A
    316e:	70 91 7b 05 	lds	r23, 0x057B
    3172:	80 91 01 04 	lds	r24, 0x0401
    3176:	90 91 02 04 	lds	r25, 0x0402
    317a:	86 0f       	add	r24, r22
    317c:	97 1f       	adc	r25, r23
    317e:	90 93 02 04 	sts	0x0402, r25
    3182:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    3186:	26 e0       	ldi	r18, 0x06	; 6
    3188:	81 34       	cpi	r24, 0x41	; 65
    318a:	92 07       	cpc	r25, r18
    318c:	1c f0       	brlt	.+6      	; 0x3194 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    318e:	80 e4       	ldi	r24, 0x40	; 64
    3190:	96 e0       	ldi	r25, 0x06	; 6
    3192:	05 c0       	rjmp	.+10     	; 0x319e <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    3194:	80 5c       	subi	r24, 0xC0	; 192
    3196:	99 4f       	sbci	r25, 0xF9	; 249
    3198:	34 f4       	brge	.+12     	; 0x31a6 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    319a:	80 ec       	ldi	r24, 0xC0	; 192
    319c:	99 ef       	ldi	r25, 0xF9	; 249
    319e:	90 93 02 04 	sts	0x0402, r25
    31a2:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    31a6:	80 91 01 04 	lds	r24, 0x0401
    31aa:	90 91 02 04 	lds	r25, 0x0402
    31ae:	ac 01       	movw	r20, r24
    31b0:	44 0f       	add	r20, r20
    31b2:	55 1f       	adc	r21, r21
    31b4:	48 0f       	add	r20, r24
    31b6:	59 1f       	adc	r21, r25
    31b8:	cb 01       	movw	r24, r22
    31ba:	88 0f       	add	r24, r24
    31bc:	99 1f       	adc	r25, r25
    31be:	9b 01       	movw	r18, r22
    31c0:	22 0f       	add	r18, r18
    31c2:	33 1f       	adc	r19, r19
    31c4:	22 0f       	add	r18, r18
    31c6:	33 1f       	adc	r19, r19
    31c8:	22 0f       	add	r18, r18
    31ca:	33 1f       	adc	r19, r19
    31cc:	82 0f       	add	r24, r18
    31ce:	93 1f       	adc	r25, r19
    31d0:	48 0f       	add	r20, r24
    31d2:	59 1f       	adc	r21, r25
    31d4:	e6 1b       	sub	r30, r22
    31d6:	f7 0b       	sbc	r31, r23
    31d8:	ee 0f       	add	r30, r30
    31da:	ff 1f       	adc	r31, r31
    31dc:	4e 0f       	add	r20, r30
    31de:	5f 1f       	adc	r21, r31
    31e0:	2d 91       	ld	r18, X+
    31e2:	3c 91       	ld	r19, X
    31e4:	11 97       	sbiw	r26, 0x01	; 1
    31e6:	80 91 05 02 	lds	r24, 0x0205
    31ea:	90 91 06 02 	lds	r25, 0x0206
    31ee:	bc 01       	movw	r22, r24
    31f0:	26 9f       	mul	r18, r22
    31f2:	c0 01       	movw	r24, r0
    31f4:	27 9f       	mul	r18, r23
    31f6:	90 0d       	add	r25, r0
    31f8:	36 9f       	mul	r19, r22
    31fa:	90 0d       	add	r25, r0
    31fc:	11 24       	eor	r1, r1
    31fe:	48 0f       	add	r20, r24
    3200:	59 1f       	adc	r21, r25
    3202:	50 93 fc 03 	sts	0x03FC, r21
    3206:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    320a:	57 ff       	sbrs	r21, 7
    320c:	0f c0       	rjmp	.+30     	; 0x322c <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    320e:	11 96       	adiw	r26, 0x01	; 1
    3210:	8c 91       	ld	r24, X
    3212:	11 97       	sbiw	r26, 0x01	; 1
    3214:	99 27       	eor	r25, r25
    3216:	87 fd       	sbrc	r24, 7
    3218:	90 95       	com	r25
    321a:	99 0f       	add	r25, r25
    321c:	88 0b       	sbc	r24, r24
    321e:	98 2f       	mov	r25, r24
    3220:	84 23       	and	r24, r20
    3222:	95 23       	and	r25, r21
    3224:	90 93 fc 03 	sts	0x03FC, r25
    3228:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    322c:	80 91 fb 03 	lds	r24, 0x03FB
    3230:	90 91 fc 03 	lds	r25, 0x03FC
    3234:	18 16       	cp	r1, r24
    3236:	19 06       	cpc	r1, r25
    3238:	4c f4       	brge	.+18     	; 0x324c <start_vertical_speed_control_right+0x1c4>
    323a:	8d 91       	ld	r24, X+
    323c:	9c 91       	ld	r25, X
    323e:	11 97       	sbiw	r26, 0x01	; 1
    3240:	97 ff       	sbrs	r25, 7
    3242:	04 c0       	rjmp	.+8      	; 0x324c <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    3244:	10 92 fc 03 	sts	0x03FC, r1
    3248:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    324c:	80 91 fb 03 	lds	r24, 0x03FB
    3250:	90 91 fc 03 	lds	r25, 0x03FC
    3254:	81 5c       	subi	r24, 0xC1	; 193
    3256:	9d 45       	sbci	r25, 0x5D	; 93
    3258:	34 f0       	brlt	.+12     	; 0x3266 <start_vertical_speed_control_right+0x1de>
    325a:	80 ec       	ldi	r24, 0xC0	; 192
    325c:	9d e5       	ldi	r25, 0x5D	; 93
    325e:	90 93 fc 03 	sts	0x03FC, r25
    3262:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3266:	80 91 fb 03 	lds	r24, 0x03FB
    326a:	90 91 fc 03 	lds	r25, 0x03FC
    326e:	80 54       	subi	r24, 0x40	; 64
    3270:	92 4a       	sbci	r25, 0xA2	; 162
    3272:	34 f4       	brge	.+12     	; 0x3280 <start_vertical_speed_control_right+0x1f8>
    3274:	80 e4       	ldi	r24, 0x40	; 64
    3276:	92 ea       	ldi	r25, 0xA2	; 162
    3278:	90 93 fc 03 	sts	0x03FC, r25
    327c:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3280:	80 91 fb 03 	lds	r24, 0x03FB
    3284:	90 91 fc 03 	lds	r25, 0x03FC
    3288:	74 e0       	ldi	r23, 0x04	; 4
    328a:	95 95       	asr	r25
    328c:	87 95       	ror	r24
    328e:	7a 95       	dec	r23
    3290:	e1 f7       	brne	.-8      	; 0x328a <start_vertical_speed_control_right+0x202>
    3292:	11 96       	adiw	r26, 0x01	; 1
    3294:	9c 93       	st	X, r25
    3296:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3298:	81 50       	subi	r24, 0x01	; 1
    329a:	92 40       	sbci	r25, 0x02	; 2
    329c:	2c f0       	brlt	.+10     	; 0x32a8 <start_vertical_speed_control_right+0x220>
    329e:	80 e0       	ldi	r24, 0x00	; 0
    32a0:	92 e0       	ldi	r25, 0x02	; 2
    32a2:	11 96       	adiw	r26, 0x01	; 1
    32a4:	9c 93       	st	X, r25
    32a6:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    32a8:	8d 91       	ld	r24, X+
    32aa:	9c 91       	ld	r25, X
    32ac:	11 97       	sbiw	r26, 0x01	; 1
    32ae:	80 50       	subi	r24, 0x00	; 0
    32b0:	9e 4f       	sbci	r25, 0xFE	; 254
    32b2:	24 f4       	brge	.+8      	; 0x32bc <start_vertical_speed_control_right+0x234>
    32b4:	80 e0       	ldi	r24, 0x00	; 0
    32b6:	9e ef       	ldi	r25, 0xFE	; 254
    32b8:	8d 93       	st	X+, r24
    32ba:	9c 93       	st	X, r25
    32bc:	08 95       	ret

000032be <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    32be:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    32c0:	80 81       	ld	r24, Z
    32c2:	91 81       	ldd	r25, Z+1	; 0x01
    32c4:	89 2b       	or	r24, r25
    32c6:	69 f4       	brne	.+26     	; 0x32e2 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    32c8:	10 92 02 04 	sts	0x0402, r1
    32cc:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    32d0:	10 92 7b 05 	sts	0x057B, r1
    32d4:	10 92 7a 05 	sts	0x057A, r1
		delta_right_speed_prev = 0;
    32d8:	10 92 54 05 	sts	0x0554, r1
    32dc:	10 92 53 05 	sts	0x0553, r1
    32e0:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    32e2:	60 91 7a 05 	lds	r22, 0x057A
    32e6:	70 91 7b 05 	lds	r23, 0x057B
    32ea:	70 93 54 05 	sts	0x0554, r23
    32ee:	60 93 53 05 	sts	0x0553, r22
	if(*pwm_right >= 0) {
    32f2:	80 81       	ld	r24, Z
    32f4:	91 81       	ldd	r25, Z+1	; 0x01
    32f6:	40 91 f1 03 	lds	r20, 0x03F1
    32fa:	50 91 f2 03 	lds	r21, 0x03F2
    32fe:	97 fd       	sbrc	r25, 7
    3300:	03 c0       	rjmp	.+6      	; 0x3308 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3302:	84 1b       	sub	r24, r20
    3304:	95 0b       	sbc	r25, r21
    3306:	02 c0       	rjmp	.+4      	; 0x330c <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3308:	84 0f       	add	r24, r20
    330a:	95 1f       	adc	r25, r21
    330c:	90 93 7b 05 	sts	0x057B, r25
    3310:	80 93 7a 05 	sts	0x057A, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3314:	20 91 7a 05 	lds	r18, 0x057A
    3318:	30 91 7b 05 	lds	r19, 0x057B
    331c:	80 91 01 04 	lds	r24, 0x0401
    3320:	90 91 02 04 	lds	r25, 0x0402
    3324:	82 0f       	add	r24, r18
    3326:	93 1f       	adc	r25, r19
    3328:	90 93 02 04 	sts	0x0402, r25
    332c:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    3330:	46 e0       	ldi	r20, 0x06	; 6
    3332:	81 34       	cpi	r24, 0x41	; 65
    3334:	94 07       	cpc	r25, r20
    3336:	1c f0       	brlt	.+6      	; 0x333e <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    3338:	80 e4       	ldi	r24, 0x40	; 64
    333a:	96 e0       	ldi	r25, 0x06	; 6
    333c:	05 c0       	rjmp	.+10     	; 0x3348 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    333e:	80 5c       	subi	r24, 0xC0	; 192
    3340:	99 4f       	sbci	r25, 0xF9	; 249
    3342:	34 f4       	brge	.+12     	; 0x3350 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    3344:	80 ec       	ldi	r24, 0xC0	; 192
    3346:	99 ef       	ldi	r25, 0xF9	; 249
    3348:	90 93 02 04 	sts	0x0402, r25
    334c:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3350:	40 91 01 04 	lds	r20, 0x0401
    3354:	50 91 02 04 	lds	r21, 0x0402
    3358:	44 0f       	add	r20, r20
    335a:	55 1f       	adc	r21, r21
    335c:	89 e1       	ldi	r24, 0x19	; 25
    335e:	90 e0       	ldi	r25, 0x00	; 0
    3360:	dc 01       	movw	r26, r24
    3362:	2a 9f       	mul	r18, r26
    3364:	c0 01       	movw	r24, r0
    3366:	2b 9f       	mul	r18, r27
    3368:	90 0d       	add	r25, r0
    336a:	3a 9f       	mul	r19, r26
    336c:	90 0d       	add	r25, r0
    336e:	11 24       	eor	r1, r1
    3370:	48 0f       	add	r20, r24
    3372:	59 1f       	adc	r21, r25
    3374:	cb 01       	movw	r24, r22
    3376:	82 1b       	sub	r24, r18
    3378:	93 0b       	sbc	r25, r19
    337a:	9c 01       	movw	r18, r24
    337c:	88 0f       	add	r24, r24
    337e:	99 1f       	adc	r25, r25
    3380:	82 0f       	add	r24, r18
    3382:	93 1f       	adc	r25, r19
    3384:	48 0f       	add	r20, r24
    3386:	59 1f       	adc	r21, r25
    3388:	80 81       	ld	r24, Z
    338a:	91 81       	ldd	r25, Z+1	; 0x01
    338c:	b3 e0       	ldi	r27, 0x03	; 3
    338e:	88 0f       	add	r24, r24
    3390:	99 1f       	adc	r25, r25
    3392:	ba 95       	dec	r27
    3394:	e1 f7       	brne	.-8      	; 0x338e <start_horizontal_speed_control_right+0xd0>
    3396:	48 0f       	add	r20, r24
    3398:	59 1f       	adc	r21, r25
    339a:	50 93 fc 03 	sts	0x03FC, r21
    339e:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    33a2:	57 ff       	sbrs	r21, 7
    33a4:	0d c0       	rjmp	.+26     	; 0x33c0 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    33a6:	81 81       	ldd	r24, Z+1	; 0x01
    33a8:	99 27       	eor	r25, r25
    33aa:	87 fd       	sbrc	r24, 7
    33ac:	90 95       	com	r25
    33ae:	99 0f       	add	r25, r25
    33b0:	88 0b       	sbc	r24, r24
    33b2:	98 2f       	mov	r25, r24
    33b4:	84 23       	and	r24, r20
    33b6:	95 23       	and	r25, r21
    33b8:	90 93 fc 03 	sts	0x03FC, r25
    33bc:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    33c0:	80 91 fb 03 	lds	r24, 0x03FB
    33c4:	90 91 fc 03 	lds	r25, 0x03FC
    33c8:	18 16       	cp	r1, r24
    33ca:	19 06       	cpc	r1, r25
    33cc:	44 f4       	brge	.+16     	; 0x33de <start_horizontal_speed_control_right+0x120>
    33ce:	80 81       	ld	r24, Z
    33d0:	91 81       	ldd	r25, Z+1	; 0x01
    33d2:	97 ff       	sbrs	r25, 7
    33d4:	04 c0       	rjmp	.+8      	; 0x33de <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    33d6:	10 92 fc 03 	sts	0x03FC, r1
    33da:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    33de:	80 91 fb 03 	lds	r24, 0x03FB
    33e2:	90 91 fc 03 	lds	r25, 0x03FC
    33e6:	81 5c       	subi	r24, 0xC1	; 193
    33e8:	9d 45       	sbci	r25, 0x5D	; 93
    33ea:	34 f0       	brlt	.+12     	; 0x33f8 <start_horizontal_speed_control_right+0x13a>
    33ec:	80 ec       	ldi	r24, 0xC0	; 192
    33ee:	9d e5       	ldi	r25, 0x5D	; 93
    33f0:	90 93 fc 03 	sts	0x03FC, r25
    33f4:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33f8:	80 91 fb 03 	lds	r24, 0x03FB
    33fc:	90 91 fc 03 	lds	r25, 0x03FC
    3400:	80 54       	subi	r24, 0x40	; 64
    3402:	92 4a       	sbci	r25, 0xA2	; 162
    3404:	34 f4       	brge	.+12     	; 0x3412 <start_horizontal_speed_control_right+0x154>
    3406:	80 e4       	ldi	r24, 0x40	; 64
    3408:	92 ea       	ldi	r25, 0xA2	; 162
    340a:	90 93 fc 03 	sts	0x03FC, r25
    340e:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3412:	80 91 fb 03 	lds	r24, 0x03FB
    3416:	90 91 fc 03 	lds	r25, 0x03FC
    341a:	74 e0       	ldi	r23, 0x04	; 4
    341c:	95 95       	asr	r25
    341e:	87 95       	ror	r24
    3420:	7a 95       	dec	r23
    3422:	e1 f7       	brne	.-8      	; 0x341c <start_horizontal_speed_control_right+0x15e>
    3424:	91 83       	std	Z+1, r25	; 0x01
    3426:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    3428:	18 16       	cp	r1, r24
    342a:	19 06       	cpc	r1, r25
    342c:	14 f4       	brge	.+4      	; 0x3432 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    342e:	4e 96       	adiw	r24, 0x1e	; 30
    3430:	03 c0       	rjmp	.+6      	; 0x3438 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3432:	00 97       	sbiw	r24, 0x00	; 0
    3434:	19 f0       	breq	.+6      	; 0x343c <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    3436:	4e 97       	sbiw	r24, 0x1e	; 30
    3438:	91 83       	std	Z+1, r25	; 0x01
    343a:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    343c:	80 81       	ld	r24, Z
    343e:	91 81       	ldd	r25, Z+1	; 0x01
    3440:	81 50       	subi	r24, 0x01	; 1
    3442:	92 40       	sbci	r25, 0x02	; 2
    3444:	24 f0       	brlt	.+8      	; 0x344e <start_horizontal_speed_control_right+0x190>
    3446:	80 e0       	ldi	r24, 0x00	; 0
    3448:	92 e0       	ldi	r25, 0x02	; 2
    344a:	91 83       	std	Z+1, r25	; 0x01
    344c:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    344e:	80 81       	ld	r24, Z
    3450:	91 81       	ldd	r25, Z+1	; 0x01
    3452:	80 50       	subi	r24, 0x00	; 0
    3454:	9e 4f       	sbci	r25, 0xFE	; 254
    3456:	24 f4       	brge	.+8      	; 0x3460 <start_horizontal_speed_control_right+0x1a2>
    3458:	80 e0       	ldi	r24, 0x00	; 0
    345a:	9e ef       	ldi	r25, 0xFE	; 254
    345c:	91 83       	std	Z+1, r25	; 0x01
    345e:	80 83       	st	Z, r24
    3460:	08 95       	ret

00003462 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3462:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3464:	80 81       	ld	r24, Z
    3466:	91 81       	ldd	r25, Z+1	; 0x01
    3468:	89 2b       	or	r24, r25
    346a:	69 f4       	brne	.+26     	; 0x3486 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    346c:	10 92 00 04 	sts	0x0400, r1
    3470:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    3474:	10 92 52 05 	sts	0x0552, r1
    3478:	10 92 51 05 	sts	0x0551, r1
		delta_left_speed_prev = 0;
    347c:	10 92 6c 05 	sts	0x056C, r1
    3480:	10 92 6b 05 	sts	0x056B, r1
    3484:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    3486:	60 91 51 05 	lds	r22, 0x0551
    348a:	70 91 52 05 	lds	r23, 0x0552
    348e:	70 93 6c 05 	sts	0x056C, r23
    3492:	60 93 6b 05 	sts	0x056B, r22
	if(*pwm_left >= 0) {
    3496:	80 81       	ld	r24, Z
    3498:	91 81       	ldd	r25, Z+1	; 0x01
    349a:	40 91 ef 03 	lds	r20, 0x03EF
    349e:	50 91 f0 03 	lds	r21, 0x03F0
    34a2:	97 fd       	sbrc	r25, 7
    34a4:	03 c0       	rjmp	.+6      	; 0x34ac <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    34a6:	84 1b       	sub	r24, r20
    34a8:	95 0b       	sbc	r25, r21
    34aa:	02 c0       	rjmp	.+4      	; 0x34b0 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34ac:	84 0f       	add	r24, r20
    34ae:	95 1f       	adc	r25, r21
    34b0:	90 93 52 05 	sts	0x0552, r25
    34b4:	80 93 51 05 	sts	0x0551, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34b8:	20 91 51 05 	lds	r18, 0x0551
    34bc:	30 91 52 05 	lds	r19, 0x0552
    34c0:	80 91 ff 03 	lds	r24, 0x03FF
    34c4:	90 91 00 04 	lds	r25, 0x0400
    34c8:	82 0f       	add	r24, r18
    34ca:	93 1f       	adc	r25, r19
    34cc:	90 93 00 04 	sts	0x0400, r25
    34d0:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    34d4:	46 e0       	ldi	r20, 0x06	; 6
    34d6:	81 34       	cpi	r24, 0x41	; 65
    34d8:	94 07       	cpc	r25, r20
    34da:	1c f0       	brlt	.+6      	; 0x34e2 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    34dc:	80 e4       	ldi	r24, 0x40	; 64
    34de:	96 e0       	ldi	r25, 0x06	; 6
    34e0:	05 c0       	rjmp	.+10     	; 0x34ec <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    34e2:	80 5c       	subi	r24, 0xC0	; 192
    34e4:	99 4f       	sbci	r25, 0xF9	; 249
    34e6:	34 f4       	brge	.+12     	; 0x34f4 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    34e8:	80 ec       	ldi	r24, 0xC0	; 192
    34ea:	99 ef       	ldi	r25, 0xF9	; 249
    34ec:	90 93 00 04 	sts	0x0400, r25
    34f0:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34f4:	40 91 ff 03 	lds	r20, 0x03FF
    34f8:	50 91 00 04 	lds	r21, 0x0400
    34fc:	44 0f       	add	r20, r20
    34fe:	55 1f       	adc	r21, r21
    3500:	89 e1       	ldi	r24, 0x19	; 25
    3502:	90 e0       	ldi	r25, 0x00	; 0
    3504:	dc 01       	movw	r26, r24
    3506:	2a 9f       	mul	r18, r26
    3508:	c0 01       	movw	r24, r0
    350a:	2b 9f       	mul	r18, r27
    350c:	90 0d       	add	r25, r0
    350e:	3a 9f       	mul	r19, r26
    3510:	90 0d       	add	r25, r0
    3512:	11 24       	eor	r1, r1
    3514:	48 0f       	add	r20, r24
    3516:	59 1f       	adc	r21, r25
    3518:	cb 01       	movw	r24, r22
    351a:	82 1b       	sub	r24, r18
    351c:	93 0b       	sbc	r25, r19
    351e:	9c 01       	movw	r18, r24
    3520:	88 0f       	add	r24, r24
    3522:	99 1f       	adc	r25, r25
    3524:	82 0f       	add	r24, r18
    3526:	93 1f       	adc	r25, r19
    3528:	48 0f       	add	r20, r24
    352a:	59 1f       	adc	r21, r25
    352c:	80 81       	ld	r24, Z
    352e:	91 81       	ldd	r25, Z+1	; 0x01
    3530:	33 e0       	ldi	r19, 0x03	; 3
    3532:	88 0f       	add	r24, r24
    3534:	99 1f       	adc	r25, r25
    3536:	3a 95       	dec	r19
    3538:	e1 f7       	brne	.-8      	; 0x3532 <start_horizontal_speed_control_left+0xd0>
    353a:	48 0f       	add	r20, r24
    353c:	59 1f       	adc	r21, r25
    353e:	50 93 fe 03 	sts	0x03FE, r21
    3542:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3546:	57 ff       	sbrs	r21, 7
    3548:	0d c0       	rjmp	.+26     	; 0x3564 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    354a:	81 81       	ldd	r24, Z+1	; 0x01
    354c:	99 27       	eor	r25, r25
    354e:	87 fd       	sbrc	r24, 7
    3550:	90 95       	com	r25
    3552:	99 0f       	add	r25, r25
    3554:	88 0b       	sbc	r24, r24
    3556:	98 2f       	mov	r25, r24
    3558:	84 23       	and	r24, r20
    355a:	95 23       	and	r25, r21
    355c:	90 93 fe 03 	sts	0x03FE, r25
    3560:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3564:	80 91 fd 03 	lds	r24, 0x03FD
    3568:	90 91 fe 03 	lds	r25, 0x03FE
    356c:	18 16       	cp	r1, r24
    356e:	19 06       	cpc	r1, r25
    3570:	44 f4       	brge	.+16     	; 0x3582 <start_horizontal_speed_control_left+0x120>
    3572:	80 81       	ld	r24, Z
    3574:	91 81       	ldd	r25, Z+1	; 0x01
    3576:	97 ff       	sbrs	r25, 7
    3578:	04 c0       	rjmp	.+8      	; 0x3582 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    357a:	10 92 fe 03 	sts	0x03FE, r1
    357e:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3582:	80 91 fd 03 	lds	r24, 0x03FD
    3586:	90 91 fe 03 	lds	r25, 0x03FE
    358a:	81 5c       	subi	r24, 0xC1	; 193
    358c:	9d 45       	sbci	r25, 0x5D	; 93
    358e:	34 f0       	brlt	.+12     	; 0x359c <start_horizontal_speed_control_left+0x13a>
    3590:	80 ec       	ldi	r24, 0xC0	; 192
    3592:	9d e5       	ldi	r25, 0x5D	; 93
    3594:	90 93 fe 03 	sts	0x03FE, r25
    3598:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    359c:	80 91 fd 03 	lds	r24, 0x03FD
    35a0:	90 91 fe 03 	lds	r25, 0x03FE
    35a4:	80 54       	subi	r24, 0x40	; 64
    35a6:	92 4a       	sbci	r25, 0xA2	; 162
    35a8:	34 f4       	brge	.+12     	; 0x35b6 <start_horizontal_speed_control_left+0x154>
    35aa:	80 e4       	ldi	r24, 0x40	; 64
    35ac:	92 ea       	ldi	r25, 0xA2	; 162
    35ae:	90 93 fe 03 	sts	0x03FE, r25
    35b2:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35b6:	80 91 fd 03 	lds	r24, 0x03FD
    35ba:	90 91 fe 03 	lds	r25, 0x03FE
    35be:	b4 e0       	ldi	r27, 0x04	; 4
    35c0:	95 95       	asr	r25
    35c2:	87 95       	ror	r24
    35c4:	ba 95       	dec	r27
    35c6:	e1 f7       	brne	.-8      	; 0x35c0 <start_horizontal_speed_control_left+0x15e>
    35c8:	91 83       	std	Z+1, r25	; 0x01
    35ca:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    35cc:	18 16       	cp	r1, r24
    35ce:	19 06       	cpc	r1, r25
    35d0:	14 f4       	brge	.+4      	; 0x35d6 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    35d2:	4e 96       	adiw	r24, 0x1e	; 30
    35d4:	03 c0       	rjmp	.+6      	; 0x35dc <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    35d6:	00 97       	sbiw	r24, 0x00	; 0
    35d8:	19 f0       	breq	.+6      	; 0x35e0 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    35da:	4e 97       	sbiw	r24, 0x1e	; 30
    35dc:	91 83       	std	Z+1, r25	; 0x01
    35de:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    35e0:	80 81       	ld	r24, Z
    35e2:	91 81       	ldd	r25, Z+1	; 0x01
    35e4:	81 50       	subi	r24, 0x01	; 1
    35e6:	92 40       	sbci	r25, 0x02	; 2
    35e8:	24 f0       	brlt	.+8      	; 0x35f2 <start_horizontal_speed_control_left+0x190>
    35ea:	80 e0       	ldi	r24, 0x00	; 0
    35ec:	92 e0       	ldi	r25, 0x02	; 2
    35ee:	91 83       	std	Z+1, r25	; 0x01
    35f0:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35f2:	80 81       	ld	r24, Z
    35f4:	91 81       	ldd	r25, Z+1	; 0x01
    35f6:	80 50       	subi	r24, 0x00	; 0
    35f8:	9e 4f       	sbci	r25, 0xFE	; 254
    35fa:	24 f4       	brge	.+8      	; 0x3604 <start_horizontal_speed_control_left+0x1a2>
    35fc:	80 e0       	ldi	r24, 0x00	; 0
    35fe:	9e ef       	ldi	r25, 0xFE	; 254
    3600:	91 83       	std	Z+1, r25	; 0x01
    3602:	80 83       	st	Z, r24
    3604:	08 95       	ret

00003606 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    3606:	20 91 0e 04 	lds	r18, 0x040E
    360a:	80 e0       	ldi	r24, 0x00	; 0
    360c:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    360e:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    3610:	37 e2       	ldi	r19, 0x27	; 39
    3612:	80 31       	cpi	r24, 0x10	; 16
    3614:	93 07       	cpc	r25, r19
    3616:	08 f0       	brcs	.+2      	; 0x361a <SPI_WAIT+0x14>
    3618:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    361a:	0d b4       	in	r0, 0x2d	; 45
    361c:	07 fe       	sbrs	r0, 7
    361e:	f7 cf       	rjmp	.-18     	; 0x360e <SPI_WAIT+0x8>
    3620:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    3624:	08 95       	ret

00003626 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    3626:	84 b1       	in	r24, 0x04	; 4
    3628:	80 7f       	andi	r24, 0xF0	; 240
    362a:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    362c:	84 b1       	in	r24, 0x04	; 4
    362e:	87 60       	ori	r24, 0x07	; 7
    3630:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3632:	80 e5       	ldi	r24, 0x50	; 80
    3634:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    3636:	8d b5       	in	r24, 0x2d	; 45
    3638:	81 60       	ori	r24, 0x01	; 1
    363a:	8d bd       	out	0x2d, r24	; 45

}
    363c:	08 95       	ret

0000363e <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    363e:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    3640:	1d bc       	out	0x2d, r1	; 45
}
    3642:	08 95       	ret

00003644 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3644:	df 92       	push	r13
    3646:	ef 92       	push	r14
    3648:	ff 92       	push	r15
    364a:	0f 93       	push	r16
    364c:	1f 93       	push	r17
    364e:	cf 93       	push	r28
    3650:	df 93       	push	r29
    3652:	7c 01       	movw	r14, r24
    3654:	d4 2e       	mov	r13, r20
    3656:	8b 01       	movw	r16, r22
    3658:	c0 e0       	ldi	r28, 0x00	; 0
    365a:	d0 e0       	ldi	r29, 0x00	; 0
    365c:	10 c0       	rjmp	.+32     	; 0x367e <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    365e:	f7 01       	movw	r30, r14
    3660:	ec 0f       	add	r30, r28
    3662:	fd 1f       	adc	r31, r29
    3664:	80 81       	ld	r24, Z
    3666:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3668:	0e 94 03 1b 	call	0x3606	; 0x3606 <SPI_WAIT>
		  if(spiCommError) {
    366c:	80 91 0e 04 	lds	r24, 0x040E
    3670:	88 23       	and	r24, r24
    3672:	39 f4       	brne	.+14     	; 0x3682 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3674:	8e b5       	in	r24, 0x2e	; 46
    3676:	f8 01       	movw	r30, r16
    3678:	81 93       	st	Z+, r24
    367a:	8f 01       	movw	r16, r30
    367c:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    367e:	cd 15       	cp	r28, r13
    3680:	70 f3       	brcs	.-36     	; 0x365e <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3682:	df 91       	pop	r29
    3684:	cf 91       	pop	r28
    3686:	1f 91       	pop	r17
    3688:	0f 91       	pop	r16
    368a:	ff 90       	pop	r15
    368c:	ef 90       	pop	r14
    368e:	df 90       	pop	r13
    3690:	08 95       	ret

00003692 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3692:	0f 93       	push	r16
    3694:	1f 93       	push	r17
    3696:	cf 93       	push	r28
    3698:	df 93       	push	r29
    369a:	06 2f       	mov	r16, r22
    369c:	ec 01       	movw	r28, r24
    369e:	10 e0       	ldi	r17, 0x00	; 0
    36a0:	09 c0       	rjmp	.+18     	; 0x36b4 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36a2:	89 91       	ld	r24, Y+
    36a4:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36a6:	0e 94 03 1b 	call	0x3606	; 0x3606 <SPI_WAIT>
		  if(spiCommError) {
    36aa:	80 91 0e 04 	lds	r24, 0x040E
    36ae:	88 23       	and	r24, r24
    36b0:	19 f4       	brne	.+6      	; 0x36b8 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36b2:	1f 5f       	subi	r17, 0xFF	; 255
    36b4:	10 17       	cp	r17, r16
    36b6:	a8 f3       	brcs	.-22     	; 0x36a2 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36b8:	df 91       	pop	r29
    36ba:	cf 91       	pop	r28
    36bc:	1f 91       	pop	r17
    36be:	0f 91       	pop	r16
    36c0:	08 95       	ret

000036c2 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    36c2:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    36c4:	0e 94 03 1b 	call	0x3606	; 0x3606 <SPI_WAIT>
    return SPDR;
    36c8:	8e b5       	in	r24, 0x2e	; 46
}
    36ca:	08 95       	ret

000036cc <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    36cc:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    36d0:	10 92 bc 00 	sts	0x00BC, r1
}
    36d4:	08 95       	ret

000036d6 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    36d6:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    36d8:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    36da:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    36de:	81 e0       	ldi	r24, 0x01	; 1
    36e0:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    36e4:	08 95       	ret

000036e6 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    36e6:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36e8:	84 ea       	ldi	r24, 0xA4	; 164
    36ea:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    36ee:	80 91 bc 00 	lds	r24, 0x00BC
    36f2:	87 ff       	sbrs	r24, 7
    36f4:	fc cf       	rjmp	.-8      	; 0x36ee <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36f6:	80 91 b9 00 	lds	r24, 0x00B9
    36fa:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36fc:	88 30       	cpi	r24, 0x08	; 8
    36fe:	21 f0       	breq	.+8      	; 0x3708 <i2c_start+0x22>
    3700:	80 31       	cpi	r24, 0x10	; 16
    3702:	11 f0       	breq	.+4      	; 0x3708 <i2c_start+0x22>
    3704:	81 e0       	ldi	r24, 0x01	; 1
    3706:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    3708:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    370c:	84 e8       	ldi	r24, 0x84	; 132
    370e:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3712:	80 91 bc 00 	lds	r24, 0x00BC
    3716:	87 ff       	sbrs	r24, 7
    3718:	fc cf       	rjmp	.-8      	; 0x3712 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    371a:	90 91 b9 00 	lds	r25, 0x00B9
    371e:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    3720:	98 31       	cpi	r25, 0x18	; 24
    3722:	11 f4       	brne	.+4      	; 0x3728 <i2c_start+0x42>
    3724:	80 e0       	ldi	r24, 0x00	; 0
    3726:	08 95       	ret
    3728:	80 e0       	ldi	r24, 0x00	; 0
    372a:	90 34       	cpi	r25, 0x40	; 64
    372c:	09 f0       	breq	.+2      	; 0x3730 <i2c_start+0x4a>
    372e:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    3730:	08 95       	ret

00003732 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3732:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3734:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3736:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3738:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    373a:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    373e:	80 91 bc 00 	lds	r24, 0x00BC
    3742:	87 ff       	sbrs	r24, 7
    3744:	fc cf       	rjmp	.-8      	; 0x373e <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3746:	80 91 b9 00 	lds	r24, 0x00B9
    374a:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    374c:	88 30       	cpi	r24, 0x08	; 8
    374e:	11 f0       	breq	.+4      	; 0x3754 <i2c_start_wait+0x22>
    3750:	80 31       	cpi	r24, 0x10	; 16
    3752:	99 f7       	brne	.-26     	; 0x373a <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3754:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3758:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    375c:	80 91 bc 00 	lds	r24, 0x00BC
    3760:	87 ff       	sbrs	r24, 7
    3762:	fc cf       	rjmp	.-8      	; 0x375c <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3764:	80 91 b9 00 	lds	r24, 0x00B9
    3768:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    376a:	80 32       	cpi	r24, 0x20	; 32
    376c:	11 f0       	breq	.+4      	; 0x3772 <i2c_start_wait+0x40>
    376e:	88 35       	cpi	r24, 0x58	; 88
    3770:	39 f4       	brne	.+14     	; 0x3780 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3772:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3776:	80 91 bc 00 	lds	r24, 0x00BC
    377a:	84 fd       	sbrc	r24, 4
    377c:	fc cf       	rjmp	.-8      	; 0x3776 <i2c_start_wait+0x44>
    377e:	dd cf       	rjmp	.-70     	; 0x373a <i2c_start_wait+0x8>
    3780:	08 95       	ret

00003782 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3782:	0e 94 73 1b 	call	0x36e6	; 0x36e6 <i2c_start>

}/* i2c_rep_start */
    3786:	08 95       	ret

00003788 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3788:	84 e9       	ldi	r24, 0x94	; 148
    378a:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    378e:	80 91 bc 00 	lds	r24, 0x00BC
    3792:	84 fd       	sbrc	r24, 4
    3794:	fc cf       	rjmp	.-8      	; 0x378e <i2c_stop+0x6>

}/* i2c_stop */
    3796:	08 95       	ret

00003798 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    3798:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    379c:	84 e8       	ldi	r24, 0x84	; 132
    379e:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    37a2:	80 91 bc 00 	lds	r24, 0x00BC
    37a6:	87 ff       	sbrs	r24, 7
    37a8:	fc cf       	rjmp	.-8      	; 0x37a2 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    37aa:	80 91 b9 00 	lds	r24, 0x00B9
    37ae:	90 e0       	ldi	r25, 0x00	; 0
    37b0:	88 7f       	andi	r24, 0xF8	; 248
    37b2:	88 32       	cpi	r24, 0x28	; 40
    37b4:	09 f0       	breq	.+2      	; 0x37b8 <i2c_write+0x20>
    37b6:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37b8:	89 2f       	mov	r24, r25
    37ba:	08 95       	ret

000037bc <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    37bc:	84 ec       	ldi	r24, 0xC4	; 196
    37be:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    37c2:	80 91 bc 00 	lds	r24, 0x00BC
    37c6:	87 ff       	sbrs	r24, 7
    37c8:	fc cf       	rjmp	.-8      	; 0x37c2 <i2c_readAck+0x6>

    return TWDR;
    37ca:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    37ce:	08 95       	ret

000037d0 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    37d0:	84 e8       	ldi	r24, 0x84	; 132
    37d2:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    37d6:	80 91 bc 00 	lds	r24, 0x00BC
    37da:	87 ff       	sbrs	r24, 7
    37dc:	fc cf       	rjmp	.-8      	; 0x37d6 <i2c_readNak+0x6>
	
    return TWDR;
    37de:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    37e2:	08 95       	ret

000037e4 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    37e4:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    37e8:	80 e1       	ldi	r24, 0x10	; 16
    37ea:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    37ee:	e0 ec       	ldi	r30, 0xC0	; 192
    37f0:	f0 e0       	ldi	r31, 0x00	; 0
    37f2:	80 81       	ld	r24, Z
    37f4:	82 60       	ori	r24, 0x02	; 2
    37f6:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37f8:	e1 ec       	ldi	r30, 0xC1	; 193
    37fa:	f0 e0       	ldi	r31, 0x00	; 0
    37fc:	80 81       	ld	r24, Z
    37fe:	88 69       	ori	r24, 0x98	; 152
    3800:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    3802:	e2 ec       	ldi	r30, 0xC2	; 194
    3804:	f0 e0       	ldi	r31, 0x00	; 0
    3806:	80 81       	ld	r24, Z
    3808:	86 60       	ori	r24, 0x06	; 6
    380a:	80 83       	st	Z, r24



}
    380c:	08 95       	ret

0000380e <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    380e:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3812:	80 e1       	ldi	r24, 0x10	; 16
    3814:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    3818:	e8 ec       	ldi	r30, 0xC8	; 200
    381a:	f0 e0       	ldi	r31, 0x00	; 0
    381c:	80 81       	ld	r24, Z
    381e:	82 60       	ori	r24, 0x02	; 2
    3820:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3822:	e9 ec       	ldi	r30, 0xC9	; 201
    3824:	f0 e0       	ldi	r31, 0x00	; 0
    3826:	80 81       	ld	r24, Z
    3828:	88 61       	ori	r24, 0x18	; 24
    382a:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    382c:	ea ec       	ldi	r30, 0xCA	; 202
    382e:	f0 e0       	ldi	r31, 0x00	; 0
    3830:	80 81       	ld	r24, Z
    3832:	86 60       	ori	r24, 0x06	; 6
    3834:	80 83       	st	Z, r24

}
    3836:	08 95       	ret

00003838 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    3838:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    383c:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    3840:	10 92 c2 00 	sts	0x00C2, r1

}
    3844:	08 95       	ret

00003846 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    3846:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3848:	80 91 c0 00 	lds	r24, 0x00C0
    384c:	85 ff       	sbrs	r24, 5
    384e:	fc cf       	rjmp	.-8      	; 0x3848 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3850:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3854:	66 23       	and	r22, r22
    3856:	21 f0       	breq	.+8      	; 0x3860 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3858:	80 91 c0 00 	lds	r24, 0x00C0
    385c:	86 ff       	sbrs	r24, 6
    385e:	fc cf       	rjmp	.-8      	; 0x3858 <usart0Transmit+0x12>
    3860:	08 95       	ret

00003862 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3862:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3864:	80 91 c8 00 	lds	r24, 0x00C8
    3868:	85 ff       	sbrs	r24, 5
    386a:	fc cf       	rjmp	.-8      	; 0x3864 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    386c:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3870:	66 23       	and	r22, r22
    3872:	21 f0       	breq	.+8      	; 0x387c <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3874:	80 91 c8 00 	lds	r24, 0x00C8
    3878:	86 ff       	sbrs	r24, 6
    387a:	fc cf       	rjmp	.-8      	; 0x3874 <usart1Transmit+0x12>
    387c:	08 95       	ret

0000387e <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    387e:	80 91 c0 00 	lds	r24, 0x00C0
    3882:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3884:	88 1f       	adc	r24, r24
    3886:	88 27       	eor	r24, r24
    3888:	88 1f       	adc	r24, r24
    388a:	08 95       	ret

0000388c <usart0Receive>:

unsigned char usart0Receive() {
    388c:	20 e0       	ldi	r18, 0x00	; 0
    388e:	30 e0       	ldi	r19, 0x00	; 0
    3890:	05 c0       	rjmp	.+10     	; 0x389c <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3892:	81 e0       	ldi	r24, 0x01	; 1
    3894:	80 93 11 04 	sts	0x0411, r24
    3898:	80 e0       	ldi	r24, 0x00	; 0
    389a:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    389c:	80 91 c0 00 	lds	r24, 0x00C0
    38a0:	87 ff       	sbrs	r24, 7
    38a2:	03 c0       	rjmp	.+6      	; 0x38aa <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    38a4:	80 91 c6 00 	lds	r24, 0x00C6

}
    38a8:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    38aa:	2f 5f       	subi	r18, 0xFF	; 255
    38ac:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    38ae:	27 39       	cpi	r18, 0x97	; 151
    38b0:	31 05       	cpc	r19, r1
    38b2:	a1 f7       	brne	.-24     	; 0x389c <usart0Receive+0x10>
    38b4:	ee cf       	rjmp	.-36     	; 0x3892 <usart0Receive+0x6>

000038b6 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38b6:	1f 92       	push	r1
    38b8:	0f 92       	push	r0
    38ba:	0f b6       	in	r0, 0x3f	; 63
    38bc:	0f 92       	push	r0
    38be:	0b b6       	in	r0, 0x3b	; 59
    38c0:	0f 92       	push	r0
    38c2:	11 24       	eor	r1, r1
    38c4:	2f 93       	push	r18
    38c6:	8f 93       	push	r24
    38c8:	9f 93       	push	r25
    38ca:	ef 93       	push	r30
    38cc:	ff 93       	push	r31
	byteCount++;
    38ce:	80 91 12 04 	lds	r24, 0x0412
    38d2:	90 91 13 04 	lds	r25, 0x0413
    38d6:	01 96       	adiw	r24, 0x01	; 1
    38d8:	90 93 13 04 	sts	0x0413, r25
    38dc:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    38e0:	81 50       	subi	r24, 0x01	; 1
    38e2:	91 40       	sbci	r25, 0x01	; 1
    38e4:	60 f4       	brcc	.+24     	; 0x38fe <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    38e6:	80 91 14 05 	lds	r24, 0x0514
    38ea:	90 91 c6 00 	lds	r25, 0x00C6
    38ee:	e8 2f       	mov	r30, r24
    38f0:	f0 e0       	ldi	r31, 0x00	; 0
    38f2:	ec 5e       	subi	r30, 0xEC	; 236
    38f4:	fb 4f       	sbci	r31, 0xFB	; 251
    38f6:	90 83       	st	Z, r25
		nextByteIndex++;
    38f8:	8f 5f       	subi	r24, 0xFF	; 255
    38fa:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38fe:	ff 91       	pop	r31
    3900:	ef 91       	pop	r30
    3902:	9f 91       	pop	r25
    3904:	8f 91       	pop	r24
    3906:	2f 91       	pop	r18
    3908:	0f 90       	pop	r0
    390a:	0b be       	out	0x3b, r0	; 59
    390c:	0f 90       	pop	r0
    390e:	0f be       	out	0x3f, r0	; 63
    3910:	0f 90       	pop	r0
    3912:	1f 90       	pop	r1
    3914:	18 95       	reti

00003916 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    3916:	86 b1       	in	r24, 0x06	; 6
    3918:	46 b1       	in	r20, 0x06	; 6
    391a:	26 b1       	in	r18, 0x06	; 6
    391c:	66 b1       	in	r22, 0x06	; 6
    391e:	30 e0       	ldi	r19, 0x00	; 0
    3920:	28 70       	andi	r18, 0x08	; 8
    3922:	30 70       	andi	r19, 0x00	; 0
    3924:	f3 e0       	ldi	r31, 0x03	; 3
    3926:	35 95       	asr	r19
    3928:	27 95       	ror	r18
    392a:	fa 95       	dec	r31
    392c:	e1 f7       	brne	.-8      	; 0x3926 <getSelector+0x10>
    392e:	22 0f       	add	r18, r18
    3930:	33 1f       	adc	r19, r19
    3932:	50 e0       	ldi	r21, 0x00	; 0
    3934:	44 70       	andi	r20, 0x04	; 4
    3936:	50 70       	andi	r21, 0x00	; 0
    3938:	55 95       	asr	r21
    393a:	47 95       	ror	r20
    393c:	55 95       	asr	r21
    393e:	47 95       	ror	r20
    3940:	24 0f       	add	r18, r20
    3942:	35 1f       	adc	r19, r21
    3944:	22 0f       	add	r18, r18
    3946:	33 1f       	adc	r19, r19
    3948:	70 e0       	ldi	r23, 0x00	; 0
    394a:	62 70       	andi	r22, 0x02	; 2
    394c:	70 70       	andi	r23, 0x00	; 0
    394e:	75 95       	asr	r23
    3950:	67 95       	ror	r22
    3952:	26 0f       	add	r18, r22
    3954:	37 1f       	adc	r19, r23
    3956:	22 0f       	add	r18, r18
    3958:	33 1f       	adc	r19, r19
    395a:	81 70       	andi	r24, 0x01	; 1
}
    395c:	82 0f       	add	r24, r18
    395e:	08 95       	ret

00003960 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3960:	1f 92       	push	r1
    3962:	0f 92       	push	r0
    3964:	0f b6       	in	r0, 0x3f	; 63
    3966:	0f 92       	push	r0
    3968:	11 24       	eor	r1, r1

}
    396a:	0f 90       	pop	r0
    396c:	0f be       	out	0x3f, r0	; 63
    396e:	0f 90       	pop	r0
    3970:	1f 90       	pop	r1
    3972:	18 95       	reti

00003974 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3974:	60 91 36 05 	lds	r22, 0x0536
    3978:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    397c:	80 91 38 05 	lds	r24, 0x0538
    3980:	90 91 39 05 	lds	r25, 0x0539
    3984:	08 95       	ret

00003986 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3986:	81 e0       	ldi	r24, 0x01	; 1
    3988:	80 93 c5 03 	sts	0x03C5, r24
}
    398c:	08 95       	ret

0000398e <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    398e:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3990:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3992:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3994:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3998:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    399c:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    39a0:	8e ef       	ldi	r24, 0xFE	; 254
    39a2:	9f e0       	ldi	r25, 0x0F	; 15
    39a4:	0e 94 d1 24 	call	0x49a2	; 0x49a2 <__eerd_word_m2560>
    39a8:	90 93 0c 04 	sts	0x040C, r25
    39ac:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    39b0:	8d ef       	ldi	r24, 0xFD	; 253
    39b2:	9f e0       	ldi	r25, 0x0F	; 15
    39b4:	0e 94 c9 24 	call	0x4992	; 0x4992 <__eerd_byte_m2560>
    39b8:	98 2f       	mov	r25, r24
    39ba:	80 93 50 05 	sts	0x0550, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    39be:	81 50       	subi	r24, 0x01	; 1
    39c0:	8e 3f       	cpi	r24, 0xFE	; 254
    39c2:	18 f4       	brcc	.+6      	; 0x39ca <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    39c4:	90 93 66 00 	sts	0x0066, r25
    39c8:	08 c0       	rjmp	.+16     	; 0x39da <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    39ca:	60 91 66 00 	lds	r22, 0x0066
    39ce:	60 93 50 05 	sts	0x0550, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    39d2:	8d ef       	ldi	r24, 0xFD	; 253
    39d4:	9f e0       	ldi	r25, 0x0F	; 15
    39d6:	0e 94 d7 24 	call	0x49ae	; 0x49ae <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    39da:	20 91 0b 04 	lds	r18, 0x040B
    39de:	30 91 0c 04 	lds	r19, 0x040C
    39e2:	c9 01       	movw	r24, r18
    39e4:	81 58       	subi	r24, 0x81	; 129
    39e6:	9c 40       	sbci	r25, 0x0C	; 12
    39e8:	03 97       	sbiw	r24, 0x03	; 3
    39ea:	10 f4       	brcc	.+4      	; 0x39f0 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    39ec:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    39f0:	8c e0       	ldi	r24, 0x0C	; 12
    39f2:	20 38       	cpi	r18, 0x80	; 128
    39f4:	38 07       	cpc	r19, r24
    39f6:	11 f4       	brne	.+4      	; 0x39fc <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39f8:	81 e0       	ldi	r24, 0x01	; 1
    39fa:	04 c0       	rjmp	.+8      	; 0x3a04 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39fc:	24 58       	subi	r18, 0x84	; 132
    39fe:	3c 40       	sbci	r19, 0x0C	; 12
    3a00:	18 f0       	brcs	.+6      	; 0x3a08 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3a02:	82 e0       	ldi	r24, 0x02	; 2
    3a04:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    3a08:	0e 94 69 12 	call	0x24d2	; 0x24d2 <initPortsIO>
	initAdc();
    3a0c:	0e 94 11 01 	call	0x222	; 0x222 <initAdc>
	initMotors();
    3a10:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <initMotors>
	initRGBleds();
    3a14:	0e 94 8b 08 	call	0x1116	; 0x1116 <initRGBleds>
	initSPI();
    3a18:	0e 94 13 1b 	call	0x3626	; 0x3626 <initSPI>
	mirf_init();
    3a1c:	0e 94 83 0a 	call	0x1506	; 0x1506 <mirf_init>
	if(spiCommError==0) {
    3a20:	80 91 0e 04 	lds	r24, 0x040E
    3a24:	88 23       	and	r24, r24
    3a26:	29 f4       	brne	.+10     	; 0x3a32 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a28:	80 91 0d 04 	lds	r24, 0x040D
    3a2c:	81 60       	ori	r24, 0x01	; 1
    3a2e:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3a32:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <initUsart0>
	initAccelerometer();
    3a36:	0e 94 0e 16 	call	0x2c1c	; 0x2c1c <initAccelerometer>
	init_ir_remote_control();
    3a3a:	0e 94 75 05 	call	0xaea	; 0xaea <init_ir_remote_control>

	sei();			// enable global interrupts
    3a3e:	78 94       	sei

	
}
    3a40:	08 95       	ret

00003a42 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a42:	cf 93       	push	r28
    3a44:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a46:	9e e1       	ldi	r25, 0x1E	; 30
    3a48:	89 9f       	mul	r24, r25
    3a4a:	e0 01       	movw	r28, r0
    3a4c:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a4e:	80 91 68 00 	lds	r24, 0x0068
    3a52:	8d 7f       	andi	r24, 0xFD	; 253
    3a54:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a58:	80 91 6c 00 	lds	r24, 0x006C
    3a5c:	8f 77       	andi	r24, 0x7F	; 127
    3a5e:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a62:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a64:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a68:	80 91 7a 00 	lds	r24, 0x007A
    3a6c:	80 61       	ori	r24, 0x10	; 16
    3a6e:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a72:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a76:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a7a:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a7e:	88 b3       	in	r24, 0x18	; 24
    3a80:	87 60       	ori	r24, 0x07	; 7
    3a82:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a84:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a88:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a8c:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a90:	89 b3       	in	r24, 0x19	; 25
    3a92:	87 60       	ori	r24, 0x07	; 7
    3a94:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a96:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a9a:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a9e:	0e 94 1c 1c 	call	0x3838	; 0x3838 <closeUsart>
	closeSPI();
    3aa2:	0e 94 1f 1b 	call	0x363e	; 0x363e <closeSPI>
	i2c_close();
    3aa6:	0e 94 66 1b 	call	0x36cc	; 0x36cc <i2c_close>

	// set port pins
	initPortsIO();
    3aaa:	0e 94 69 12 	call	0x24d2	; 0x24d2 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3aae:	83 b7       	in	r24, 0x33	; 51
    3ab0:	8f 60       	ori	r24, 0x0F	; 15
    3ab2:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3ab4:	81 e0       	ldi	r24, 0x01	; 1
    3ab6:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3aba:	80 91 b0 00 	lds	r24, 0x00B0
    3abe:	8d 7f       	andi	r24, 0xFD	; 253
    3ac0:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3ac4:	80 91 b1 00 	lds	r24, 0x00B1
    3ac8:	87 60       	ori	r24, 0x07	; 7
    3aca:	80 93 b1 00 	sts	0x00B1, r24
    3ace:	02 c0       	rjmp	.+4      	; 0x3ad4 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3ad0:	88 95       	sleep
		pause--;
    3ad2:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3ad4:	20 97       	sbiw	r28, 0x00	; 0
    3ad6:	e1 f7       	brne	.-8      	; 0x3ad0 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3ad8:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3ada:	80 91 b1 00 	lds	r24, 0x00B1
    3ade:	88 7f       	andi	r24, 0xF8	; 248
    3ae0:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3ae4:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3ae8:	80 91 b0 00 	lds	r24, 0x00B0
    3aec:	82 60       	ori	r24, 0x02	; 2
    3aee:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3af2:	8f ef       	ldi	r24, 0xFF	; 255
    3af4:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3af8:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3afc:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3b00:	10 92 f4 03 	sts	0x03F4, r1
    3b04:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3b08:	10 92 f6 03 	sts	0x03F6, r1
    3b0c:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3b10:	0e 94 c7 1c 	call	0x398e	; 0x398e <initPeripherals>

}
    3b14:	df 91       	pop	r29
    3b16:	cf 91       	pop	r28
    3b18:	08 95       	ret

00003b1a <blackToWhiteEdgeDetect>:

}

unsigned char blackToWhiteEdgeDetect() {

	switch(groundColor){//0 is black and 1 is white
    3b1a:	80 91 4d 05 	lds	r24, 0x054D
    3b1e:	90 91 4e 05 	lds	r25, 0x054E
    3b22:	00 97       	sbiw	r24, 0x00	; 0
    3b24:	19 f0       	breq	.+6      	; 0x3b2c <blackToWhiteEdgeDetect+0x12>
    3b26:	01 97       	sbiw	r24, 0x01	; 1
    3b28:	a1 f5       	brne	.+104    	; 0x3b92 <blackToWhiteEdgeDetect+0x78>
    3b2a:	18 c0       	rjmp	.+48     	; 0x3b5c <blackToWhiteEdgeDetect+0x42>
		
		case 0: 
			if (proximityResult[9] > gridEdgeThresh && proximityResult[10] > gridEdgeThresh) {//if current values are white
    3b2c:	80 91 71 03 	lds	r24, 0x0371
    3b30:	90 91 72 03 	lds	r25, 0x0372
    3b34:	8d 51       	subi	r24, 0x1D	; 29
    3b36:	92 40       	sbci	r25, 0x02	; 2
    3b38:	f8 f0       	brcs	.+62     	; 0x3b78 <blackToWhiteEdgeDetect+0x5e>
    3b3a:	80 91 73 03 	lds	r24, 0x0373
    3b3e:	90 91 74 03 	lds	r25, 0x0374
    3b42:	8d 51       	subi	r24, 0x1D	; 29
    3b44:	92 40       	sbci	r25, 0x02	; 2
    3b46:	c0 f0       	brcs	.+48     	; 0x3b78 <blackToWhiteEdgeDetect+0x5e>
				groundColor = 1;
    3b48:	81 e0       	ldi	r24, 0x01	; 1
    3b4a:	90 e0       	ldi	r25, 0x00	; 0
    3b4c:	90 93 4e 05 	sts	0x054E, r25
    3b50:	80 93 4d 05 	sts	0x054D, r24
				colorEdge = 1; 
    3b54:	81 e0       	ldi	r24, 0x01	; 1
    3b56:	80 93 4c 05 	sts	0x054C, r24
    3b5a:	1b c0       	rjmp	.+54     	; 0x3b92 <blackToWhiteEdgeDetect+0x78>
				colorEdge = 0; 
			}
			break;

		case 1:
			if (proximityResult[9] < gridEdgeThresh && proximityResult[10] < gridEdgeThresh) {//if current values are black
    3b5c:	80 91 71 03 	lds	r24, 0x0371
    3b60:	90 91 72 03 	lds	r25, 0x0372
    3b64:	8c 51       	subi	r24, 0x1C	; 28
    3b66:	92 40       	sbci	r25, 0x02	; 2
    3b68:	60 f4       	brcc	.+24     	; 0x3b82 <blackToWhiteEdgeDetect+0x68>
    3b6a:	80 91 73 03 	lds	r24, 0x0373
    3b6e:	90 91 74 03 	lds	r25, 0x0374
    3b72:	8c 51       	subi	r24, 0x1C	; 28
    3b74:	92 40       	sbci	r25, 0x02	; 2
    3b76:	28 f4       	brcc	.+10     	; 0x3b82 <blackToWhiteEdgeDetect+0x68>
				groundColor = 0;
    3b78:	10 92 4e 05 	sts	0x054E, r1
    3b7c:	10 92 4d 05 	sts	0x054D, r1
    3b80:	06 c0       	rjmp	.+12     	; 0x3b8e <blackToWhiteEdgeDetect+0x74>
				colorEdge = 0; 
			}
			else {
				groundColor = 1;
    3b82:	81 e0       	ldi	r24, 0x01	; 1
    3b84:	90 e0       	ldi	r25, 0x00	; 0
    3b86:	90 93 4e 05 	sts	0x054E, r25
    3b8a:	80 93 4d 05 	sts	0x054D, r24
				colorEdge = 0; 
    3b8e:	10 92 4c 05 	sts	0x054C, r1
			}
			break;
			
	}

	return colorEdge; 
    3b92:	80 91 4c 05 	lds	r24, 0x054C

}
    3b96:	08 95       	ret

00003b98 <gridEdgeCount>:

/* Counts the number of edges the robot passes over. This is used to know when the Robot 
moves fully into the next grid square. The Robot needs to cross 2 edges.
*/
int gridEdgeCount() {
	blackToWhiteEdge = blackToWhiteEdgeDetect();
    3b98:	0e 94 8d 1d 	call	0x3b1a	; 0x3b1a <blackToWhiteEdgeDetect>
    3b9c:	80 93 4a 05 	sts	0x054A, r24
	
	switch(edgeCount) {
    3ba0:	20 91 46 05 	lds	r18, 0x0546
    3ba4:	30 91 47 05 	lds	r19, 0x0547
    3ba8:	21 30       	cpi	r18, 0x01	; 1
    3baa:	31 05       	cpc	r19, r1
    3bac:	61 f0       	breq	.+24     	; 0x3bc6 <gridEdgeCount+0x2e>
    3bae:	22 30       	cpi	r18, 0x02	; 2
    3bb0:	31 05       	cpc	r19, r1
    3bb2:	91 f0       	breq	.+36     	; 0x3bd8 <gridEdgeCount+0x40>
    3bb4:	23 2b       	or	r18, r19
    3bb6:	a9 f5       	brne	.+106    	; 0x3c22 <gridEdgeCount+0x8a>
		
		case 0: 
			if(blackToWhiteEdge) {
    3bb8:	80 91 4a 05 	lds	r24, 0x054A
    3bbc:	88 23       	and	r24, r24
    3bbe:	31 f1       	breq	.+76     	; 0x3c0c <gridEdgeCount+0x74>
				edgeCount = 1;
    3bc0:	81 e0       	ldi	r24, 0x01	; 1
    3bc2:	90 e0       	ldi	r25, 0x00	; 0
    3bc4:	2a c0       	rjmp	.+84     	; 0x3c1a <gridEdgeCount+0x82>
				edgeCount = 0;
			}
			break;

		case 1: 
			if(blackToWhiteEdge) {
    3bc6:	80 91 4a 05 	lds	r24, 0x054A
    3bca:	88 23       	and	r24, r24
    3bcc:	21 f5       	brne	.+72     	; 0x3c16 <gridEdgeCount+0x7e>
				edgeCount = 2;
			}
			else{
				edgeCount = 1;
    3bce:	30 93 47 05 	sts	0x0547, r19
    3bd2:	20 93 46 05 	sts	0x0546, r18
    3bd6:	25 c0       	rjmp	.+74     	; 0x3c22 <gridEdgeCount+0x8a>
			}
			break;

		case 2:
			whiteToBlackEdge = (proximityResult[9] < gridEdgeThresh && proximityResult[10] < gridEdgeThresh);
    3bd8:	80 91 71 03 	lds	r24, 0x0371
    3bdc:	90 91 72 03 	lds	r25, 0x0372
    3be0:	8c 51       	subi	r24, 0x1C	; 28
    3be2:	92 40       	sbci	r25, 0x02	; 2
    3be4:	18 f0       	brcs	.+6      	; 0x3bec <gridEdgeCount+0x54>
    3be6:	80 e0       	ldi	r24, 0x00	; 0
    3be8:	90 e0       	ldi	r25, 0x00	; 0
    3bea:	0c c0       	rjmp	.+24     	; 0x3c04 <gridEdgeCount+0x6c>
    3bec:	20 e0       	ldi	r18, 0x00	; 0
    3bee:	80 91 73 03 	lds	r24, 0x0373
    3bf2:	90 91 74 03 	lds	r25, 0x0374
    3bf6:	8c 51       	subi	r24, 0x1C	; 28
    3bf8:	92 40       	sbci	r25, 0x02	; 2
    3bfa:	08 f0       	brcs	.+2      	; 0x3bfe <gridEdgeCount+0x66>
    3bfc:	21 e0       	ldi	r18, 0x01	; 1
    3bfe:	81 e0       	ldi	r24, 0x01	; 1
    3c00:	28 27       	eor	r18, r24
    3c02:	82 2f       	mov	r24, r18
    3c04:	80 93 4b 05 	sts	0x054B, r24
			if(whiteToBlackEdge) {
    3c08:	88 23       	and	r24, r24
    3c0a:	29 f0       	breq	.+10     	; 0x3c16 <gridEdgeCount+0x7e>
				edgeCount = 0;
    3c0c:	10 92 47 05 	sts	0x0547, r1
    3c10:	10 92 46 05 	sts	0x0546, r1
    3c14:	06 c0       	rjmp	.+12     	; 0x3c22 <gridEdgeCount+0x8a>
			}
			else{
				edgeCount = 2;
    3c16:	82 e0       	ldi	r24, 0x02	; 2
    3c18:	90 e0       	ldi	r25, 0x00	; 0
    3c1a:	90 93 47 05 	sts	0x0547, r25
    3c1e:	80 93 46 05 	sts	0x0546, r24
			}
			break;
		
	}

	return edgeCount;
    3c22:	20 91 46 05 	lds	r18, 0x0546
    3c26:	30 91 47 05 	lds	r19, 0x0547


}
    3c2a:	c9 01       	movw	r24, r18
    3c2c:	08 95       	ret

00003c2e <gridEdgeDetected>:
/* tell if the front ground sensors detect the edge of the grid. 
Returns 1 if and edge is detected and returns 0 if no edge detected.
*/

char gridEdgeDetected() {
	numEdge = gridEdgeCount(); 
    3c2e:	0e 94 cc 1d 	call	0x3b98	; 0x3b98 <gridEdgeCount>
    3c32:	90 93 49 05 	sts	0x0549, r25
    3c36:	80 93 48 05 	sts	0x0548, r24
	// tell whether a gridEdge is detected or not
	if(numEdge==2) {
    3c3a:	80 91 48 05 	lds	r24, 0x0548
    3c3e:	90 91 49 05 	lds	r25, 0x0549
    3c42:	20 e0       	ldi	r18, 0x00	; 0
    3c44:	02 97       	sbiw	r24, 0x02	; 2
    3c46:	09 f4       	brne	.+2      	; 0x3c4a <gridEdgeDetected+0x1c>
    3c48:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3c4a:	82 2f       	mov	r24, r18
    3c4c:	08 95       	ret

00003c4e <moveForwardOne>:



/*move forwared 1 grid step
*/
void moveForwardOne(){
    3c4e:	08 c0       	rjmp	.+16     	; 0x3c60 <moveForwardOne+0x12>
	reachedNextGrid = gridEdgeDetected();
	while(reachedNextGrid==0) {
	//for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3c50:	8f e0       	ldi	r24, 0x0F	; 15
    3c52:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <setLeftSpeed>
			setRightSpeed(15);
    3c56:	8f e0       	ldi	r24, 0x0F	; 15
    3c58:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <setRightSpeed>
			handleMotorsWithSpeedController();
    3c5c:	0e 94 54 11 	call	0x22a8	; 0x22a8 <handleMotorsWithSpeedController>
			reachedNextGrid = gridEdgeDetected();
    3c60:	0e 94 17 1e 	call	0x3c2e	; 0x3c2e <gridEdgeDetected>
    3c64:	80 93 7d 05 	sts	0x057D, r24

/*move forwared 1 grid step
*/
void moveForwardOne(){
	reachedNextGrid = gridEdgeDetected();
	while(reachedNextGrid==0) {
    3c68:	80 91 7d 05 	lds	r24, 0x057D
    3c6c:	88 23       	and	r24, r24
    3c6e:	81 f3       	breq	.-32     	; 0x3c50 <moveForwardOne+0x2>
			reachedNextGrid = gridEdgeDetected();
	}

//	stopWait(1);
	
}
    3c70:	08 95       	ret

00003c72 <moveForward>:
}


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
    3c72:	cf 93       	push	r28
    3c74:	df 93       	push	r29
    3c76:	ec 01       	movw	r28, r24
	for (gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter++) {
    3c78:	10 92 45 05 	sts	0x0545, r1
    3c7c:	07 c0       	rjmp	.+14     	; 0x3c8c <moveForward+0x1a>
		moveForwardOne();
    3c7e:	0e 94 27 1e 	call	0x3c4e	; 0x3c4e <moveForwardOne>


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
	for (gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter++) {
    3c82:	80 91 45 05 	lds	r24, 0x0545
    3c86:	8f 5f       	subi	r24, 0xFF	; 255
    3c88:	80 93 45 05 	sts	0x0545, r24
    3c8c:	80 91 45 05 	lds	r24, 0x0545
    3c90:	90 e0       	ldi	r25, 0x00	; 0
    3c92:	8c 17       	cp	r24, r28
    3c94:	9d 07       	cpc	r25, r29
    3c96:	9c f3       	brlt	.-26     	; 0x3c7e <moveForward+0xc>
		moveForwardOne();
	}
}
    3c98:	df 91       	pop	r29
    3c9a:	cf 91       	pop	r28
    3c9c:	08 95       	ret

00003c9e <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3c9e:	88 23       	and	r24, r24
    3ca0:	41 f0       	breq	.+16     	; 0x3cb2 <stopWait+0x14>
			setLeftSpeed(0);
    3ca2:	80 e0       	ldi	r24, 0x00	; 0
    3ca4:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <setLeftSpeed>
			setRightSpeed(0);
    3ca8:	80 e0       	ldi	r24, 0x00	; 0
    3caa:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <setRightSpeed>
			handleMotorsWithSpeedController();
    3cae:	0e 94 54 11 	call	0x22a8	; 0x22a8 <handleMotorsWithSpeedController>
    3cb2:	08 95       	ret

00003cb4 <turn180>:
turn 180 degrees and face the direction it came from
*/
void turn180() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count*2; 	turnCounter++) {
    3cb4:	10 92 41 05 	sts	0x0541, r1
    3cb8:	10 92 42 05 	sts	0x0542, r1
    3cbc:	10 92 43 05 	sts	0x0543, r1
    3cc0:	10 92 44 05 	sts	0x0544, r1
    3cc4:	1b c0       	rjmp	.+54     	; 0x3cfc <turn180+0x48>
			setLeftSpeed(10);
    3cc6:	8a e0       	ldi	r24, 0x0A	; 10
    3cc8:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <setLeftSpeed>
			setRightSpeed(-10);
    3ccc:	86 ef       	ldi	r24, 0xF6	; 246
    3cce:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3cd2:	0e 94 54 11 	call	0x22a8	; 0x22a8 <handleMotorsWithSpeedController>
turn 180 degrees and face the direction it came from
*/
void turn180() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count*2; 	turnCounter++) {
    3cd6:	80 91 41 05 	lds	r24, 0x0541
    3cda:	90 91 42 05 	lds	r25, 0x0542
    3cde:	a0 91 43 05 	lds	r26, 0x0543
    3ce2:	b0 91 44 05 	lds	r27, 0x0544
    3ce6:	01 96       	adiw	r24, 0x01	; 1
    3ce8:	a1 1d       	adc	r26, r1
    3cea:	b1 1d       	adc	r27, r1
    3cec:	80 93 41 05 	sts	0x0541, r24
    3cf0:	90 93 42 05 	sts	0x0542, r25
    3cf4:	a0 93 43 05 	sts	0x0543, r26
    3cf8:	b0 93 44 05 	sts	0x0544, r27
    3cfc:	80 91 41 05 	lds	r24, 0x0541
    3d00:	90 91 42 05 	lds	r25, 0x0542
    3d04:	a0 91 43 05 	lds	r26, 0x0543
    3d08:	b0 91 44 05 	lds	r27, 0x0544
    3d0c:	88 5d       	subi	r24, 0xD8	; 216
    3d0e:	96 4d       	sbci	r25, 0xD6	; 214
    3d10:	a0 40       	sbci	r26, 0x00	; 0
    3d12:	b0 40       	sbci	r27, 0x00	; 0
    3d14:	c0 f2       	brcs	.-80     	; 0x3cc6 <turn180+0x12>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}		

}
    3d16:	08 95       	ret

00003d18 <turnRight>:
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d18:	10 92 41 05 	sts	0x0541, r1
    3d1c:	10 92 42 05 	sts	0x0542, r1
    3d20:	10 92 43 05 	sts	0x0543, r1
    3d24:	10 92 44 05 	sts	0x0544, r1
    3d28:	1b c0       	rjmp	.+54     	; 0x3d60 <turnRight+0x48>
			setLeftSpeed(10);
    3d2a:	8a e0       	ldi	r24, 0x0A	; 10
    3d2c:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <setLeftSpeed>
			setRightSpeed(-10);
    3d30:	86 ef       	ldi	r24, 0xF6	; 246
    3d32:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3d36:	0e 94 54 11 	call	0x22a8	; 0x22a8 <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d3a:	80 91 41 05 	lds	r24, 0x0541
    3d3e:	90 91 42 05 	lds	r25, 0x0542
    3d42:	a0 91 43 05 	lds	r26, 0x0543
    3d46:	b0 91 44 05 	lds	r27, 0x0544
    3d4a:	01 96       	adiw	r24, 0x01	; 1
    3d4c:	a1 1d       	adc	r26, r1
    3d4e:	b1 1d       	adc	r27, r1
    3d50:	80 93 41 05 	sts	0x0541, r24
    3d54:	90 93 42 05 	sts	0x0542, r25
    3d58:	a0 93 43 05 	sts	0x0543, r26
    3d5c:	b0 93 44 05 	sts	0x0544, r27
    3d60:	80 91 41 05 	lds	r24, 0x0541
    3d64:	90 91 42 05 	lds	r25, 0x0542
    3d68:	a0 91 43 05 	lds	r26, 0x0543
    3d6c:	b0 91 44 05 	lds	r27, 0x0544
    3d70:	8c 56       	subi	r24, 0x6C	; 108
    3d72:	9b 46       	sbci	r25, 0x6B	; 107
    3d74:	a0 40       	sbci	r26, 0x00	; 0
    3d76:	b0 40       	sbci	r27, 0x00	; 0
    3d78:	c0 f2       	brcs	.-80     	; 0x3d2a <turnRight+0x12>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    3d7a:	08 95       	ret

00003d7c <turnLeft>:
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d7c:	10 92 41 05 	sts	0x0541, r1
    3d80:	10 92 42 05 	sts	0x0542, r1
    3d84:	10 92 43 05 	sts	0x0543, r1
    3d88:	10 92 44 05 	sts	0x0544, r1
    3d8c:	1b c0       	rjmp	.+54     	; 0x3dc4 <turnLeft+0x48>
			setLeftSpeed(-10);
    3d8e:	86 ef       	ldi	r24, 0xF6	; 246
    3d90:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <setLeftSpeed>
			setRightSpeed(10);
    3d94:	8a e0       	ldi	r24, 0x0A	; 10
    3d96:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3d9a:	0e 94 54 11 	call	0x22a8	; 0x22a8 <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d9e:	80 91 41 05 	lds	r24, 0x0541
    3da2:	90 91 42 05 	lds	r25, 0x0542
    3da6:	a0 91 43 05 	lds	r26, 0x0543
    3daa:	b0 91 44 05 	lds	r27, 0x0544
    3dae:	01 96       	adiw	r24, 0x01	; 1
    3db0:	a1 1d       	adc	r26, r1
    3db2:	b1 1d       	adc	r27, r1
    3db4:	80 93 41 05 	sts	0x0541, r24
    3db8:	90 93 42 05 	sts	0x0542, r25
    3dbc:	a0 93 43 05 	sts	0x0543, r26
    3dc0:	b0 93 44 05 	sts	0x0544, r27
    3dc4:	80 91 41 05 	lds	r24, 0x0541
    3dc8:	90 91 42 05 	lds	r25, 0x0542
    3dcc:	a0 91 43 05 	lds	r26, 0x0543
    3dd0:	b0 91 44 05 	lds	r27, 0x0544
    3dd4:	8c 56       	subi	r24, 0x6C	; 108
    3dd6:	9b 46       	sbci	r25, 0x6B	; 107
    3dd8:	a0 40       	sbci	r26, 0x00	; 0
    3dda:	b0 40       	sbci	r27, 0x00	; 0
    3ddc:	c0 f2       	brcs	.-80     	; 0x3d8e <turnLeft+0x12>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}

}
    3dde:	08 95       	ret

00003de0 <__mulsf3>:
    3de0:	a0 e2       	ldi	r26, 0x20	; 32
    3de2:	b0 e0       	ldi	r27, 0x00	; 0
    3de4:	e6 ef       	ldi	r30, 0xF6	; 246
    3de6:	fe e1       	ldi	r31, 0x1E	; 30
    3de8:	0c 94 7e 22 	jmp	0x44fc	; 0x44fc <__prologue_saves__>
    3dec:	69 83       	std	Y+1, r22	; 0x01
    3dee:	7a 83       	std	Y+2, r23	; 0x02
    3df0:	8b 83       	std	Y+3, r24	; 0x03
    3df2:	9c 83       	std	Y+4, r25	; 0x04
    3df4:	2d 83       	std	Y+5, r18	; 0x05
    3df6:	3e 83       	std	Y+6, r19	; 0x06
    3df8:	4f 83       	std	Y+7, r20	; 0x07
    3dfa:	58 87       	std	Y+8, r21	; 0x08
    3dfc:	ce 01       	movw	r24, r28
    3dfe:	01 96       	adiw	r24, 0x01	; 1
    3e00:	be 01       	movw	r22, r28
    3e02:	67 5f       	subi	r22, 0xF7	; 247
    3e04:	7f 4f       	sbci	r23, 0xFF	; 255
    3e06:	0e 94 c0 21 	call	0x4380	; 0x4380 <__unpack_f>
    3e0a:	ce 01       	movw	r24, r28
    3e0c:	05 96       	adiw	r24, 0x05	; 5
    3e0e:	be 01       	movw	r22, r28
    3e10:	6f 5e       	subi	r22, 0xEF	; 239
    3e12:	7f 4f       	sbci	r23, 0xFF	; 255
    3e14:	0e 94 c0 21 	call	0x4380	; 0x4380 <__unpack_f>
    3e18:	99 85       	ldd	r25, Y+9	; 0x09
    3e1a:	92 30       	cpi	r25, 0x02	; 2
    3e1c:	88 f0       	brcs	.+34     	; 0x3e40 <__mulsf3+0x60>
    3e1e:	89 89       	ldd	r24, Y+17	; 0x11
    3e20:	82 30       	cpi	r24, 0x02	; 2
    3e22:	c8 f0       	brcs	.+50     	; 0x3e56 <__mulsf3+0x76>
    3e24:	94 30       	cpi	r25, 0x04	; 4
    3e26:	19 f4       	brne	.+6      	; 0x3e2e <__mulsf3+0x4e>
    3e28:	82 30       	cpi	r24, 0x02	; 2
    3e2a:	51 f4       	brne	.+20     	; 0x3e40 <__mulsf3+0x60>
    3e2c:	04 c0       	rjmp	.+8      	; 0x3e36 <__mulsf3+0x56>
    3e2e:	84 30       	cpi	r24, 0x04	; 4
    3e30:	29 f4       	brne	.+10     	; 0x3e3c <__mulsf3+0x5c>
    3e32:	92 30       	cpi	r25, 0x02	; 2
    3e34:	81 f4       	brne	.+32     	; 0x3e56 <__mulsf3+0x76>
    3e36:	87 e1       	ldi	r24, 0x17	; 23
    3e38:	92 e0       	ldi	r25, 0x02	; 2
    3e3a:	c6 c0       	rjmp	.+396    	; 0x3fc8 <__mulsf3+0x1e8>
    3e3c:	92 30       	cpi	r25, 0x02	; 2
    3e3e:	49 f4       	brne	.+18     	; 0x3e52 <__mulsf3+0x72>
    3e40:	20 e0       	ldi	r18, 0x00	; 0
    3e42:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e44:	8a 89       	ldd	r24, Y+18	; 0x12
    3e46:	98 13       	cpse	r25, r24
    3e48:	21 e0       	ldi	r18, 0x01	; 1
    3e4a:	2a 87       	std	Y+10, r18	; 0x0a
    3e4c:	ce 01       	movw	r24, r28
    3e4e:	09 96       	adiw	r24, 0x09	; 9
    3e50:	bb c0       	rjmp	.+374    	; 0x3fc8 <__mulsf3+0x1e8>
    3e52:	82 30       	cpi	r24, 0x02	; 2
    3e54:	49 f4       	brne	.+18     	; 0x3e68 <__mulsf3+0x88>
    3e56:	20 e0       	ldi	r18, 0x00	; 0
    3e58:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e5a:	8a 89       	ldd	r24, Y+18	; 0x12
    3e5c:	98 13       	cpse	r25, r24
    3e5e:	21 e0       	ldi	r18, 0x01	; 1
    3e60:	2a 8b       	std	Y+18, r18	; 0x12
    3e62:	ce 01       	movw	r24, r28
    3e64:	41 96       	adiw	r24, 0x11	; 17
    3e66:	b0 c0       	rjmp	.+352    	; 0x3fc8 <__mulsf3+0x1e8>
    3e68:	2d 84       	ldd	r2, Y+13	; 0x0d
    3e6a:	3e 84       	ldd	r3, Y+14	; 0x0e
    3e6c:	4f 84       	ldd	r4, Y+15	; 0x0f
    3e6e:	58 88       	ldd	r5, Y+16	; 0x10
    3e70:	6d 88       	ldd	r6, Y+21	; 0x15
    3e72:	7e 88       	ldd	r7, Y+22	; 0x16
    3e74:	8f 88       	ldd	r8, Y+23	; 0x17
    3e76:	98 8c       	ldd	r9, Y+24	; 0x18
    3e78:	ee 24       	eor	r14, r14
    3e7a:	ff 24       	eor	r15, r15
    3e7c:	87 01       	movw	r16, r14
    3e7e:	aa 24       	eor	r10, r10
    3e80:	bb 24       	eor	r11, r11
    3e82:	65 01       	movw	r12, r10
    3e84:	40 e0       	ldi	r20, 0x00	; 0
    3e86:	50 e0       	ldi	r21, 0x00	; 0
    3e88:	60 e0       	ldi	r22, 0x00	; 0
    3e8a:	70 e0       	ldi	r23, 0x00	; 0
    3e8c:	e0 e0       	ldi	r30, 0x00	; 0
    3e8e:	f0 e0       	ldi	r31, 0x00	; 0
    3e90:	c1 01       	movw	r24, r2
    3e92:	81 70       	andi	r24, 0x01	; 1
    3e94:	90 70       	andi	r25, 0x00	; 0
    3e96:	89 2b       	or	r24, r25
    3e98:	e9 f0       	breq	.+58     	; 0x3ed4 <__mulsf3+0xf4>
    3e9a:	e6 0c       	add	r14, r6
    3e9c:	f7 1c       	adc	r15, r7
    3e9e:	08 1d       	adc	r16, r8
    3ea0:	19 1d       	adc	r17, r9
    3ea2:	9a 01       	movw	r18, r20
    3ea4:	ab 01       	movw	r20, r22
    3ea6:	2a 0d       	add	r18, r10
    3ea8:	3b 1d       	adc	r19, r11
    3eaa:	4c 1d       	adc	r20, r12
    3eac:	5d 1d       	adc	r21, r13
    3eae:	80 e0       	ldi	r24, 0x00	; 0
    3eb0:	90 e0       	ldi	r25, 0x00	; 0
    3eb2:	a0 e0       	ldi	r26, 0x00	; 0
    3eb4:	b0 e0       	ldi	r27, 0x00	; 0
    3eb6:	e6 14       	cp	r14, r6
    3eb8:	f7 04       	cpc	r15, r7
    3eba:	08 05       	cpc	r16, r8
    3ebc:	19 05       	cpc	r17, r9
    3ebe:	20 f4       	brcc	.+8      	; 0x3ec8 <__mulsf3+0xe8>
    3ec0:	81 e0       	ldi	r24, 0x01	; 1
    3ec2:	90 e0       	ldi	r25, 0x00	; 0
    3ec4:	a0 e0       	ldi	r26, 0x00	; 0
    3ec6:	b0 e0       	ldi	r27, 0x00	; 0
    3ec8:	ba 01       	movw	r22, r20
    3eca:	a9 01       	movw	r20, r18
    3ecc:	48 0f       	add	r20, r24
    3ece:	59 1f       	adc	r21, r25
    3ed0:	6a 1f       	adc	r22, r26
    3ed2:	7b 1f       	adc	r23, r27
    3ed4:	aa 0c       	add	r10, r10
    3ed6:	bb 1c       	adc	r11, r11
    3ed8:	cc 1c       	adc	r12, r12
    3eda:	dd 1c       	adc	r13, r13
    3edc:	97 fe       	sbrs	r9, 7
    3ede:	08 c0       	rjmp	.+16     	; 0x3ef0 <__mulsf3+0x110>
    3ee0:	81 e0       	ldi	r24, 0x01	; 1
    3ee2:	90 e0       	ldi	r25, 0x00	; 0
    3ee4:	a0 e0       	ldi	r26, 0x00	; 0
    3ee6:	b0 e0       	ldi	r27, 0x00	; 0
    3ee8:	a8 2a       	or	r10, r24
    3eea:	b9 2a       	or	r11, r25
    3eec:	ca 2a       	or	r12, r26
    3eee:	db 2a       	or	r13, r27
    3ef0:	31 96       	adiw	r30, 0x01	; 1
    3ef2:	e0 32       	cpi	r30, 0x20	; 32
    3ef4:	f1 05       	cpc	r31, r1
    3ef6:	49 f0       	breq	.+18     	; 0x3f0a <__mulsf3+0x12a>
    3ef8:	66 0c       	add	r6, r6
    3efa:	77 1c       	adc	r7, r7
    3efc:	88 1c       	adc	r8, r8
    3efe:	99 1c       	adc	r9, r9
    3f00:	56 94       	lsr	r5
    3f02:	47 94       	ror	r4
    3f04:	37 94       	ror	r3
    3f06:	27 94       	ror	r2
    3f08:	c3 cf       	rjmp	.-122    	; 0x3e90 <__mulsf3+0xb0>
    3f0a:	fa 85       	ldd	r31, Y+10	; 0x0a
    3f0c:	ea 89       	ldd	r30, Y+18	; 0x12
    3f0e:	2b 89       	ldd	r18, Y+19	; 0x13
    3f10:	3c 89       	ldd	r19, Y+20	; 0x14
    3f12:	8b 85       	ldd	r24, Y+11	; 0x0b
    3f14:	9c 85       	ldd	r25, Y+12	; 0x0c
    3f16:	28 0f       	add	r18, r24
    3f18:	39 1f       	adc	r19, r25
    3f1a:	2e 5f       	subi	r18, 0xFE	; 254
    3f1c:	3f 4f       	sbci	r19, 0xFF	; 255
    3f1e:	17 c0       	rjmp	.+46     	; 0x3f4e <__mulsf3+0x16e>
    3f20:	ca 01       	movw	r24, r20
    3f22:	81 70       	andi	r24, 0x01	; 1
    3f24:	90 70       	andi	r25, 0x00	; 0
    3f26:	89 2b       	or	r24, r25
    3f28:	61 f0       	breq	.+24     	; 0x3f42 <__mulsf3+0x162>
    3f2a:	16 95       	lsr	r17
    3f2c:	07 95       	ror	r16
    3f2e:	f7 94       	ror	r15
    3f30:	e7 94       	ror	r14
    3f32:	80 e0       	ldi	r24, 0x00	; 0
    3f34:	90 e0       	ldi	r25, 0x00	; 0
    3f36:	a0 e0       	ldi	r26, 0x00	; 0
    3f38:	b0 e8       	ldi	r27, 0x80	; 128
    3f3a:	e8 2a       	or	r14, r24
    3f3c:	f9 2a       	or	r15, r25
    3f3e:	0a 2b       	or	r16, r26
    3f40:	1b 2b       	or	r17, r27
    3f42:	76 95       	lsr	r23
    3f44:	67 95       	ror	r22
    3f46:	57 95       	ror	r21
    3f48:	47 95       	ror	r20
    3f4a:	2f 5f       	subi	r18, 0xFF	; 255
    3f4c:	3f 4f       	sbci	r19, 0xFF	; 255
    3f4e:	77 fd       	sbrc	r23, 7
    3f50:	e7 cf       	rjmp	.-50     	; 0x3f20 <__mulsf3+0x140>
    3f52:	0c c0       	rjmp	.+24     	; 0x3f6c <__mulsf3+0x18c>
    3f54:	44 0f       	add	r20, r20
    3f56:	55 1f       	adc	r21, r21
    3f58:	66 1f       	adc	r22, r22
    3f5a:	77 1f       	adc	r23, r23
    3f5c:	17 fd       	sbrc	r17, 7
    3f5e:	41 60       	ori	r20, 0x01	; 1
    3f60:	ee 0c       	add	r14, r14
    3f62:	ff 1c       	adc	r15, r15
    3f64:	00 1f       	adc	r16, r16
    3f66:	11 1f       	adc	r17, r17
    3f68:	21 50       	subi	r18, 0x01	; 1
    3f6a:	30 40       	sbci	r19, 0x00	; 0
    3f6c:	40 30       	cpi	r20, 0x00	; 0
    3f6e:	90 e0       	ldi	r25, 0x00	; 0
    3f70:	59 07       	cpc	r21, r25
    3f72:	90 e0       	ldi	r25, 0x00	; 0
    3f74:	69 07       	cpc	r22, r25
    3f76:	90 e4       	ldi	r25, 0x40	; 64
    3f78:	79 07       	cpc	r23, r25
    3f7a:	60 f3       	brcs	.-40     	; 0x3f54 <__mulsf3+0x174>
    3f7c:	2b 8f       	std	Y+27, r18	; 0x1b
    3f7e:	3c 8f       	std	Y+28, r19	; 0x1c
    3f80:	db 01       	movw	r26, r22
    3f82:	ca 01       	movw	r24, r20
    3f84:	8f 77       	andi	r24, 0x7F	; 127
    3f86:	90 70       	andi	r25, 0x00	; 0
    3f88:	a0 70       	andi	r26, 0x00	; 0
    3f8a:	b0 70       	andi	r27, 0x00	; 0
    3f8c:	80 34       	cpi	r24, 0x40	; 64
    3f8e:	91 05       	cpc	r25, r1
    3f90:	a1 05       	cpc	r26, r1
    3f92:	b1 05       	cpc	r27, r1
    3f94:	61 f4       	brne	.+24     	; 0x3fae <__mulsf3+0x1ce>
    3f96:	47 fd       	sbrc	r20, 7
    3f98:	0a c0       	rjmp	.+20     	; 0x3fae <__mulsf3+0x1ce>
    3f9a:	e1 14       	cp	r14, r1
    3f9c:	f1 04       	cpc	r15, r1
    3f9e:	01 05       	cpc	r16, r1
    3fa0:	11 05       	cpc	r17, r1
    3fa2:	29 f0       	breq	.+10     	; 0x3fae <__mulsf3+0x1ce>
    3fa4:	40 5c       	subi	r20, 0xC0	; 192
    3fa6:	5f 4f       	sbci	r21, 0xFF	; 255
    3fa8:	6f 4f       	sbci	r22, 0xFF	; 255
    3faa:	7f 4f       	sbci	r23, 0xFF	; 255
    3fac:	40 78       	andi	r20, 0x80	; 128
    3fae:	1a 8e       	std	Y+26, r1	; 0x1a
    3fb0:	fe 17       	cp	r31, r30
    3fb2:	11 f0       	breq	.+4      	; 0x3fb8 <__mulsf3+0x1d8>
    3fb4:	81 e0       	ldi	r24, 0x01	; 1
    3fb6:	8a 8f       	std	Y+26, r24	; 0x1a
    3fb8:	4d 8f       	std	Y+29, r20	; 0x1d
    3fba:	5e 8f       	std	Y+30, r21	; 0x1e
    3fbc:	6f 8f       	std	Y+31, r22	; 0x1f
    3fbe:	78 a3       	std	Y+32, r23	; 0x20
    3fc0:	83 e0       	ldi	r24, 0x03	; 3
    3fc2:	89 8f       	std	Y+25, r24	; 0x19
    3fc4:	ce 01       	movw	r24, r28
    3fc6:	49 96       	adiw	r24, 0x19	; 25
    3fc8:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__pack_f>
    3fcc:	a0 96       	adiw	r28, 0x20	; 32
    3fce:	e2 e1       	ldi	r30, 0x12	; 18
    3fd0:	0c 94 9a 22 	jmp	0x4534	; 0x4534 <__epilogue_restores__>

00003fd4 <__floatsisf>:
    3fd4:	a8 e0       	ldi	r26, 0x08	; 8
    3fd6:	b0 e0       	ldi	r27, 0x00	; 0
    3fd8:	e0 ef       	ldi	r30, 0xF0	; 240
    3fda:	ff e1       	ldi	r31, 0x1F	; 31
    3fdc:	0c 94 87 22 	jmp	0x450e	; 0x450e <__prologue_saves__+0x12>
    3fe0:	9b 01       	movw	r18, r22
    3fe2:	ac 01       	movw	r20, r24
    3fe4:	83 e0       	ldi	r24, 0x03	; 3
    3fe6:	89 83       	std	Y+1, r24	; 0x01
    3fe8:	da 01       	movw	r26, r20
    3fea:	c9 01       	movw	r24, r18
    3fec:	88 27       	eor	r24, r24
    3fee:	b7 fd       	sbrc	r27, 7
    3ff0:	83 95       	inc	r24
    3ff2:	99 27       	eor	r25, r25
    3ff4:	aa 27       	eor	r26, r26
    3ff6:	bb 27       	eor	r27, r27
    3ff8:	b8 2e       	mov	r11, r24
    3ffa:	21 15       	cp	r18, r1
    3ffc:	31 05       	cpc	r19, r1
    3ffe:	41 05       	cpc	r20, r1
    4000:	51 05       	cpc	r21, r1
    4002:	19 f4       	brne	.+6      	; 0x400a <__floatsisf+0x36>
    4004:	82 e0       	ldi	r24, 0x02	; 2
    4006:	89 83       	std	Y+1, r24	; 0x01
    4008:	3a c0       	rjmp	.+116    	; 0x407e <__floatsisf+0xaa>
    400a:	88 23       	and	r24, r24
    400c:	a9 f0       	breq	.+42     	; 0x4038 <__floatsisf+0x64>
    400e:	20 30       	cpi	r18, 0x00	; 0
    4010:	80 e0       	ldi	r24, 0x00	; 0
    4012:	38 07       	cpc	r19, r24
    4014:	80 e0       	ldi	r24, 0x00	; 0
    4016:	48 07       	cpc	r20, r24
    4018:	80 e8       	ldi	r24, 0x80	; 128
    401a:	58 07       	cpc	r21, r24
    401c:	29 f4       	brne	.+10     	; 0x4028 <__floatsisf+0x54>
    401e:	60 e0       	ldi	r22, 0x00	; 0
    4020:	70 e0       	ldi	r23, 0x00	; 0
    4022:	80 e0       	ldi	r24, 0x00	; 0
    4024:	9f ec       	ldi	r25, 0xCF	; 207
    4026:	30 c0       	rjmp	.+96     	; 0x4088 <__floatsisf+0xb4>
    4028:	ee 24       	eor	r14, r14
    402a:	ff 24       	eor	r15, r15
    402c:	87 01       	movw	r16, r14
    402e:	e2 1a       	sub	r14, r18
    4030:	f3 0a       	sbc	r15, r19
    4032:	04 0b       	sbc	r16, r20
    4034:	15 0b       	sbc	r17, r21
    4036:	02 c0       	rjmp	.+4      	; 0x403c <__floatsisf+0x68>
    4038:	79 01       	movw	r14, r18
    403a:	8a 01       	movw	r16, r20
    403c:	8e e1       	ldi	r24, 0x1E	; 30
    403e:	c8 2e       	mov	r12, r24
    4040:	d1 2c       	mov	r13, r1
    4042:	dc 82       	std	Y+4, r13	; 0x04
    4044:	cb 82       	std	Y+3, r12	; 0x03
    4046:	ed 82       	std	Y+5, r14	; 0x05
    4048:	fe 82       	std	Y+6, r15	; 0x06
    404a:	0f 83       	std	Y+7, r16	; 0x07
    404c:	18 87       	std	Y+8, r17	; 0x08
    404e:	c8 01       	movw	r24, r16
    4050:	b7 01       	movw	r22, r14
    4052:	0e 94 9c 20 	call	0x4138	; 0x4138 <__clzsi2>
    4056:	01 97       	sbiw	r24, 0x01	; 1
    4058:	18 16       	cp	r1, r24
    405a:	19 06       	cpc	r1, r25
    405c:	84 f4       	brge	.+32     	; 0x407e <__floatsisf+0xaa>
    405e:	08 2e       	mov	r0, r24
    4060:	04 c0       	rjmp	.+8      	; 0x406a <__floatsisf+0x96>
    4062:	ee 0c       	add	r14, r14
    4064:	ff 1c       	adc	r15, r15
    4066:	00 1f       	adc	r16, r16
    4068:	11 1f       	adc	r17, r17
    406a:	0a 94       	dec	r0
    406c:	d2 f7       	brpl	.-12     	; 0x4062 <__floatsisf+0x8e>
    406e:	ed 82       	std	Y+5, r14	; 0x05
    4070:	fe 82       	std	Y+6, r15	; 0x06
    4072:	0f 83       	std	Y+7, r16	; 0x07
    4074:	18 87       	std	Y+8, r17	; 0x08
    4076:	c8 1a       	sub	r12, r24
    4078:	d9 0a       	sbc	r13, r25
    407a:	dc 82       	std	Y+4, r13	; 0x04
    407c:	cb 82       	std	Y+3, r12	; 0x03
    407e:	ba 82       	std	Y+2, r11	; 0x02
    4080:	ce 01       	movw	r24, r28
    4082:	01 96       	adiw	r24, 0x01	; 1
    4084:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__pack_f>
    4088:	28 96       	adiw	r28, 0x08	; 8
    408a:	e9 e0       	ldi	r30, 0x09	; 9
    408c:	0c 94 a3 22 	jmp	0x4546	; 0x4546 <__epilogue_restores__+0x12>

00004090 <__fixsfsi>:
    4090:	ac e0       	ldi	r26, 0x0C	; 12
    4092:	b0 e0       	ldi	r27, 0x00	; 0
    4094:	ee e4       	ldi	r30, 0x4E	; 78
    4096:	f0 e2       	ldi	r31, 0x20	; 32
    4098:	0c 94 8e 22 	jmp	0x451c	; 0x451c <__prologue_saves__+0x20>
    409c:	69 83       	std	Y+1, r22	; 0x01
    409e:	7a 83       	std	Y+2, r23	; 0x02
    40a0:	8b 83       	std	Y+3, r24	; 0x03
    40a2:	9c 83       	std	Y+4, r25	; 0x04
    40a4:	ce 01       	movw	r24, r28
    40a6:	01 96       	adiw	r24, 0x01	; 1
    40a8:	be 01       	movw	r22, r28
    40aa:	6b 5f       	subi	r22, 0xFB	; 251
    40ac:	7f 4f       	sbci	r23, 0xFF	; 255
    40ae:	0e 94 c0 21 	call	0x4380	; 0x4380 <__unpack_f>
    40b2:	8d 81       	ldd	r24, Y+5	; 0x05
    40b4:	82 30       	cpi	r24, 0x02	; 2
    40b6:	61 f1       	breq	.+88     	; 0x4110 <__fixsfsi+0x80>
    40b8:	82 30       	cpi	r24, 0x02	; 2
    40ba:	50 f1       	brcs	.+84     	; 0x4110 <__fixsfsi+0x80>
    40bc:	84 30       	cpi	r24, 0x04	; 4
    40be:	21 f4       	brne	.+8      	; 0x40c8 <__fixsfsi+0x38>
    40c0:	8e 81       	ldd	r24, Y+6	; 0x06
    40c2:	88 23       	and	r24, r24
    40c4:	51 f1       	breq	.+84     	; 0x411a <__fixsfsi+0x8a>
    40c6:	2e c0       	rjmp	.+92     	; 0x4124 <__fixsfsi+0x94>
    40c8:	2f 81       	ldd	r18, Y+7	; 0x07
    40ca:	38 85       	ldd	r19, Y+8	; 0x08
    40cc:	37 fd       	sbrc	r19, 7
    40ce:	20 c0       	rjmp	.+64     	; 0x4110 <__fixsfsi+0x80>
    40d0:	6e 81       	ldd	r22, Y+6	; 0x06
    40d2:	2f 31       	cpi	r18, 0x1F	; 31
    40d4:	31 05       	cpc	r19, r1
    40d6:	1c f0       	brlt	.+6      	; 0x40de <__fixsfsi+0x4e>
    40d8:	66 23       	and	r22, r22
    40da:	f9 f0       	breq	.+62     	; 0x411a <__fixsfsi+0x8a>
    40dc:	23 c0       	rjmp	.+70     	; 0x4124 <__fixsfsi+0x94>
    40de:	8e e1       	ldi	r24, 0x1E	; 30
    40e0:	90 e0       	ldi	r25, 0x00	; 0
    40e2:	82 1b       	sub	r24, r18
    40e4:	93 0b       	sbc	r25, r19
    40e6:	29 85       	ldd	r18, Y+9	; 0x09
    40e8:	3a 85       	ldd	r19, Y+10	; 0x0a
    40ea:	4b 85       	ldd	r20, Y+11	; 0x0b
    40ec:	5c 85       	ldd	r21, Y+12	; 0x0c
    40ee:	04 c0       	rjmp	.+8      	; 0x40f8 <__fixsfsi+0x68>
    40f0:	56 95       	lsr	r21
    40f2:	47 95       	ror	r20
    40f4:	37 95       	ror	r19
    40f6:	27 95       	ror	r18
    40f8:	8a 95       	dec	r24
    40fa:	d2 f7       	brpl	.-12     	; 0x40f0 <__fixsfsi+0x60>
    40fc:	66 23       	and	r22, r22
    40fe:	b1 f0       	breq	.+44     	; 0x412c <__fixsfsi+0x9c>
    4100:	50 95       	com	r21
    4102:	40 95       	com	r20
    4104:	30 95       	com	r19
    4106:	21 95       	neg	r18
    4108:	3f 4f       	sbci	r19, 0xFF	; 255
    410a:	4f 4f       	sbci	r20, 0xFF	; 255
    410c:	5f 4f       	sbci	r21, 0xFF	; 255
    410e:	0e c0       	rjmp	.+28     	; 0x412c <__fixsfsi+0x9c>
    4110:	20 e0       	ldi	r18, 0x00	; 0
    4112:	30 e0       	ldi	r19, 0x00	; 0
    4114:	40 e0       	ldi	r20, 0x00	; 0
    4116:	50 e0       	ldi	r21, 0x00	; 0
    4118:	09 c0       	rjmp	.+18     	; 0x412c <__fixsfsi+0x9c>
    411a:	2f ef       	ldi	r18, 0xFF	; 255
    411c:	3f ef       	ldi	r19, 0xFF	; 255
    411e:	4f ef       	ldi	r20, 0xFF	; 255
    4120:	5f e7       	ldi	r21, 0x7F	; 127
    4122:	04 c0       	rjmp	.+8      	; 0x412c <__fixsfsi+0x9c>
    4124:	20 e0       	ldi	r18, 0x00	; 0
    4126:	30 e0       	ldi	r19, 0x00	; 0
    4128:	40 e0       	ldi	r20, 0x00	; 0
    412a:	50 e8       	ldi	r21, 0x80	; 128
    412c:	b9 01       	movw	r22, r18
    412e:	ca 01       	movw	r24, r20
    4130:	2c 96       	adiw	r28, 0x0c	; 12
    4132:	e2 e0       	ldi	r30, 0x02	; 2
    4134:	0c 94 aa 22 	jmp	0x4554	; 0x4554 <__epilogue_restores__+0x20>

00004138 <__clzsi2>:
    4138:	ef 92       	push	r14
    413a:	ff 92       	push	r15
    413c:	0f 93       	push	r16
    413e:	1f 93       	push	r17
    4140:	7b 01       	movw	r14, r22
    4142:	8c 01       	movw	r16, r24
    4144:	80 e0       	ldi	r24, 0x00	; 0
    4146:	e8 16       	cp	r14, r24
    4148:	80 e0       	ldi	r24, 0x00	; 0
    414a:	f8 06       	cpc	r15, r24
    414c:	81 e0       	ldi	r24, 0x01	; 1
    414e:	08 07       	cpc	r16, r24
    4150:	80 e0       	ldi	r24, 0x00	; 0
    4152:	18 07       	cpc	r17, r24
    4154:	88 f4       	brcc	.+34     	; 0x4178 <__clzsi2+0x40>
    4156:	8f ef       	ldi	r24, 0xFF	; 255
    4158:	e8 16       	cp	r14, r24
    415a:	f1 04       	cpc	r15, r1
    415c:	01 05       	cpc	r16, r1
    415e:	11 05       	cpc	r17, r1
    4160:	31 f0       	breq	.+12     	; 0x416e <__clzsi2+0x36>
    4162:	28 f0       	brcs	.+10     	; 0x416e <__clzsi2+0x36>
    4164:	88 e0       	ldi	r24, 0x08	; 8
    4166:	90 e0       	ldi	r25, 0x00	; 0
    4168:	a0 e0       	ldi	r26, 0x00	; 0
    416a:	b0 e0       	ldi	r27, 0x00	; 0
    416c:	17 c0       	rjmp	.+46     	; 0x419c <__clzsi2+0x64>
    416e:	80 e0       	ldi	r24, 0x00	; 0
    4170:	90 e0       	ldi	r25, 0x00	; 0
    4172:	a0 e0       	ldi	r26, 0x00	; 0
    4174:	b0 e0       	ldi	r27, 0x00	; 0
    4176:	12 c0       	rjmp	.+36     	; 0x419c <__clzsi2+0x64>
    4178:	80 e0       	ldi	r24, 0x00	; 0
    417a:	e8 16       	cp	r14, r24
    417c:	80 e0       	ldi	r24, 0x00	; 0
    417e:	f8 06       	cpc	r15, r24
    4180:	80 e0       	ldi	r24, 0x00	; 0
    4182:	08 07       	cpc	r16, r24
    4184:	81 e0       	ldi	r24, 0x01	; 1
    4186:	18 07       	cpc	r17, r24
    4188:	28 f0       	brcs	.+10     	; 0x4194 <__clzsi2+0x5c>
    418a:	88 e1       	ldi	r24, 0x18	; 24
    418c:	90 e0       	ldi	r25, 0x00	; 0
    418e:	a0 e0       	ldi	r26, 0x00	; 0
    4190:	b0 e0       	ldi	r27, 0x00	; 0
    4192:	04 c0       	rjmp	.+8      	; 0x419c <__clzsi2+0x64>
    4194:	80 e1       	ldi	r24, 0x10	; 16
    4196:	90 e0       	ldi	r25, 0x00	; 0
    4198:	a0 e0       	ldi	r26, 0x00	; 0
    419a:	b0 e0       	ldi	r27, 0x00	; 0
    419c:	20 e2       	ldi	r18, 0x20	; 32
    419e:	30 e0       	ldi	r19, 0x00	; 0
    41a0:	40 e0       	ldi	r20, 0x00	; 0
    41a2:	50 e0       	ldi	r21, 0x00	; 0
    41a4:	28 1b       	sub	r18, r24
    41a6:	39 0b       	sbc	r19, r25
    41a8:	4a 0b       	sbc	r20, r26
    41aa:	5b 0b       	sbc	r21, r27
    41ac:	04 c0       	rjmp	.+8      	; 0x41b6 <__clzsi2+0x7e>
    41ae:	16 95       	lsr	r17
    41b0:	07 95       	ror	r16
    41b2:	f7 94       	ror	r15
    41b4:	e7 94       	ror	r14
    41b6:	8a 95       	dec	r24
    41b8:	d2 f7       	brpl	.-12     	; 0x41ae <__clzsi2+0x76>
    41ba:	f7 01       	movw	r30, r14
    41bc:	e1 5e       	subi	r30, 0xE1	; 225
    41be:	fd 4f       	sbci	r31, 0xFD	; 253
    41c0:	80 81       	ld	r24, Z
    41c2:	28 1b       	sub	r18, r24
    41c4:	31 09       	sbc	r19, r1
    41c6:	41 09       	sbc	r20, r1
    41c8:	51 09       	sbc	r21, r1
    41ca:	c9 01       	movw	r24, r18
    41cc:	1f 91       	pop	r17
    41ce:	0f 91       	pop	r16
    41d0:	ff 90       	pop	r15
    41d2:	ef 90       	pop	r14
    41d4:	08 95       	ret

000041d6 <__pack_f>:
    41d6:	df 92       	push	r13
    41d8:	ef 92       	push	r14
    41da:	ff 92       	push	r15
    41dc:	0f 93       	push	r16
    41de:	1f 93       	push	r17
    41e0:	fc 01       	movw	r30, r24
    41e2:	e4 80       	ldd	r14, Z+4	; 0x04
    41e4:	f5 80       	ldd	r15, Z+5	; 0x05
    41e6:	06 81       	ldd	r16, Z+6	; 0x06
    41e8:	17 81       	ldd	r17, Z+7	; 0x07
    41ea:	d1 80       	ldd	r13, Z+1	; 0x01
    41ec:	80 81       	ld	r24, Z
    41ee:	82 30       	cpi	r24, 0x02	; 2
    41f0:	48 f4       	brcc	.+18     	; 0x4204 <__pack_f+0x2e>
    41f2:	80 e0       	ldi	r24, 0x00	; 0
    41f4:	90 e0       	ldi	r25, 0x00	; 0
    41f6:	a0 e1       	ldi	r26, 0x10	; 16
    41f8:	b0 e0       	ldi	r27, 0x00	; 0
    41fa:	e8 2a       	or	r14, r24
    41fc:	f9 2a       	or	r15, r25
    41fe:	0a 2b       	or	r16, r26
    4200:	1b 2b       	or	r17, r27
    4202:	a5 c0       	rjmp	.+330    	; 0x434e <__pack_f+0x178>
    4204:	84 30       	cpi	r24, 0x04	; 4
    4206:	09 f4       	brne	.+2      	; 0x420a <__pack_f+0x34>
    4208:	9f c0       	rjmp	.+318    	; 0x4348 <__pack_f+0x172>
    420a:	82 30       	cpi	r24, 0x02	; 2
    420c:	21 f4       	brne	.+8      	; 0x4216 <__pack_f+0x40>
    420e:	ee 24       	eor	r14, r14
    4210:	ff 24       	eor	r15, r15
    4212:	87 01       	movw	r16, r14
    4214:	05 c0       	rjmp	.+10     	; 0x4220 <__pack_f+0x4a>
    4216:	e1 14       	cp	r14, r1
    4218:	f1 04       	cpc	r15, r1
    421a:	01 05       	cpc	r16, r1
    421c:	11 05       	cpc	r17, r1
    421e:	19 f4       	brne	.+6      	; 0x4226 <__pack_f+0x50>
    4220:	e0 e0       	ldi	r30, 0x00	; 0
    4222:	f0 e0       	ldi	r31, 0x00	; 0
    4224:	96 c0       	rjmp	.+300    	; 0x4352 <__pack_f+0x17c>
    4226:	62 81       	ldd	r22, Z+2	; 0x02
    4228:	73 81       	ldd	r23, Z+3	; 0x03
    422a:	9f ef       	ldi	r25, 0xFF	; 255
    422c:	62 38       	cpi	r22, 0x82	; 130
    422e:	79 07       	cpc	r23, r25
    4230:	0c f0       	brlt	.+2      	; 0x4234 <__pack_f+0x5e>
    4232:	5b c0       	rjmp	.+182    	; 0x42ea <__pack_f+0x114>
    4234:	22 e8       	ldi	r18, 0x82	; 130
    4236:	3f ef       	ldi	r19, 0xFF	; 255
    4238:	26 1b       	sub	r18, r22
    423a:	37 0b       	sbc	r19, r23
    423c:	2a 31       	cpi	r18, 0x1A	; 26
    423e:	31 05       	cpc	r19, r1
    4240:	2c f0       	brlt	.+10     	; 0x424c <__pack_f+0x76>
    4242:	20 e0       	ldi	r18, 0x00	; 0
    4244:	30 e0       	ldi	r19, 0x00	; 0
    4246:	40 e0       	ldi	r20, 0x00	; 0
    4248:	50 e0       	ldi	r21, 0x00	; 0
    424a:	2a c0       	rjmp	.+84     	; 0x42a0 <__pack_f+0xca>
    424c:	b8 01       	movw	r22, r16
    424e:	a7 01       	movw	r20, r14
    4250:	02 2e       	mov	r0, r18
    4252:	04 c0       	rjmp	.+8      	; 0x425c <__pack_f+0x86>
    4254:	76 95       	lsr	r23
    4256:	67 95       	ror	r22
    4258:	57 95       	ror	r21
    425a:	47 95       	ror	r20
    425c:	0a 94       	dec	r0
    425e:	d2 f7       	brpl	.-12     	; 0x4254 <__pack_f+0x7e>
    4260:	81 e0       	ldi	r24, 0x01	; 1
    4262:	90 e0       	ldi	r25, 0x00	; 0
    4264:	a0 e0       	ldi	r26, 0x00	; 0
    4266:	b0 e0       	ldi	r27, 0x00	; 0
    4268:	04 c0       	rjmp	.+8      	; 0x4272 <__pack_f+0x9c>
    426a:	88 0f       	add	r24, r24
    426c:	99 1f       	adc	r25, r25
    426e:	aa 1f       	adc	r26, r26
    4270:	bb 1f       	adc	r27, r27
    4272:	2a 95       	dec	r18
    4274:	d2 f7       	brpl	.-12     	; 0x426a <__pack_f+0x94>
    4276:	01 97       	sbiw	r24, 0x01	; 1
    4278:	a1 09       	sbc	r26, r1
    427a:	b1 09       	sbc	r27, r1
    427c:	8e 21       	and	r24, r14
    427e:	9f 21       	and	r25, r15
    4280:	a0 23       	and	r26, r16
    4282:	b1 23       	and	r27, r17
    4284:	00 97       	sbiw	r24, 0x00	; 0
    4286:	a1 05       	cpc	r26, r1
    4288:	b1 05       	cpc	r27, r1
    428a:	21 f0       	breq	.+8      	; 0x4294 <__pack_f+0xbe>
    428c:	81 e0       	ldi	r24, 0x01	; 1
    428e:	90 e0       	ldi	r25, 0x00	; 0
    4290:	a0 e0       	ldi	r26, 0x00	; 0
    4292:	b0 e0       	ldi	r27, 0x00	; 0
    4294:	9a 01       	movw	r18, r20
    4296:	ab 01       	movw	r20, r22
    4298:	28 2b       	or	r18, r24
    429a:	39 2b       	or	r19, r25
    429c:	4a 2b       	or	r20, r26
    429e:	5b 2b       	or	r21, r27
    42a0:	da 01       	movw	r26, r20
    42a2:	c9 01       	movw	r24, r18
    42a4:	8f 77       	andi	r24, 0x7F	; 127
    42a6:	90 70       	andi	r25, 0x00	; 0
    42a8:	a0 70       	andi	r26, 0x00	; 0
    42aa:	b0 70       	andi	r27, 0x00	; 0
    42ac:	80 34       	cpi	r24, 0x40	; 64
    42ae:	91 05       	cpc	r25, r1
    42b0:	a1 05       	cpc	r26, r1
    42b2:	b1 05       	cpc	r27, r1
    42b4:	39 f4       	brne	.+14     	; 0x42c4 <__pack_f+0xee>
    42b6:	27 ff       	sbrs	r18, 7
    42b8:	09 c0       	rjmp	.+18     	; 0x42cc <__pack_f+0xf6>
    42ba:	20 5c       	subi	r18, 0xC0	; 192
    42bc:	3f 4f       	sbci	r19, 0xFF	; 255
    42be:	4f 4f       	sbci	r20, 0xFF	; 255
    42c0:	5f 4f       	sbci	r21, 0xFF	; 255
    42c2:	04 c0       	rjmp	.+8      	; 0x42cc <__pack_f+0xf6>
    42c4:	21 5c       	subi	r18, 0xC1	; 193
    42c6:	3f 4f       	sbci	r19, 0xFF	; 255
    42c8:	4f 4f       	sbci	r20, 0xFF	; 255
    42ca:	5f 4f       	sbci	r21, 0xFF	; 255
    42cc:	e0 e0       	ldi	r30, 0x00	; 0
    42ce:	f0 e0       	ldi	r31, 0x00	; 0
    42d0:	20 30       	cpi	r18, 0x00	; 0
    42d2:	a0 e0       	ldi	r26, 0x00	; 0
    42d4:	3a 07       	cpc	r19, r26
    42d6:	a0 e0       	ldi	r26, 0x00	; 0
    42d8:	4a 07       	cpc	r20, r26
    42da:	a0 e4       	ldi	r26, 0x40	; 64
    42dc:	5a 07       	cpc	r21, r26
    42de:	10 f0       	brcs	.+4      	; 0x42e4 <__pack_f+0x10e>
    42e0:	e1 e0       	ldi	r30, 0x01	; 1
    42e2:	f0 e0       	ldi	r31, 0x00	; 0
    42e4:	79 01       	movw	r14, r18
    42e6:	8a 01       	movw	r16, r20
    42e8:	27 c0       	rjmp	.+78     	; 0x4338 <__pack_f+0x162>
    42ea:	60 38       	cpi	r22, 0x80	; 128
    42ec:	71 05       	cpc	r23, r1
    42ee:	64 f5       	brge	.+88     	; 0x4348 <__pack_f+0x172>
    42f0:	fb 01       	movw	r30, r22
    42f2:	e1 58       	subi	r30, 0x81	; 129
    42f4:	ff 4f       	sbci	r31, 0xFF	; 255
    42f6:	d8 01       	movw	r26, r16
    42f8:	c7 01       	movw	r24, r14
    42fa:	8f 77       	andi	r24, 0x7F	; 127
    42fc:	90 70       	andi	r25, 0x00	; 0
    42fe:	a0 70       	andi	r26, 0x00	; 0
    4300:	b0 70       	andi	r27, 0x00	; 0
    4302:	80 34       	cpi	r24, 0x40	; 64
    4304:	91 05       	cpc	r25, r1
    4306:	a1 05       	cpc	r26, r1
    4308:	b1 05       	cpc	r27, r1
    430a:	39 f4       	brne	.+14     	; 0x431a <__pack_f+0x144>
    430c:	e7 fe       	sbrs	r14, 7
    430e:	0d c0       	rjmp	.+26     	; 0x432a <__pack_f+0x154>
    4310:	80 e4       	ldi	r24, 0x40	; 64
    4312:	90 e0       	ldi	r25, 0x00	; 0
    4314:	a0 e0       	ldi	r26, 0x00	; 0
    4316:	b0 e0       	ldi	r27, 0x00	; 0
    4318:	04 c0       	rjmp	.+8      	; 0x4322 <__pack_f+0x14c>
    431a:	8f e3       	ldi	r24, 0x3F	; 63
    431c:	90 e0       	ldi	r25, 0x00	; 0
    431e:	a0 e0       	ldi	r26, 0x00	; 0
    4320:	b0 e0       	ldi	r27, 0x00	; 0
    4322:	e8 0e       	add	r14, r24
    4324:	f9 1e       	adc	r15, r25
    4326:	0a 1f       	adc	r16, r26
    4328:	1b 1f       	adc	r17, r27
    432a:	17 ff       	sbrs	r17, 7
    432c:	05 c0       	rjmp	.+10     	; 0x4338 <__pack_f+0x162>
    432e:	16 95       	lsr	r17
    4330:	07 95       	ror	r16
    4332:	f7 94       	ror	r15
    4334:	e7 94       	ror	r14
    4336:	31 96       	adiw	r30, 0x01	; 1
    4338:	87 e0       	ldi	r24, 0x07	; 7
    433a:	16 95       	lsr	r17
    433c:	07 95       	ror	r16
    433e:	f7 94       	ror	r15
    4340:	e7 94       	ror	r14
    4342:	8a 95       	dec	r24
    4344:	d1 f7       	brne	.-12     	; 0x433a <__pack_f+0x164>
    4346:	05 c0       	rjmp	.+10     	; 0x4352 <__pack_f+0x17c>
    4348:	ee 24       	eor	r14, r14
    434a:	ff 24       	eor	r15, r15
    434c:	87 01       	movw	r16, r14
    434e:	ef ef       	ldi	r30, 0xFF	; 255
    4350:	f0 e0       	ldi	r31, 0x00	; 0
    4352:	6e 2f       	mov	r22, r30
    4354:	67 95       	ror	r22
    4356:	66 27       	eor	r22, r22
    4358:	67 95       	ror	r22
    435a:	90 2f       	mov	r25, r16
    435c:	9f 77       	andi	r25, 0x7F	; 127
    435e:	d7 94       	ror	r13
    4360:	dd 24       	eor	r13, r13
    4362:	d7 94       	ror	r13
    4364:	8e 2f       	mov	r24, r30
    4366:	86 95       	lsr	r24
    4368:	49 2f       	mov	r20, r25
    436a:	46 2b       	or	r20, r22
    436c:	58 2f       	mov	r21, r24
    436e:	5d 29       	or	r21, r13
    4370:	b7 01       	movw	r22, r14
    4372:	ca 01       	movw	r24, r20
    4374:	1f 91       	pop	r17
    4376:	0f 91       	pop	r16
    4378:	ff 90       	pop	r15
    437a:	ef 90       	pop	r14
    437c:	df 90       	pop	r13
    437e:	08 95       	ret

00004380 <__unpack_f>:
    4380:	fc 01       	movw	r30, r24
    4382:	db 01       	movw	r26, r22
    4384:	40 81       	ld	r20, Z
    4386:	51 81       	ldd	r21, Z+1	; 0x01
    4388:	22 81       	ldd	r18, Z+2	; 0x02
    438a:	62 2f       	mov	r22, r18
    438c:	6f 77       	andi	r22, 0x7F	; 127
    438e:	70 e0       	ldi	r23, 0x00	; 0
    4390:	22 1f       	adc	r18, r18
    4392:	22 27       	eor	r18, r18
    4394:	22 1f       	adc	r18, r18
    4396:	93 81       	ldd	r25, Z+3	; 0x03
    4398:	89 2f       	mov	r24, r25
    439a:	88 0f       	add	r24, r24
    439c:	82 2b       	or	r24, r18
    439e:	28 2f       	mov	r18, r24
    43a0:	30 e0       	ldi	r19, 0x00	; 0
    43a2:	99 1f       	adc	r25, r25
    43a4:	99 27       	eor	r25, r25
    43a6:	99 1f       	adc	r25, r25
    43a8:	11 96       	adiw	r26, 0x01	; 1
    43aa:	9c 93       	st	X, r25
    43ac:	11 97       	sbiw	r26, 0x01	; 1
    43ae:	21 15       	cp	r18, r1
    43b0:	31 05       	cpc	r19, r1
    43b2:	a9 f5       	brne	.+106    	; 0x441e <__unpack_f+0x9e>
    43b4:	41 15       	cp	r20, r1
    43b6:	51 05       	cpc	r21, r1
    43b8:	61 05       	cpc	r22, r1
    43ba:	71 05       	cpc	r23, r1
    43bc:	11 f4       	brne	.+4      	; 0x43c2 <__unpack_f+0x42>
    43be:	82 e0       	ldi	r24, 0x02	; 2
    43c0:	37 c0       	rjmp	.+110    	; 0x4430 <__unpack_f+0xb0>
    43c2:	82 e8       	ldi	r24, 0x82	; 130
    43c4:	9f ef       	ldi	r25, 0xFF	; 255
    43c6:	13 96       	adiw	r26, 0x03	; 3
    43c8:	9c 93       	st	X, r25
    43ca:	8e 93       	st	-X, r24
    43cc:	12 97       	sbiw	r26, 0x02	; 2
    43ce:	9a 01       	movw	r18, r20
    43d0:	ab 01       	movw	r20, r22
    43d2:	67 e0       	ldi	r22, 0x07	; 7
    43d4:	22 0f       	add	r18, r18
    43d6:	33 1f       	adc	r19, r19
    43d8:	44 1f       	adc	r20, r20
    43da:	55 1f       	adc	r21, r21
    43dc:	6a 95       	dec	r22
    43de:	d1 f7       	brne	.-12     	; 0x43d4 <__unpack_f+0x54>
    43e0:	83 e0       	ldi	r24, 0x03	; 3
    43e2:	8c 93       	st	X, r24
    43e4:	0d c0       	rjmp	.+26     	; 0x4400 <__unpack_f+0x80>
    43e6:	22 0f       	add	r18, r18
    43e8:	33 1f       	adc	r19, r19
    43ea:	44 1f       	adc	r20, r20
    43ec:	55 1f       	adc	r21, r21
    43ee:	12 96       	adiw	r26, 0x02	; 2
    43f0:	8d 91       	ld	r24, X+
    43f2:	9c 91       	ld	r25, X
    43f4:	13 97       	sbiw	r26, 0x03	; 3
    43f6:	01 97       	sbiw	r24, 0x01	; 1
    43f8:	13 96       	adiw	r26, 0x03	; 3
    43fa:	9c 93       	st	X, r25
    43fc:	8e 93       	st	-X, r24
    43fe:	12 97       	sbiw	r26, 0x02	; 2
    4400:	20 30       	cpi	r18, 0x00	; 0
    4402:	80 e0       	ldi	r24, 0x00	; 0
    4404:	38 07       	cpc	r19, r24
    4406:	80 e0       	ldi	r24, 0x00	; 0
    4408:	48 07       	cpc	r20, r24
    440a:	80 e4       	ldi	r24, 0x40	; 64
    440c:	58 07       	cpc	r21, r24
    440e:	58 f3       	brcs	.-42     	; 0x43e6 <__unpack_f+0x66>
    4410:	14 96       	adiw	r26, 0x04	; 4
    4412:	2d 93       	st	X+, r18
    4414:	3d 93       	st	X+, r19
    4416:	4d 93       	st	X+, r20
    4418:	5c 93       	st	X, r21
    441a:	17 97       	sbiw	r26, 0x07	; 7
    441c:	08 95       	ret
    441e:	2f 3f       	cpi	r18, 0xFF	; 255
    4420:	31 05       	cpc	r19, r1
    4422:	79 f4       	brne	.+30     	; 0x4442 <__unpack_f+0xc2>
    4424:	41 15       	cp	r20, r1
    4426:	51 05       	cpc	r21, r1
    4428:	61 05       	cpc	r22, r1
    442a:	71 05       	cpc	r23, r1
    442c:	19 f4       	brne	.+6      	; 0x4434 <__unpack_f+0xb4>
    442e:	84 e0       	ldi	r24, 0x04	; 4
    4430:	8c 93       	st	X, r24
    4432:	08 95       	ret
    4434:	64 ff       	sbrs	r22, 4
    4436:	03 c0       	rjmp	.+6      	; 0x443e <__unpack_f+0xbe>
    4438:	81 e0       	ldi	r24, 0x01	; 1
    443a:	8c 93       	st	X, r24
    443c:	12 c0       	rjmp	.+36     	; 0x4462 <__unpack_f+0xe2>
    443e:	1c 92       	st	X, r1
    4440:	10 c0       	rjmp	.+32     	; 0x4462 <__unpack_f+0xe2>
    4442:	2f 57       	subi	r18, 0x7F	; 127
    4444:	30 40       	sbci	r19, 0x00	; 0
    4446:	13 96       	adiw	r26, 0x03	; 3
    4448:	3c 93       	st	X, r19
    444a:	2e 93       	st	-X, r18
    444c:	12 97       	sbiw	r26, 0x02	; 2
    444e:	83 e0       	ldi	r24, 0x03	; 3
    4450:	8c 93       	st	X, r24
    4452:	87 e0       	ldi	r24, 0x07	; 7
    4454:	44 0f       	add	r20, r20
    4456:	55 1f       	adc	r21, r21
    4458:	66 1f       	adc	r22, r22
    445a:	77 1f       	adc	r23, r23
    445c:	8a 95       	dec	r24
    445e:	d1 f7       	brne	.-12     	; 0x4454 <__unpack_f+0xd4>
    4460:	70 64       	ori	r23, 0x40	; 64
    4462:	14 96       	adiw	r26, 0x04	; 4
    4464:	4d 93       	st	X+, r20
    4466:	5d 93       	st	X+, r21
    4468:	6d 93       	st	X+, r22
    446a:	7c 93       	st	X, r23
    446c:	17 97       	sbiw	r26, 0x07	; 7
    446e:	08 95       	ret

00004470 <__mulsi3>:
    4470:	62 9f       	mul	r22, r18
    4472:	d0 01       	movw	r26, r0
    4474:	73 9f       	mul	r23, r19
    4476:	f0 01       	movw	r30, r0
    4478:	82 9f       	mul	r24, r18
    447a:	e0 0d       	add	r30, r0
    447c:	f1 1d       	adc	r31, r1
    447e:	64 9f       	mul	r22, r20
    4480:	e0 0d       	add	r30, r0
    4482:	f1 1d       	adc	r31, r1
    4484:	92 9f       	mul	r25, r18
    4486:	f0 0d       	add	r31, r0
    4488:	83 9f       	mul	r24, r19
    448a:	f0 0d       	add	r31, r0
    448c:	74 9f       	mul	r23, r20
    448e:	f0 0d       	add	r31, r0
    4490:	65 9f       	mul	r22, r21
    4492:	f0 0d       	add	r31, r0
    4494:	99 27       	eor	r25, r25
    4496:	72 9f       	mul	r23, r18
    4498:	b0 0d       	add	r27, r0
    449a:	e1 1d       	adc	r30, r1
    449c:	f9 1f       	adc	r31, r25
    449e:	63 9f       	mul	r22, r19
    44a0:	b0 0d       	add	r27, r0
    44a2:	e1 1d       	adc	r30, r1
    44a4:	f9 1f       	adc	r31, r25
    44a6:	bd 01       	movw	r22, r26
    44a8:	cf 01       	movw	r24, r30
    44aa:	11 24       	eor	r1, r1
    44ac:	08 95       	ret

000044ae <__udivmodhi4>:
    44ae:	aa 1b       	sub	r26, r26
    44b0:	bb 1b       	sub	r27, r27
    44b2:	51 e1       	ldi	r21, 0x11	; 17
    44b4:	07 c0       	rjmp	.+14     	; 0x44c4 <__udivmodhi4_ep>

000044b6 <__udivmodhi4_loop>:
    44b6:	aa 1f       	adc	r26, r26
    44b8:	bb 1f       	adc	r27, r27
    44ba:	a6 17       	cp	r26, r22
    44bc:	b7 07       	cpc	r27, r23
    44be:	10 f0       	brcs	.+4      	; 0x44c4 <__udivmodhi4_ep>
    44c0:	a6 1b       	sub	r26, r22
    44c2:	b7 0b       	sbc	r27, r23

000044c4 <__udivmodhi4_ep>:
    44c4:	88 1f       	adc	r24, r24
    44c6:	99 1f       	adc	r25, r25
    44c8:	5a 95       	dec	r21
    44ca:	a9 f7       	brne	.-22     	; 0x44b6 <__udivmodhi4_loop>
    44cc:	80 95       	com	r24
    44ce:	90 95       	com	r25
    44d0:	bc 01       	movw	r22, r24
    44d2:	cd 01       	movw	r24, r26
    44d4:	08 95       	ret

000044d6 <__divmodhi4>:
    44d6:	97 fb       	bst	r25, 7
    44d8:	09 2e       	mov	r0, r25
    44da:	07 26       	eor	r0, r23
    44dc:	0a d0       	rcall	.+20     	; 0x44f2 <__divmodhi4_neg1>
    44de:	77 fd       	sbrc	r23, 7
    44e0:	04 d0       	rcall	.+8      	; 0x44ea <__divmodhi4_neg2>
    44e2:	e5 df       	rcall	.-54     	; 0x44ae <__udivmodhi4>
    44e4:	06 d0       	rcall	.+12     	; 0x44f2 <__divmodhi4_neg1>
    44e6:	00 20       	and	r0, r0
    44e8:	1a f4       	brpl	.+6      	; 0x44f0 <__divmodhi4_exit>

000044ea <__divmodhi4_neg2>:
    44ea:	70 95       	com	r23
    44ec:	61 95       	neg	r22
    44ee:	7f 4f       	sbci	r23, 0xFF	; 255

000044f0 <__divmodhi4_exit>:
    44f0:	08 95       	ret

000044f2 <__divmodhi4_neg1>:
    44f2:	f6 f7       	brtc	.-4      	; 0x44f0 <__divmodhi4_exit>
    44f4:	90 95       	com	r25
    44f6:	81 95       	neg	r24
    44f8:	9f 4f       	sbci	r25, 0xFF	; 255
    44fa:	08 95       	ret

000044fc <__prologue_saves__>:
    44fc:	2f 92       	push	r2
    44fe:	3f 92       	push	r3
    4500:	4f 92       	push	r4
    4502:	5f 92       	push	r5
    4504:	6f 92       	push	r6
    4506:	7f 92       	push	r7
    4508:	8f 92       	push	r8
    450a:	9f 92       	push	r9
    450c:	af 92       	push	r10
    450e:	bf 92       	push	r11
    4510:	cf 92       	push	r12
    4512:	df 92       	push	r13
    4514:	ef 92       	push	r14
    4516:	ff 92       	push	r15
    4518:	0f 93       	push	r16
    451a:	1f 93       	push	r17
    451c:	cf 93       	push	r28
    451e:	df 93       	push	r29
    4520:	cd b7       	in	r28, 0x3d	; 61
    4522:	de b7       	in	r29, 0x3e	; 62
    4524:	ca 1b       	sub	r28, r26
    4526:	db 0b       	sbc	r29, r27
    4528:	0f b6       	in	r0, 0x3f	; 63
    452a:	f8 94       	cli
    452c:	de bf       	out	0x3e, r29	; 62
    452e:	0f be       	out	0x3f, r0	; 63
    4530:	cd bf       	out	0x3d, r28	; 61
    4532:	19 94       	eijmp

00004534 <__epilogue_restores__>:
    4534:	2a 88       	ldd	r2, Y+18	; 0x12
    4536:	39 88       	ldd	r3, Y+17	; 0x11
    4538:	48 88       	ldd	r4, Y+16	; 0x10
    453a:	5f 84       	ldd	r5, Y+15	; 0x0f
    453c:	6e 84       	ldd	r6, Y+14	; 0x0e
    453e:	7d 84       	ldd	r7, Y+13	; 0x0d
    4540:	8c 84       	ldd	r8, Y+12	; 0x0c
    4542:	9b 84       	ldd	r9, Y+11	; 0x0b
    4544:	aa 84       	ldd	r10, Y+10	; 0x0a
    4546:	b9 84       	ldd	r11, Y+9	; 0x09
    4548:	c8 84       	ldd	r12, Y+8	; 0x08
    454a:	df 80       	ldd	r13, Y+7	; 0x07
    454c:	ee 80       	ldd	r14, Y+6	; 0x06
    454e:	fd 80       	ldd	r15, Y+5	; 0x05
    4550:	0c 81       	ldd	r16, Y+4	; 0x04
    4552:	1b 81       	ldd	r17, Y+3	; 0x03
    4554:	aa 81       	ldd	r26, Y+2	; 0x02
    4556:	b9 81       	ldd	r27, Y+1	; 0x01
    4558:	ce 0f       	add	r28, r30
    455a:	d1 1d       	adc	r29, r1
    455c:	0f b6       	in	r0, 0x3f	; 63
    455e:	f8 94       	cli
    4560:	de bf       	out	0x3e, r29	; 62
    4562:	0f be       	out	0x3f, r0	; 63
    4564:	cd bf       	out	0x3d, r28	; 61
    4566:	ed 01       	movw	r28, r26
    4568:	08 95       	ret

0000456a <do_rand>:
    456a:	af 92       	push	r10
    456c:	bf 92       	push	r11
    456e:	cf 92       	push	r12
    4570:	df 92       	push	r13
    4572:	ef 92       	push	r14
    4574:	ff 92       	push	r15
    4576:	0f 93       	push	r16
    4578:	1f 93       	push	r17
    457a:	cf 93       	push	r28
    457c:	df 93       	push	r29
    457e:	ec 01       	movw	r28, r24
    4580:	a8 80       	ld	r10, Y
    4582:	b9 80       	ldd	r11, Y+1	; 0x01
    4584:	ca 80       	ldd	r12, Y+2	; 0x02
    4586:	db 80       	ldd	r13, Y+3	; 0x03
    4588:	a1 14       	cp	r10, r1
    458a:	b1 04       	cpc	r11, r1
    458c:	c1 04       	cpc	r12, r1
    458e:	d1 04       	cpc	r13, r1
    4590:	41 f4       	brne	.+16     	; 0x45a2 <do_rand+0x38>
    4592:	84 e2       	ldi	r24, 0x24	; 36
    4594:	a8 2e       	mov	r10, r24
    4596:	89 ed       	ldi	r24, 0xD9	; 217
    4598:	b8 2e       	mov	r11, r24
    459a:	8b e5       	ldi	r24, 0x5B	; 91
    459c:	c8 2e       	mov	r12, r24
    459e:	87 e0       	ldi	r24, 0x07	; 7
    45a0:	d8 2e       	mov	r13, r24
    45a2:	c6 01       	movw	r24, r12
    45a4:	b5 01       	movw	r22, r10
    45a6:	2d e1       	ldi	r18, 0x1D	; 29
    45a8:	33 ef       	ldi	r19, 0xF3	; 243
    45aa:	41 e0       	ldi	r20, 0x01	; 1
    45ac:	50 e0       	ldi	r21, 0x00	; 0
    45ae:	0e 94 5c 25 	call	0x4ab8	; 0x4ab8 <__divmodsi4>
    45b2:	27 ea       	ldi	r18, 0xA7	; 167
    45b4:	31 e4       	ldi	r19, 0x41	; 65
    45b6:	40 e0       	ldi	r20, 0x00	; 0
    45b8:	50 e0       	ldi	r21, 0x00	; 0
    45ba:	0e 94 38 22 	call	0x4470	; 0x4470 <__mulsi3>
    45be:	7b 01       	movw	r14, r22
    45c0:	8c 01       	movw	r16, r24
    45c2:	c6 01       	movw	r24, r12
    45c4:	b5 01       	movw	r22, r10
    45c6:	2d e1       	ldi	r18, 0x1D	; 29
    45c8:	33 ef       	ldi	r19, 0xF3	; 243
    45ca:	41 e0       	ldi	r20, 0x01	; 1
    45cc:	50 e0       	ldi	r21, 0x00	; 0
    45ce:	0e 94 5c 25 	call	0x4ab8	; 0x4ab8 <__divmodsi4>
    45d2:	ca 01       	movw	r24, r20
    45d4:	b9 01       	movw	r22, r18
    45d6:	2c ee       	ldi	r18, 0xEC	; 236
    45d8:	34 ef       	ldi	r19, 0xF4	; 244
    45da:	4f ef       	ldi	r20, 0xFF	; 255
    45dc:	5f ef       	ldi	r21, 0xFF	; 255
    45de:	0e 94 38 22 	call	0x4470	; 0x4470 <__mulsi3>
    45e2:	6e 0d       	add	r22, r14
    45e4:	7f 1d       	adc	r23, r15
    45e6:	80 1f       	adc	r24, r16
    45e8:	91 1f       	adc	r25, r17
    45ea:	97 ff       	sbrs	r25, 7
    45ec:	04 c0       	rjmp	.+8      	; 0x45f6 <do_rand+0x8c>
    45ee:	61 50       	subi	r22, 0x01	; 1
    45f0:	70 40       	sbci	r23, 0x00	; 0
    45f2:	80 40       	sbci	r24, 0x00	; 0
    45f4:	90 48       	sbci	r25, 0x80	; 128
    45f6:	68 83       	st	Y, r22
    45f8:	79 83       	std	Y+1, r23	; 0x01
    45fa:	8a 83       	std	Y+2, r24	; 0x02
    45fc:	9b 83       	std	Y+3, r25	; 0x03
    45fe:	9b 01       	movw	r18, r22
    4600:	3f 77       	andi	r19, 0x7F	; 127
    4602:	c9 01       	movw	r24, r18
    4604:	df 91       	pop	r29
    4606:	cf 91       	pop	r28
    4608:	1f 91       	pop	r17
    460a:	0f 91       	pop	r16
    460c:	ff 90       	pop	r15
    460e:	ef 90       	pop	r14
    4610:	df 90       	pop	r13
    4612:	cf 90       	pop	r12
    4614:	bf 90       	pop	r11
    4616:	af 90       	pop	r10
    4618:	08 95       	ret

0000461a <rand_r>:
    461a:	0e 94 b5 22 	call	0x456a	; 0x456a <do_rand>
    461e:	08 95       	ret

00004620 <rand>:
    4620:	8f e1       	ldi	r24, 0x1F	; 31
    4622:	93 e0       	ldi	r25, 0x03	; 3
    4624:	0e 94 b5 22 	call	0x456a	; 0x456a <do_rand>
    4628:	08 95       	ret

0000462a <srand>:
    462a:	a0 e0       	ldi	r26, 0x00	; 0
    462c:	b0 e0       	ldi	r27, 0x00	; 0
    462e:	80 93 1f 03 	sts	0x031F, r24
    4632:	90 93 20 03 	sts	0x0320, r25
    4636:	a0 93 21 03 	sts	0x0321, r26
    463a:	b0 93 22 03 	sts	0x0322, r27
    463e:	08 95       	ret
    4640:	f5 d0       	rcall	.+490    	; 0x482c <__fp_pscA>
    4642:	58 f0       	brcs	.+22     	; 0x465a <srand+0x30>
    4644:	80 e8       	ldi	r24, 0x80	; 128
    4646:	91 e0       	ldi	r25, 0x01	; 1
    4648:	09 f4       	brne	.+2      	; 0x464c <srand+0x22>
    464a:	9e ef       	ldi	r25, 0xFE	; 254
    464c:	f6 d0       	rcall	.+492    	; 0x483a <__fp_pscB>
    464e:	28 f0       	brcs	.+10     	; 0x465a <srand+0x30>
    4650:	40 e8       	ldi	r20, 0x80	; 128
    4652:	51 e0       	ldi	r21, 0x01	; 1
    4654:	59 f4       	brne	.+22     	; 0x466c <atan2+0xe>
    4656:	5e ef       	ldi	r21, 0xFE	; 254
    4658:	09 c0       	rjmp	.+18     	; 0x466c <atan2+0xe>
    465a:	c0 c0       	rjmp	.+384    	; 0x47dc <__fp_nan>
    465c:	28 c1       	rjmp	.+592    	; 0x48ae <__fp_zero>

0000465e <atan2>:
    465e:	e9 2f       	mov	r30, r25
    4660:	e0 78       	andi	r30, 0x80	; 128
    4662:	03 d1       	rcall	.+518    	; 0x486a <__fp_split3>
    4664:	68 f3       	brcs	.-38     	; 0x4640 <srand+0x16>
    4666:	09 2e       	mov	r0, r25
    4668:	05 2a       	or	r0, r21
    466a:	c1 f3       	breq	.-16     	; 0x465c <srand+0x32>
    466c:	26 17       	cp	r18, r22
    466e:	37 07       	cpc	r19, r23
    4670:	48 07       	cpc	r20, r24
    4672:	59 07       	cpc	r21, r25
    4674:	38 f0       	brcs	.+14     	; 0x4684 <atan2+0x26>
    4676:	0e 2e       	mov	r0, r30
    4678:	07 f8       	bld	r0, 7
    467a:	e0 25       	eor	r30, r0
    467c:	69 f0       	breq	.+26     	; 0x4698 <atan2+0x3a>
    467e:	e0 25       	eor	r30, r0
    4680:	e0 64       	ori	r30, 0x40	; 64
    4682:	0a c0       	rjmp	.+20     	; 0x4698 <atan2+0x3a>
    4684:	ef 63       	ori	r30, 0x3F	; 63
    4686:	07 f8       	bld	r0, 7
    4688:	00 94       	com	r0
    468a:	07 fa       	bst	r0, 7
    468c:	db 01       	movw	r26, r22
    468e:	b9 01       	movw	r22, r18
    4690:	9d 01       	movw	r18, r26
    4692:	dc 01       	movw	r26, r24
    4694:	ca 01       	movw	r24, r20
    4696:	ad 01       	movw	r20, r26
    4698:	ef 93       	push	r30
    469a:	41 d0       	rcall	.+130    	; 0x471e <__divsf3_pse>
    469c:	d5 d0       	rcall	.+426    	; 0x4848 <__fp_round>
    469e:	0a d0       	rcall	.+20     	; 0x46b4 <atan>
    46a0:	5f 91       	pop	r21
    46a2:	55 23       	and	r21, r21
    46a4:	31 f0       	breq	.+12     	; 0x46b2 <atan2+0x54>
    46a6:	2b ed       	ldi	r18, 0xDB	; 219
    46a8:	3f e0       	ldi	r19, 0x0F	; 15
    46aa:	49 e4       	ldi	r20, 0x49	; 73
    46ac:	50 fd       	sbrc	r21, 0
    46ae:	49 ec       	ldi	r20, 0xC9	; 201
    46b0:	8d c1       	rjmp	.+794    	; 0x49cc <__addsf3>
    46b2:	08 95       	ret

000046b4 <atan>:
    46b4:	df 93       	push	r29
    46b6:	dd 27       	eor	r29, r29
    46b8:	b9 2f       	mov	r27, r25
    46ba:	bf 77       	andi	r27, 0x7F	; 127
    46bc:	40 e8       	ldi	r20, 0x80	; 128
    46be:	5f e3       	ldi	r21, 0x3F	; 63
    46c0:	16 16       	cp	r1, r22
    46c2:	17 06       	cpc	r1, r23
    46c4:	48 07       	cpc	r20, r24
    46c6:	5b 07       	cpc	r21, r27
    46c8:	10 f4       	brcc	.+4      	; 0x46ce <atan+0x1a>
    46ca:	d9 2f       	mov	r29, r25
    46cc:	f7 d0       	rcall	.+494    	; 0x48bc <inverse>
    46ce:	9f 93       	push	r25
    46d0:	8f 93       	push	r24
    46d2:	7f 93       	push	r23
    46d4:	6f 93       	push	r22
    46d6:	5a d1       	rcall	.+692    	; 0x498c <square>
    46d8:	ee e4       	ldi	r30, 0x4E	; 78
    46da:	f1 e0       	ldi	r31, 0x01	; 1
    46dc:	82 d0       	rcall	.+260    	; 0x47e2 <__fp_powser>
    46de:	b4 d0       	rcall	.+360    	; 0x4848 <__fp_round>
    46e0:	2f 91       	pop	r18
    46e2:	3f 91       	pop	r19
    46e4:	4f 91       	pop	r20
    46e6:	5f 91       	pop	r21
    46e8:	fa d0       	rcall	.+500    	; 0x48de <__mulsf3x>
    46ea:	dd 23       	and	r29, r29
    46ec:	49 f0       	breq	.+18     	; 0x4700 <atan+0x4c>
    46ee:	90 58       	subi	r25, 0x80	; 128
    46f0:	a2 ea       	ldi	r26, 0xA2	; 162
    46f2:	2a ed       	ldi	r18, 0xDA	; 218
    46f4:	3f e0       	ldi	r19, 0x0F	; 15
    46f6:	49 ec       	ldi	r20, 0xC9	; 201
    46f8:	5f e3       	ldi	r21, 0x3F	; 63
    46fa:	d0 78       	andi	r29, 0x80	; 128
    46fc:	5d 27       	eor	r21, r29
    46fe:	77 d1       	rcall	.+750    	; 0x49ee <__addsf3x>
    4700:	df 91       	pop	r29
    4702:	a2 c0       	rjmp	.+324    	; 0x4848 <__fp_round>
    4704:	9a d0       	rcall	.+308    	; 0x483a <__fp_pscB>
    4706:	40 f0       	brcs	.+16     	; 0x4718 <atan+0x64>
    4708:	91 d0       	rcall	.+290    	; 0x482c <__fp_pscA>
    470a:	30 f0       	brcs	.+12     	; 0x4718 <atan+0x64>
    470c:	21 f4       	brne	.+8      	; 0x4716 <atan+0x62>
    470e:	5f 3f       	cpi	r21, 0xFF	; 255
    4710:	19 f0       	breq	.+6      	; 0x4718 <atan+0x64>
    4712:	5e c0       	rjmp	.+188    	; 0x47d0 <__fp_inf>
    4714:	51 11       	cpse	r21, r1
    4716:	cc c0       	rjmp	.+408    	; 0x48b0 <__fp_szero>
    4718:	61 c0       	rjmp	.+194    	; 0x47dc <__fp_nan>

0000471a <__divsf3x>:
    471a:	a7 d0       	rcall	.+334    	; 0x486a <__fp_split3>
    471c:	98 f3       	brcs	.-26     	; 0x4704 <atan+0x50>

0000471e <__divsf3_pse>:
    471e:	99 23       	and	r25, r25
    4720:	c9 f3       	breq	.-14     	; 0x4714 <atan+0x60>
    4722:	55 23       	and	r21, r21
    4724:	b1 f3       	breq	.-20     	; 0x4712 <atan+0x5e>
    4726:	95 1b       	sub	r25, r21
    4728:	55 0b       	sbc	r21, r21
    472a:	bb 27       	eor	r27, r27
    472c:	aa 27       	eor	r26, r26
    472e:	62 17       	cp	r22, r18
    4730:	73 07       	cpc	r23, r19
    4732:	84 07       	cpc	r24, r20
    4734:	38 f0       	brcs	.+14     	; 0x4744 <__divsf3_pse+0x26>
    4736:	9f 5f       	subi	r25, 0xFF	; 255
    4738:	5f 4f       	sbci	r21, 0xFF	; 255
    473a:	22 0f       	add	r18, r18
    473c:	33 1f       	adc	r19, r19
    473e:	44 1f       	adc	r20, r20
    4740:	aa 1f       	adc	r26, r26
    4742:	a9 f3       	breq	.-22     	; 0x472e <__divsf3_pse+0x10>
    4744:	33 d0       	rcall	.+102    	; 0x47ac <__divsf3_pse+0x8e>
    4746:	0e 2e       	mov	r0, r30
    4748:	3a f0       	brmi	.+14     	; 0x4758 <__divsf3_pse+0x3a>
    474a:	e0 e8       	ldi	r30, 0x80	; 128
    474c:	30 d0       	rcall	.+96     	; 0x47ae <__divsf3_pse+0x90>
    474e:	91 50       	subi	r25, 0x01	; 1
    4750:	50 40       	sbci	r21, 0x00	; 0
    4752:	e6 95       	lsr	r30
    4754:	00 1c       	adc	r0, r0
    4756:	ca f7       	brpl	.-14     	; 0x474a <__divsf3_pse+0x2c>
    4758:	29 d0       	rcall	.+82     	; 0x47ac <__divsf3_pse+0x8e>
    475a:	fe 2f       	mov	r31, r30
    475c:	27 d0       	rcall	.+78     	; 0x47ac <__divsf3_pse+0x8e>
    475e:	66 0f       	add	r22, r22
    4760:	77 1f       	adc	r23, r23
    4762:	88 1f       	adc	r24, r24
    4764:	bb 1f       	adc	r27, r27
    4766:	26 17       	cp	r18, r22
    4768:	37 07       	cpc	r19, r23
    476a:	48 07       	cpc	r20, r24
    476c:	ab 07       	cpc	r26, r27
    476e:	b0 e8       	ldi	r27, 0x80	; 128
    4770:	09 f0       	breq	.+2      	; 0x4774 <__divsf3_pse+0x56>
    4772:	bb 0b       	sbc	r27, r27
    4774:	80 2d       	mov	r24, r0
    4776:	bf 01       	movw	r22, r30
    4778:	ff 27       	eor	r31, r31
    477a:	93 58       	subi	r25, 0x83	; 131
    477c:	5f 4f       	sbci	r21, 0xFF	; 255
    477e:	2a f0       	brmi	.+10     	; 0x478a <__divsf3_pse+0x6c>
    4780:	9e 3f       	cpi	r25, 0xFE	; 254
    4782:	51 05       	cpc	r21, r1
    4784:	68 f0       	brcs	.+26     	; 0x47a0 <__divsf3_pse+0x82>
    4786:	24 c0       	rjmp	.+72     	; 0x47d0 <__fp_inf>
    4788:	93 c0       	rjmp	.+294    	; 0x48b0 <__fp_szero>
    478a:	5f 3f       	cpi	r21, 0xFF	; 255
    478c:	ec f3       	brlt	.-6      	; 0x4788 <__divsf3_pse+0x6a>
    478e:	98 3e       	cpi	r25, 0xE8	; 232
    4790:	dc f3       	brlt	.-10     	; 0x4788 <__divsf3_pse+0x6a>
    4792:	86 95       	lsr	r24
    4794:	77 95       	ror	r23
    4796:	67 95       	ror	r22
    4798:	b7 95       	ror	r27
    479a:	f7 95       	ror	r31
    479c:	9f 5f       	subi	r25, 0xFF	; 255
    479e:	c9 f7       	brne	.-14     	; 0x4792 <__divsf3_pse+0x74>
    47a0:	88 0f       	add	r24, r24
    47a2:	91 1d       	adc	r25, r1
    47a4:	96 95       	lsr	r25
    47a6:	87 95       	ror	r24
    47a8:	97 f9       	bld	r25, 7
    47aa:	08 95       	ret
    47ac:	e1 e0       	ldi	r30, 0x01	; 1
    47ae:	66 0f       	add	r22, r22
    47b0:	77 1f       	adc	r23, r23
    47b2:	88 1f       	adc	r24, r24
    47b4:	bb 1f       	adc	r27, r27
    47b6:	62 17       	cp	r22, r18
    47b8:	73 07       	cpc	r23, r19
    47ba:	84 07       	cpc	r24, r20
    47bc:	ba 07       	cpc	r27, r26
    47be:	20 f0       	brcs	.+8      	; 0x47c8 <__divsf3_pse+0xaa>
    47c0:	62 1b       	sub	r22, r18
    47c2:	73 0b       	sbc	r23, r19
    47c4:	84 0b       	sbc	r24, r20
    47c6:	ba 0b       	sbc	r27, r26
    47c8:	ee 1f       	adc	r30, r30
    47ca:	88 f7       	brcc	.-30     	; 0x47ae <__divsf3_pse+0x90>
    47cc:	e0 95       	com	r30
    47ce:	08 95       	ret

000047d0 <__fp_inf>:
    47d0:	97 f9       	bld	r25, 7
    47d2:	9f 67       	ori	r25, 0x7F	; 127
    47d4:	80 e8       	ldi	r24, 0x80	; 128
    47d6:	70 e0       	ldi	r23, 0x00	; 0
    47d8:	60 e0       	ldi	r22, 0x00	; 0
    47da:	08 95       	ret

000047dc <__fp_nan>:
    47dc:	9f ef       	ldi	r25, 0xFF	; 255
    47de:	80 ec       	ldi	r24, 0xC0	; 192
    47e0:	08 95       	ret

000047e2 <__fp_powser>:
    47e2:	df 93       	push	r29
    47e4:	cf 93       	push	r28
    47e6:	1f 93       	push	r17
    47e8:	0f 93       	push	r16
    47ea:	ff 92       	push	r15
    47ec:	ef 92       	push	r14
    47ee:	df 92       	push	r13
    47f0:	7b 01       	movw	r14, r22
    47f2:	8c 01       	movw	r16, r24
    47f4:	68 94       	set
    47f6:	05 c0       	rjmp	.+10     	; 0x4802 <__fp_powser+0x20>
    47f8:	da 2e       	mov	r13, r26
    47fa:	ef 01       	movw	r28, r30
    47fc:	70 d0       	rcall	.+224    	; 0x48de <__mulsf3x>
    47fe:	fe 01       	movw	r30, r28
    4800:	e8 94       	clt
    4802:	a5 91       	lpm	r26, Z+
    4804:	25 91       	lpm	r18, Z+
    4806:	35 91       	lpm	r19, Z+
    4808:	45 91       	lpm	r20, Z+
    480a:	55 91       	lpm	r21, Z+
    480c:	ae f3       	brts	.-22     	; 0x47f8 <__fp_powser+0x16>
    480e:	ef 01       	movw	r28, r30
    4810:	ee d0       	rcall	.+476    	; 0x49ee <__addsf3x>
    4812:	fe 01       	movw	r30, r28
    4814:	97 01       	movw	r18, r14
    4816:	a8 01       	movw	r20, r16
    4818:	da 94       	dec	r13
    481a:	79 f7       	brne	.-34     	; 0x47fa <__fp_powser+0x18>
    481c:	df 90       	pop	r13
    481e:	ef 90       	pop	r14
    4820:	ff 90       	pop	r15
    4822:	0f 91       	pop	r16
    4824:	1f 91       	pop	r17
    4826:	cf 91       	pop	r28
    4828:	df 91       	pop	r29
    482a:	08 95       	ret

0000482c <__fp_pscA>:
    482c:	00 24       	eor	r0, r0
    482e:	0a 94       	dec	r0
    4830:	16 16       	cp	r1, r22
    4832:	17 06       	cpc	r1, r23
    4834:	18 06       	cpc	r1, r24
    4836:	09 06       	cpc	r0, r25
    4838:	08 95       	ret

0000483a <__fp_pscB>:
    483a:	00 24       	eor	r0, r0
    483c:	0a 94       	dec	r0
    483e:	12 16       	cp	r1, r18
    4840:	13 06       	cpc	r1, r19
    4842:	14 06       	cpc	r1, r20
    4844:	05 06       	cpc	r0, r21
    4846:	08 95       	ret

00004848 <__fp_round>:
    4848:	09 2e       	mov	r0, r25
    484a:	03 94       	inc	r0
    484c:	00 0c       	add	r0, r0
    484e:	11 f4       	brne	.+4      	; 0x4854 <__fp_round+0xc>
    4850:	88 23       	and	r24, r24
    4852:	52 f0       	brmi	.+20     	; 0x4868 <__fp_round+0x20>
    4854:	bb 0f       	add	r27, r27
    4856:	40 f4       	brcc	.+16     	; 0x4868 <__fp_round+0x20>
    4858:	bf 2b       	or	r27, r31
    485a:	11 f4       	brne	.+4      	; 0x4860 <__fp_round+0x18>
    485c:	60 ff       	sbrs	r22, 0
    485e:	04 c0       	rjmp	.+8      	; 0x4868 <__fp_round+0x20>
    4860:	6f 5f       	subi	r22, 0xFF	; 255
    4862:	7f 4f       	sbci	r23, 0xFF	; 255
    4864:	8f 4f       	sbci	r24, 0xFF	; 255
    4866:	9f 4f       	sbci	r25, 0xFF	; 255
    4868:	08 95       	ret

0000486a <__fp_split3>:
    486a:	57 fd       	sbrc	r21, 7
    486c:	90 58       	subi	r25, 0x80	; 128
    486e:	44 0f       	add	r20, r20
    4870:	55 1f       	adc	r21, r21
    4872:	59 f0       	breq	.+22     	; 0x488a <__fp_splitA+0x10>
    4874:	5f 3f       	cpi	r21, 0xFF	; 255
    4876:	71 f0       	breq	.+28     	; 0x4894 <__fp_splitA+0x1a>
    4878:	47 95       	ror	r20

0000487a <__fp_splitA>:
    487a:	88 0f       	add	r24, r24
    487c:	97 fb       	bst	r25, 7
    487e:	99 1f       	adc	r25, r25
    4880:	61 f0       	breq	.+24     	; 0x489a <__fp_splitA+0x20>
    4882:	9f 3f       	cpi	r25, 0xFF	; 255
    4884:	79 f0       	breq	.+30     	; 0x48a4 <__fp_splitA+0x2a>
    4886:	87 95       	ror	r24
    4888:	08 95       	ret
    488a:	12 16       	cp	r1, r18
    488c:	13 06       	cpc	r1, r19
    488e:	14 06       	cpc	r1, r20
    4890:	55 1f       	adc	r21, r21
    4892:	f2 cf       	rjmp	.-28     	; 0x4878 <__fp_split3+0xe>
    4894:	46 95       	lsr	r20
    4896:	f1 df       	rcall	.-30     	; 0x487a <__fp_splitA>
    4898:	08 c0       	rjmp	.+16     	; 0x48aa <__fp_splitA+0x30>
    489a:	16 16       	cp	r1, r22
    489c:	17 06       	cpc	r1, r23
    489e:	18 06       	cpc	r1, r24
    48a0:	99 1f       	adc	r25, r25
    48a2:	f1 cf       	rjmp	.-30     	; 0x4886 <__fp_splitA+0xc>
    48a4:	86 95       	lsr	r24
    48a6:	71 05       	cpc	r23, r1
    48a8:	61 05       	cpc	r22, r1
    48aa:	08 94       	sec
    48ac:	08 95       	ret

000048ae <__fp_zero>:
    48ae:	e8 94       	clt

000048b0 <__fp_szero>:
    48b0:	bb 27       	eor	r27, r27
    48b2:	66 27       	eor	r22, r22
    48b4:	77 27       	eor	r23, r23
    48b6:	cb 01       	movw	r24, r22
    48b8:	97 f9       	bld	r25, 7
    48ba:	08 95       	ret

000048bc <inverse>:
    48bc:	9b 01       	movw	r18, r22
    48be:	ac 01       	movw	r20, r24
    48c0:	60 e0       	ldi	r22, 0x00	; 0
    48c2:	70 e0       	ldi	r23, 0x00	; 0
    48c4:	80 e8       	ldi	r24, 0x80	; 128
    48c6:	9f e3       	ldi	r25, 0x3F	; 63
    48c8:	e5 c0       	rjmp	.+458    	; 0x4a94 <__divsf3>
    48ca:	b0 df       	rcall	.-160    	; 0x482c <__fp_pscA>
    48cc:	28 f0       	brcs	.+10     	; 0x48d8 <inverse+0x1c>
    48ce:	b5 df       	rcall	.-150    	; 0x483a <__fp_pscB>
    48d0:	18 f0       	brcs	.+6      	; 0x48d8 <inverse+0x1c>
    48d2:	95 23       	and	r25, r21
    48d4:	09 f0       	breq	.+2      	; 0x48d8 <inverse+0x1c>
    48d6:	7c cf       	rjmp	.-264    	; 0x47d0 <__fp_inf>
    48d8:	81 cf       	rjmp	.-254    	; 0x47dc <__fp_nan>
    48da:	11 24       	eor	r1, r1
    48dc:	e9 cf       	rjmp	.-46     	; 0x48b0 <__fp_szero>

000048de <__mulsf3x>:
    48de:	c5 df       	rcall	.-118    	; 0x486a <__fp_split3>
    48e0:	a0 f3       	brcs	.-24     	; 0x48ca <inverse+0xe>

000048e2 <__mulsf3_pse>:
    48e2:	95 9f       	mul	r25, r21
    48e4:	d1 f3       	breq	.-12     	; 0x48da <inverse+0x1e>
    48e6:	95 0f       	add	r25, r21
    48e8:	50 e0       	ldi	r21, 0x00	; 0
    48ea:	55 1f       	adc	r21, r21
    48ec:	62 9f       	mul	r22, r18
    48ee:	f0 01       	movw	r30, r0
    48f0:	72 9f       	mul	r23, r18
    48f2:	bb 27       	eor	r27, r27
    48f4:	f0 0d       	add	r31, r0
    48f6:	b1 1d       	adc	r27, r1
    48f8:	63 9f       	mul	r22, r19
    48fa:	aa 27       	eor	r26, r26
    48fc:	f0 0d       	add	r31, r0
    48fe:	b1 1d       	adc	r27, r1
    4900:	aa 1f       	adc	r26, r26
    4902:	64 9f       	mul	r22, r20
    4904:	66 27       	eor	r22, r22
    4906:	b0 0d       	add	r27, r0
    4908:	a1 1d       	adc	r26, r1
    490a:	66 1f       	adc	r22, r22
    490c:	82 9f       	mul	r24, r18
    490e:	22 27       	eor	r18, r18
    4910:	b0 0d       	add	r27, r0
    4912:	a1 1d       	adc	r26, r1
    4914:	62 1f       	adc	r22, r18
    4916:	73 9f       	mul	r23, r19
    4918:	b0 0d       	add	r27, r0
    491a:	a1 1d       	adc	r26, r1
    491c:	62 1f       	adc	r22, r18
    491e:	83 9f       	mul	r24, r19
    4920:	a0 0d       	add	r26, r0
    4922:	61 1d       	adc	r22, r1
    4924:	22 1f       	adc	r18, r18
    4926:	74 9f       	mul	r23, r20
    4928:	33 27       	eor	r19, r19
    492a:	a0 0d       	add	r26, r0
    492c:	61 1d       	adc	r22, r1
    492e:	23 1f       	adc	r18, r19
    4930:	84 9f       	mul	r24, r20
    4932:	60 0d       	add	r22, r0
    4934:	21 1d       	adc	r18, r1
    4936:	82 2f       	mov	r24, r18
    4938:	76 2f       	mov	r23, r22
    493a:	6a 2f       	mov	r22, r26
    493c:	11 24       	eor	r1, r1
    493e:	9f 57       	subi	r25, 0x7F	; 127
    4940:	50 40       	sbci	r21, 0x00	; 0
    4942:	8a f0       	brmi	.+34     	; 0x4966 <__mulsf3_pse+0x84>
    4944:	e1 f0       	breq	.+56     	; 0x497e <__mulsf3_pse+0x9c>
    4946:	88 23       	and	r24, r24
    4948:	4a f0       	brmi	.+18     	; 0x495c <__mulsf3_pse+0x7a>
    494a:	ee 0f       	add	r30, r30
    494c:	ff 1f       	adc	r31, r31
    494e:	bb 1f       	adc	r27, r27
    4950:	66 1f       	adc	r22, r22
    4952:	77 1f       	adc	r23, r23
    4954:	88 1f       	adc	r24, r24
    4956:	91 50       	subi	r25, 0x01	; 1
    4958:	50 40       	sbci	r21, 0x00	; 0
    495a:	a9 f7       	brne	.-22     	; 0x4946 <__mulsf3_pse+0x64>
    495c:	9e 3f       	cpi	r25, 0xFE	; 254
    495e:	51 05       	cpc	r21, r1
    4960:	70 f0       	brcs	.+28     	; 0x497e <__mulsf3_pse+0x9c>
    4962:	36 cf       	rjmp	.-404    	; 0x47d0 <__fp_inf>
    4964:	a5 cf       	rjmp	.-182    	; 0x48b0 <__fp_szero>
    4966:	5f 3f       	cpi	r21, 0xFF	; 255
    4968:	ec f3       	brlt	.-6      	; 0x4964 <__mulsf3_pse+0x82>
    496a:	98 3e       	cpi	r25, 0xE8	; 232
    496c:	dc f3       	brlt	.-10     	; 0x4964 <__mulsf3_pse+0x82>
    496e:	86 95       	lsr	r24
    4970:	77 95       	ror	r23
    4972:	67 95       	ror	r22
    4974:	b7 95       	ror	r27
    4976:	f7 95       	ror	r31
    4978:	e7 95       	ror	r30
    497a:	9f 5f       	subi	r25, 0xFF	; 255
    497c:	c1 f7       	brne	.-16     	; 0x496e <__mulsf3_pse+0x8c>
    497e:	fe 2b       	or	r31, r30
    4980:	88 0f       	add	r24, r24
    4982:	91 1d       	adc	r25, r1
    4984:	96 95       	lsr	r25
    4986:	87 95       	ror	r24
    4988:	97 f9       	bld	r25, 7
    498a:	08 95       	ret

0000498c <square>:
    498c:	9b 01       	movw	r18, r22
    498e:	ac 01       	movw	r20, r24
    4990:	27 ca       	rjmp	.-2994   	; 0x3de0 <__mulsf3>

00004992 <__eerd_byte_m2560>:
    4992:	f9 99       	sbic	0x1f, 1	; 31
    4994:	fe cf       	rjmp	.-4      	; 0x4992 <__eerd_byte_m2560>
    4996:	92 bd       	out	0x22, r25	; 34
    4998:	81 bd       	out	0x21, r24	; 33
    499a:	f8 9a       	sbi	0x1f, 0	; 31
    499c:	99 27       	eor	r25, r25
    499e:	80 b5       	in	r24, 0x20	; 32
    49a0:	08 95       	ret

000049a2 <__eerd_word_m2560>:
    49a2:	a8 e1       	ldi	r26, 0x18	; 24
    49a4:	b0 e0       	ldi	r27, 0x00	; 0
    49a6:	42 e0       	ldi	r20, 0x02	; 2
    49a8:	50 e0       	ldi	r21, 0x00	; 0
    49aa:	0c 94 4e 25 	jmp	0x4a9c	; 0x4a9c <__eerd_blraw_m2560>

000049ae <__eewr_byte_m2560>:
    49ae:	26 2f       	mov	r18, r22

000049b0 <__eewr_r18_m2560>:
    49b0:	f9 99       	sbic	0x1f, 1	; 31
    49b2:	fe cf       	rjmp	.-4      	; 0x49b0 <__eewr_r18_m2560>
    49b4:	1f ba       	out	0x1f, r1	; 31
    49b6:	92 bd       	out	0x22, r25	; 34
    49b8:	81 bd       	out	0x21, r24	; 33
    49ba:	20 bd       	out	0x20, r18	; 32
    49bc:	0f b6       	in	r0, 0x3f	; 63
    49be:	f8 94       	cli
    49c0:	fa 9a       	sbi	0x1f, 2	; 31
    49c2:	f9 9a       	sbi	0x1f, 1	; 31
    49c4:	0f be       	out	0x3f, r0	; 63
    49c6:	01 96       	adiw	r24, 0x01	; 1
    49c8:	08 95       	ret

000049ca <__subsf3>:
    49ca:	50 58       	subi	r21, 0x80	; 128

000049cc <__addsf3>:
    49cc:	bb 27       	eor	r27, r27
    49ce:	aa 27       	eor	r26, r26
    49d0:	0e d0       	rcall	.+28     	; 0x49ee <__addsf3x>
    49d2:	3a cf       	rjmp	.-396    	; 0x4848 <__fp_round>
    49d4:	2b df       	rcall	.-426    	; 0x482c <__fp_pscA>
    49d6:	30 f0       	brcs	.+12     	; 0x49e4 <__addsf3+0x18>
    49d8:	30 df       	rcall	.-416    	; 0x483a <__fp_pscB>
    49da:	20 f0       	brcs	.+8      	; 0x49e4 <__addsf3+0x18>
    49dc:	31 f4       	brne	.+12     	; 0x49ea <__addsf3+0x1e>
    49de:	9f 3f       	cpi	r25, 0xFF	; 255
    49e0:	11 f4       	brne	.+4      	; 0x49e6 <__addsf3+0x1a>
    49e2:	1e f4       	brtc	.+6      	; 0x49ea <__addsf3+0x1e>
    49e4:	fb ce       	rjmp	.-522    	; 0x47dc <__fp_nan>
    49e6:	0e f4       	brtc	.+2      	; 0x49ea <__addsf3+0x1e>
    49e8:	e0 95       	com	r30
    49ea:	e7 fb       	bst	r30, 7
    49ec:	f1 ce       	rjmp	.-542    	; 0x47d0 <__fp_inf>

000049ee <__addsf3x>:
    49ee:	e9 2f       	mov	r30, r25
    49f0:	3c df       	rcall	.-392    	; 0x486a <__fp_split3>
    49f2:	80 f3       	brcs	.-32     	; 0x49d4 <__addsf3+0x8>
    49f4:	ba 17       	cp	r27, r26
    49f6:	62 07       	cpc	r22, r18
    49f8:	73 07       	cpc	r23, r19
    49fa:	84 07       	cpc	r24, r20
    49fc:	95 07       	cpc	r25, r21
    49fe:	18 f0       	brcs	.+6      	; 0x4a06 <__addsf3x+0x18>
    4a00:	71 f4       	brne	.+28     	; 0x4a1e <__addsf3x+0x30>
    4a02:	9e f5       	brtc	.+102    	; 0x4a6a <__addsf3x+0x7c>
    4a04:	54 cf       	rjmp	.-344    	; 0x48ae <__fp_zero>
    4a06:	0e f4       	brtc	.+2      	; 0x4a0a <__addsf3x+0x1c>
    4a08:	e0 95       	com	r30
    4a0a:	0b 2e       	mov	r0, r27
    4a0c:	ba 2f       	mov	r27, r26
    4a0e:	a0 2d       	mov	r26, r0
    4a10:	0b 01       	movw	r0, r22
    4a12:	b9 01       	movw	r22, r18
    4a14:	90 01       	movw	r18, r0
    4a16:	0c 01       	movw	r0, r24
    4a18:	ca 01       	movw	r24, r20
    4a1a:	a0 01       	movw	r20, r0
    4a1c:	11 24       	eor	r1, r1
    4a1e:	ff 27       	eor	r31, r31
    4a20:	59 1b       	sub	r21, r25
    4a22:	99 f0       	breq	.+38     	; 0x4a4a <__addsf3x+0x5c>
    4a24:	59 3f       	cpi	r21, 0xF9	; 249
    4a26:	50 f4       	brcc	.+20     	; 0x4a3c <__addsf3x+0x4e>
    4a28:	50 3e       	cpi	r21, 0xE0	; 224
    4a2a:	68 f1       	brcs	.+90     	; 0x4a86 <__addsf3x+0x98>
    4a2c:	1a 16       	cp	r1, r26
    4a2e:	f0 40       	sbci	r31, 0x00	; 0
    4a30:	a2 2f       	mov	r26, r18
    4a32:	23 2f       	mov	r18, r19
    4a34:	34 2f       	mov	r19, r20
    4a36:	44 27       	eor	r20, r20
    4a38:	58 5f       	subi	r21, 0xF8	; 248
    4a3a:	f3 cf       	rjmp	.-26     	; 0x4a22 <__addsf3x+0x34>
    4a3c:	46 95       	lsr	r20
    4a3e:	37 95       	ror	r19
    4a40:	27 95       	ror	r18
    4a42:	a7 95       	ror	r26
    4a44:	f0 40       	sbci	r31, 0x00	; 0
    4a46:	53 95       	inc	r21
    4a48:	c9 f7       	brne	.-14     	; 0x4a3c <__addsf3x+0x4e>
    4a4a:	7e f4       	brtc	.+30     	; 0x4a6a <__addsf3x+0x7c>
    4a4c:	1f 16       	cp	r1, r31
    4a4e:	ba 0b       	sbc	r27, r26
    4a50:	62 0b       	sbc	r22, r18
    4a52:	73 0b       	sbc	r23, r19
    4a54:	84 0b       	sbc	r24, r20
    4a56:	ba f0       	brmi	.+46     	; 0x4a86 <__addsf3x+0x98>
    4a58:	91 50       	subi	r25, 0x01	; 1
    4a5a:	a1 f0       	breq	.+40     	; 0x4a84 <__addsf3x+0x96>
    4a5c:	ff 0f       	add	r31, r31
    4a5e:	bb 1f       	adc	r27, r27
    4a60:	66 1f       	adc	r22, r22
    4a62:	77 1f       	adc	r23, r23
    4a64:	88 1f       	adc	r24, r24
    4a66:	c2 f7       	brpl	.-16     	; 0x4a58 <__addsf3x+0x6a>
    4a68:	0e c0       	rjmp	.+28     	; 0x4a86 <__addsf3x+0x98>
    4a6a:	ba 0f       	add	r27, r26
    4a6c:	62 1f       	adc	r22, r18
    4a6e:	73 1f       	adc	r23, r19
    4a70:	84 1f       	adc	r24, r20
    4a72:	48 f4       	brcc	.+18     	; 0x4a86 <__addsf3x+0x98>
    4a74:	87 95       	ror	r24
    4a76:	77 95       	ror	r23
    4a78:	67 95       	ror	r22
    4a7a:	b7 95       	ror	r27
    4a7c:	f7 95       	ror	r31
    4a7e:	9e 3f       	cpi	r25, 0xFE	; 254
    4a80:	08 f0       	brcs	.+2      	; 0x4a84 <__addsf3x+0x96>
    4a82:	b3 cf       	rjmp	.-154    	; 0x49ea <__addsf3+0x1e>
    4a84:	93 95       	inc	r25
    4a86:	88 0f       	add	r24, r24
    4a88:	08 f0       	brcs	.+2      	; 0x4a8c <__addsf3x+0x9e>
    4a8a:	99 27       	eor	r25, r25
    4a8c:	ee 0f       	add	r30, r30
    4a8e:	97 95       	ror	r25
    4a90:	87 95       	ror	r24
    4a92:	08 95       	ret

00004a94 <__divsf3>:
    4a94:	42 de       	rcall	.-892    	; 0x471a <__divsf3x>
    4a96:	d8 ce       	rjmp	.-592    	; 0x4848 <__fp_round>

00004a98 <__eerd_block_m2560>:
    4a98:	dc 01       	movw	r26, r24
    4a9a:	cb 01       	movw	r24, r22

00004a9c <__eerd_blraw_m2560>:
    4a9c:	fc 01       	movw	r30, r24
    4a9e:	f9 99       	sbic	0x1f, 1	; 31
    4aa0:	fe cf       	rjmp	.-4      	; 0x4a9e <__eerd_blraw_m2560+0x2>
    4aa2:	06 c0       	rjmp	.+12     	; 0x4ab0 <__eerd_blraw_m2560+0x14>
    4aa4:	f2 bd       	out	0x22, r31	; 34
    4aa6:	e1 bd       	out	0x21, r30	; 33
    4aa8:	f8 9a       	sbi	0x1f, 0	; 31
    4aaa:	31 96       	adiw	r30, 0x01	; 1
    4aac:	00 b4       	in	r0, 0x20	; 32
    4aae:	0d 92       	st	X+, r0
    4ab0:	41 50       	subi	r20, 0x01	; 1
    4ab2:	50 40       	sbci	r21, 0x00	; 0
    4ab4:	b8 f7       	brcc	.-18     	; 0x4aa4 <__eerd_blraw_m2560+0x8>
    4ab6:	08 95       	ret

00004ab8 <__divmodsi4>:
    4ab8:	97 fb       	bst	r25, 7
    4aba:	09 2e       	mov	r0, r25
    4abc:	05 26       	eor	r0, r21
    4abe:	0e d0       	rcall	.+28     	; 0x4adc <__divmodsi4_neg1>
    4ac0:	57 fd       	sbrc	r21, 7
    4ac2:	04 d0       	rcall	.+8      	; 0x4acc <__divmodsi4_neg2>
    4ac4:	14 d0       	rcall	.+40     	; 0x4aee <__udivmodsi4>
    4ac6:	0a d0       	rcall	.+20     	; 0x4adc <__divmodsi4_neg1>
    4ac8:	00 1c       	adc	r0, r0
    4aca:	38 f4       	brcc	.+14     	; 0x4ada <__divmodsi4_exit>

00004acc <__divmodsi4_neg2>:
    4acc:	50 95       	com	r21
    4ace:	40 95       	com	r20
    4ad0:	30 95       	com	r19
    4ad2:	21 95       	neg	r18
    4ad4:	3f 4f       	sbci	r19, 0xFF	; 255
    4ad6:	4f 4f       	sbci	r20, 0xFF	; 255
    4ad8:	5f 4f       	sbci	r21, 0xFF	; 255

00004ada <__divmodsi4_exit>:
    4ada:	08 95       	ret

00004adc <__divmodsi4_neg1>:
    4adc:	f6 f7       	brtc	.-4      	; 0x4ada <__divmodsi4_exit>
    4ade:	90 95       	com	r25
    4ae0:	80 95       	com	r24
    4ae2:	70 95       	com	r23
    4ae4:	61 95       	neg	r22
    4ae6:	7f 4f       	sbci	r23, 0xFF	; 255
    4ae8:	8f 4f       	sbci	r24, 0xFF	; 255
    4aea:	9f 4f       	sbci	r25, 0xFF	; 255
    4aec:	08 95       	ret

00004aee <__udivmodsi4>:
    4aee:	a1 e2       	ldi	r26, 0x21	; 33
    4af0:	1a 2e       	mov	r1, r26
    4af2:	aa 1b       	sub	r26, r26
    4af4:	bb 1b       	sub	r27, r27
    4af6:	fd 01       	movw	r30, r26
    4af8:	0d c0       	rjmp	.+26     	; 0x4b14 <__udivmodsi4_ep>

00004afa <__udivmodsi4_loop>:
    4afa:	aa 1f       	adc	r26, r26
    4afc:	bb 1f       	adc	r27, r27
    4afe:	ee 1f       	adc	r30, r30
    4b00:	ff 1f       	adc	r31, r31
    4b02:	a2 17       	cp	r26, r18
    4b04:	b3 07       	cpc	r27, r19
    4b06:	e4 07       	cpc	r30, r20
    4b08:	f5 07       	cpc	r31, r21
    4b0a:	20 f0       	brcs	.+8      	; 0x4b14 <__udivmodsi4_ep>
    4b0c:	a2 1b       	sub	r26, r18
    4b0e:	b3 0b       	sbc	r27, r19
    4b10:	e4 0b       	sbc	r30, r20
    4b12:	f5 0b       	sbc	r31, r21

00004b14 <__udivmodsi4_ep>:
    4b14:	66 1f       	adc	r22, r22
    4b16:	77 1f       	adc	r23, r23
    4b18:	88 1f       	adc	r24, r24
    4b1a:	99 1f       	adc	r25, r25
    4b1c:	1a 94       	dec	r1
    4b1e:	69 f7       	brne	.-38     	; 0x4afa <__udivmodsi4_loop>
    4b20:	60 95       	com	r22
    4b22:	70 95       	com	r23
    4b24:	80 95       	com	r24
    4b26:	90 95       	com	r25
    4b28:	9b 01       	movw	r18, r22
    4b2a:	ac 01       	movw	r20, r24
    4b2c:	bd 01       	movw	r22, r26
    4b2e:	cf 01       	movw	r24, r30
    4b30:	08 95       	ret

00004b32 <_exit>:
    4b32:	f8 94       	cli

00004b34 <__stop_program>:
    4b34:	ff cf       	rjmp	.-2      	; 0x4b34 <__stop_program>
