{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 24,
    "design__inferred_latch__count": 0,
    "design__instance__count": 17926,
    "design__instance__area": 856134,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 18,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.001854744041338563,
    "power__switching__total": 0.0006883778842166066,
    "power__leakage__total": 1.1963235920120496e-05,
    "power__total": 0.0025550853461027145,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.2983993692156685,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.25984973241959014,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.10598516808610535,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 5.722659841311378,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.105985,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 6.892224,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 10,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 18,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.3724851921224345,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.2693988719467617,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.624707969702901,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 2.2414710721945856,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.624708,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 2.241471,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 18,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.3256440487214727,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.26344285831810754,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.2916580393083355,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 4.785122655777895,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.291658,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 5.028359,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 10,
    "design__max_fanout_violation__count": 18,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.2983993692156685,
    "clock__skew__worst_setup": 0.25984973241959014,
    "timing__hold__ws": 0.10598516808610535,
    "timing__setup__ws": 2.2414710721945856,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.105985,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 2.241471,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1210.0 1130.0",
    "design__core__bbox": "350.4 351.54 859.68 778.68",
    "design__io": 26,
    "design__die__area": 1367300,
    "design__core__area": 217534,
    "design__instance__count__stdcell": 1799,
    "design__instance__area__stdcell": 28248.4,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 62,
    "design__instance__area__padcells": 511200,
    "design__instance__count__cover": 26,
    "design__instance__area__cover": 127400,
    "design__instance__utilization": 0.129857,
    "design__instance__utilization__stdcell": 0.129857,
    "design__rows": 113,
    "design__rows:CoreSite": 113,
    "design__sites": 119893,
    "design__sites:CoreSite": 119893,
    "design__instance__count__class:input_pad": 12,
    "design__instance__area__class:input_pad": 172800,
    "design__instance__count__class:output_pad": 10,
    "design__instance__area__class:output_pad": 144000,
    "design__instance__count__class:power_pad": 4,
    "design__instance__area__class:power_pad": 57600,
    "design__instance__count__class:inverter": 118,
    "design__instance__area__class:inverter": 642.298,
    "design__instance__count__class:sequential_cell": 213,
    "design__instance__area__class:sequential_cell": 10434.6,
    "design__instance__count__class:multi_input_combinational_cell": 1070,
    "design__instance__area__class:multi_input_combinational_cell": 11200.3,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__count:IFP-0028": 1,
    "flow__warnings__count:STA-0441": 1,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ORD-0039": 1,
    "design__instance__count__class:pad_spacer": 36,
    "design__instance__area__class:pad_spacer": 136800,
    "design__instance__count__class:cover": 26,
    "design__instance__area__class:cover": 127400,
    "flow__warnings__count:PAD-0033": 4,
    "design__power_grid_violation__count__net:VSS": 0,
    "design__power_grid_violation__count__net:VDD": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 4,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 1150.72,
    "design__instance__displacement__mean": 0.639,
    "design__instance__displacement__max": 7.56,
    "route__wirelength__estimated": 59977.2,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 357,
    "design__instance__area__class:timing_repair_buffer": 5122.05,
    "flow__warnings__count:RSZ-0020": 1,
    "design__instance__count__class:clock_buffer": 27,
    "design__instance__area__class:clock_buffer": 745.718,
    "design__instance__count__class:clock_inverter": 14,
    "design__instance__area__class:clock_inverter": 103.421,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 279,
    "global_route__vias": 10917,
    "global_route__wirelength": 92304,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 1795,
    "route__net__special": 26,
    "route__drc_errors__iter:0": 309,
    "route__wirelength__iter:0": 65887,
    "route__drc_errors__iter:1": 41,
    "route__wirelength__iter:1": 65703,
    "route__drc_errors__iter:2": 30,
    "route__wirelength__iter:2": 65689,
    "route__drc_errors__iter:3": 0,
    "route__wirelength__iter:3": 65689,
    "route__drc_errors": 0,
    "route__wirelength": 65689,
    "route__vias": 9880,
    "route__vias__singlecut": 9880,
    "route__vias__multicut": 0,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 772.8,
    "design__instance__count__class:fill_cell": 16039,
    "design__instance__area__class:fill_cell": 189285,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 38,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 38,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 38,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 38,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VDD__corner:nom_typ_1p20V_25C": 1.19817,
    "design_powergrid__drop__average__net:VDD__corner:nom_typ_1p20V_25C": 1.19922,
    "design_powergrid__drop__worst__net:VDD__corner:nom_typ_1p20V_25C": 0.00182979,
    "design_powergrid__voltage__worst__net:VSS__corner:nom_typ_1p20V_25C": 0.0017423,
    "design_powergrid__drop__average__net:VSS__corner:nom_typ_1p20V_25C": 0.000347992,
    "design_powergrid__drop__worst__net:VSS__corner:nom_typ_1p20V_25C": 0.0017423,
    "design_powergrid__voltage__worst": 0.0017423,
    "design_powergrid__voltage__worst__net:VDD": 1.19817,
    "design_powergrid__drop__worst": 0.00182979,
    "design_powergrid__drop__worst__net:VDD": 0.00182979,
    "design_powergrid__voltage__worst__net:VSS": 0.0017423,
    "design_powergrid__drop__worst__net:VSS": 0.0017423,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000784,
    "ir__drop__worst": 0.00183,
    "design__xor_difference__count": 0,
    "klayout__antenna_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 5743,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}