<html>
<head>
<title>Welcome to 3D-MAPS page on MARS</title>
<meta name="keywords" content="3D IC, 3D MAPS, 3D architecture, 3-D IC, 3D-MAPS, Georgia Tech">
<meta description="description" content="3D IC architecture research at Georgia Tech">
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#372e90>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/3_03.gif'></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/MARS/img/3_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>
				<tr>
					<td>
						<table width=100% cellpadding=0 cellspacing=0>
							<tr>
								<td align=left>
									<img src='/MARS/img/3_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/MARS/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>

				</tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/w_bg.gif' width=1px height=3px><br>
						<img src='/MARS/img/3_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars3_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/MARS/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars3_>[ <a href='/MARS/mars.html'>MARS</a> | <a href='/MARS/people.html'>People</a> | <a href='/MARS/research.html'>Research</a> | <a href='/MARS/publications.html'>Publications</a> | <a href='/MARS/software.html'>Software</a> | <a href='/MARS/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td>
									<!--
									<img src='/img/w_bg.gif' width=1px height=50px><br>					
									<span class=mars3t><b>Research</b></span><br>																	
									-->
									<img src='/img/w_bg.gif' width=1px height=50px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td colspan=2 align=center>
												<span class="mars3t">
												<font size="5"><b>3D-MAPS 
												Many-Core Processor and 3D IC 
												Research</b></font></span><br>
												<img src='/img/w_bg.gif' width=1px height=50px><br>
											</td>
										</tr>
										<tr>
											<td>
												<span class=mars3t><b>Faculty</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://www.ece.gatech.edu/~leehs/'>Hsien-Hsin S. Lee</a></span><br>
												<span class=mars3_><a href='http://www.ece.gatech.edu/~limsk/'>Sung Kyu Lim</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Lee's Graduate Students</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Hossain.html'>Mohammad Hossain</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Ilya.html'>Ilya Khorosh</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Dean.html'>Dean L. Lewis</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Tzu-Wei.html'>Tzu-Wei Lin</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Dong_Hyuk.html'>Dong Hyuk Woo</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>
												<a href='./3dmaps/3dmaps.html'>3D-MAPS Info Page</a></b></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
											</td>
											<td align=right>
											      <a href='./3dmaps/3dmaps.html'> <img src='http://arch.ece.gatech.edu/img/3dmapsv1cs.jpg' width=450px border=0></a>
											</td>	
											<!--td align=right>
												<img src='http://arch.ece.gatech.edu/img/3d-die.jpg' width=250px border=0>
											</td -->
										</tr>
									</table>
									<img src='/img/w_bg.gif' width=1px height=30px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td align='justify'><span class=mars3_>
												<span class=mars3t><b>Description</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>

This project designs, implements, and fabricates a 3D many-core processor called 
											3D-MAPS (3D Massively Parallel 
											Processor with Stacked memory) using 3D integration technology. The objective of this
project is threefold. First, we investigate the future many-core architecture and bandwidth-limited applications with emerging
3D integration technology, which brings the processing elements and the storage closer to each other for collaborative, 
high-performance execution. Secondly, using this 3D-integrated design, we intend to demonstrate the potentially immense memory 
bandwidth enabled by high-density, fast die-to-die vias or through-silicon-vias (TSV), a likely front-runner solution for 
future many-core processors. 
In addition, the entire research team aims to figure out how to incorporate current commercially available 2D design and analysis tools 
and existing test methodology, and then leverage them for 3D-IC design with minimal add-on's and cost required. 
This project involves three faculty and more than a dozen of graduate students with our partner foundary and sponsors.  								
</span>
											</td>
										</tr>
<!-- start of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Journal Articles<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='https://ieeexplore.ieee.org/document/6616546' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars3_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS 3D Massively Parallel Processor with Stacked Memory</b>." In <i>IEEE Transactions on Computers</i>, Vol. 64, No.1, pp.112-125, January, 2015.<br>[<a href='/pub/tc15.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_>IEEE TVLSI</span></td><td align='justify'><span class=mars3_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars3_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars3_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_>IEEE TCAD</span></td><td align='justify'><span class=mars3_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars3_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars3_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/pub/3dic12.pdf'>pdf</a>] [<a href='/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars3_>Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores</b>." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/pub/iccd11.pdf'>pdf</a>] [<a href='/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars3_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/pub/mwscas11.pdf'>pdf</a>] [<a href='/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars3_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars3_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars3_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars3_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars3_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars3_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars3_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/pub/micro40.pdf'>pdf</a>] [<a href='/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars3_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors</b>." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Workshop Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars3_>Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "<b>Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor</b>." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars3_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Test Strategies for 3D Die Stacked Integrated Circuits</b>." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
									</table>
								</td>
							</tr>	
							<tr>
								<td>
									<img src='/img/w_bg.gif' width=1px height=50px>
								</td>
							</tr>						
						</table>
					</td>
				</tr>

				<tr>
					<td align=center>
						<img src='/MARS/img/3_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars3_>
									266 Ferst Drive, KACB 2313<br>
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars3_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars3_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>
		</td>
		<td background='/MARS/img/3_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/3_10.gif'></td>
		<td></td>
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
</table>
</body>
</html>
