$date
	Tue Nov 04 15:24:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module L9Q1_tb $end
$var wire 1 ! Qb $end
$var wire 1 " Qa $end
$var reg 1 # E $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & x $end
$scope module L9Q1_ins $end
$var wire 1 # E $end
$var wire 1 ' Ja $end
$var wire 1 ( Jb $end
$var wire 1 ) Ka $end
$var wire 1 * Kb $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & x $end
$var wire 1 ! Qb $end
$var wire 1 " Qa $end
$scope module JKFFa $end
$var wire 1 ' J $end
$var wire 1 ) K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 " Q $end
$upscope $end
$scope module JKFFb $end
$var wire 1 ( J $end
$var wire 1 * K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
0$
0#
x"
x!
$end
#2
0"
0!
1$
#3
0%
#4
0$
#6
1$
#8
0$
1&
#10
1$
#12
0$
#13
1'
1)
0&
1(
1*
1#
#14
0)
0'
1!
1"
1$
#16
0$
#18
0!
0'
0)
1$
1&
#20
0$
#22
1)
1'
1!
1$
#23
