verilog work "lac_unit.v"
verilog work "cla_4_bit_augment.v"
verilog work "cla_16_bit.v"
verilog work "cla_16_bit_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
