# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -DSIMULATION -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S     14582 4222124650841600  1744649260   823159400  1744649260   823159400 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5406 1407374883717401  1744649288   509220000  1744649288   509220000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3858 844424930296087  1744649288   501667900  1744649288   501667900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1744649288   587711500  1744649288   587711500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1744649288   496444000  1744649288   496444000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1744649288   493899200  1744649288   493899200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      7149 844424930296083  1744649288   479859400  1744649288   479859400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1744649288   487165600  1744649288   487165600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1744649288   568711000  1744649288   568711000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      4348 844424930296102  1744649288   571846900  1744649288   571846900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T     13450 844424930296100  1744649288   566857000  1744649288   566857000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2790 844424930296091  1744649288   519652500  1744649288   519652500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1744649288   548670800  1744649288   548670800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1744649288   536215000  1744649288   536215000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     24552 844424930296099  1744649288   553819000  1744649288   553819000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9132 844424930296097  1744649288   536215000  1744649288   536215000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       736 844424930296093  1744649288   529728900  1744649288   529728900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1744649288   517488200  1744649288   517488200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1434 844424930296105  1744649288   593932800  1744649288   593932800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1744649288   598445100  1744649288   598445100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1744649288   582107900  1744649288   582107900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
