Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in.ip --block-symbol-file --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in.ip --synthesis=VERILOG --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in --family=Agilex --part=AGFB014R24B2E2V
Info: platform_reset_in: "Transforming system: platform_reset_in"
Info: platform_reset_in: "Naming system components in system: platform_reset_in"
Info: platform_reset_in: "Processing generation queue"
Info: platform_reset_in: "Generating: platform_reset_in"
Info: platform_reset_in: Done "platform_reset_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
