PARAMETER VERSION = 2.1.0

# Clock Ports
PORT sys_clk_n   = sys_clk_n,   DIR = I, SIGIS = CLK
PORT sys_clk_p   = sys_clk_p,   DIR = I, SIGIS = CLK
PORT dly_clk_n   = dly_clk_n,   DIR = I, SIGIS = CLK
PORT dly_clk_p   = dly_clk_p,   DIR = I, SIGIS = CLK
PORT aux0_clk_n  = aux0_clk_n,  DIR = I, SIGIS = CLK
PORT aux0_clk_p  = aux0_clk_p,  DIR = I, SIGIS = CLK
PORT aux1_clk_n  = aux1_clk_n,  DIR = I, SIGIS = CLK
PORT aux1_clk_p  = aux1_clk_p,  DIR = I, SIGIS = CLK

PORT leddies = leddies, DIR = O,  VEC =  [3:0]

# EPB Ports
PORT epb_clk_in  = epb_clk_in,  DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

PORT ppc_irq_n   = ppc_irq_n,   DIR = O

PORT mgt_ref_clk_top_n    = xaui2_ref_clk_n, DIR = I
PORT mgt_ref_clk_top_p    = xaui2_ref_clk_p, DIR = I
PORT mgt_ref_clk_bottom_n = xaui0_ref_clk_n, DIR = I
PORT mgt_ref_clk_bottom_p = xaui0_ref_clk_p, DIR = I
PORT mgt_rx_top_1_n       = xaui3_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_top_1_p       = xaui3_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_top_1_n       = xaui3_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_top_1_p       = xaui3_mgt_tx_p,  DIR = O, VEC = [3:0]
PORT mgt_rx_top_0_n       = xaui2_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_top_0_p       = xaui2_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_top_0_n       = xaui2_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_top_0_p       = xaui2_mgt_tx_p,  DIR = O, VEC = [3:0]
PORT mgt_rx_bottom_1_n    = xaui1_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_bottom_1_p    = xaui1_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_bottom_1_n    = xaui1_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_bottom_1_p    = xaui1_mgt_tx_p,  DIR = O, VEC = [3:0]
PORT mgt_rx_bottom_0_n    = xaui0_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_bottom_0_p    = xaui0_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_bottom_0_n    = xaui0_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_bottom_0_p    = xaui0_mgt_tx_p,  DIR = O, VEC = [3:0]

PORT adc0_ser_clk = adc0_adc3wire_clk,    DIR = O
PORT adc0_ser_dat = adc0_adc3wire_data,   DIR = O
PORT adc0_ser_cs  = adc0_adc3wire_strobe, DIR = O

PORT adc1_ser_clk = adc1_adc3wire_clk,    DIR = O
PORT adc1_ser_dat = adc1_adc3wire_data,   DIR = O
PORT adc1_ser_cs  = adc1_adc3wire_strobe, DIR = O

# kat_adc/adc0
BEGIN kat_adc_interface
 PARAMETER INSTANCE = kat_adc_adc0
 PARAMETER HW_VER = 1.00.a
 PORT user_data_valid = kat_adc_adc0_user_data_valid
 PORT user_datai0 = kat_adc_adc0_user_datai0
 PORT user_datai1 = kat_adc_adc0_user_datai1
 PORT user_datai2 = kat_adc_adc0_user_datai2
 PORT user_datai3 = kat_adc_adc0_user_datai3
 PORT user_dataq0 = kat_adc_adc0_user_dataq0
 PORT user_dataq1 = kat_adc_adc0_user_dataq1
 PORT user_dataq2 = kat_adc_adc0_user_dataq2
 PORT user_dataq3 = kat_adc_adc0_user_dataq3
 PORT user_overrange = kat_adc_adc0_user_overrange
 PORT user_sync0 = kat_adc_adc0_user_sync0
 PORT user_sync1 = kat_adc_adc0_user_sync1
 PORT user_sync2 = kat_adc_adc0_user_sync2
 PORT user_sync3 = kat_adc_adc0_user_sync3
 PORT adc_clk_p = adc0clk_p
 PORT adc_clk_n = adc0clk_n
 PORT adc_sync_p = adc0sync_p
 PORT adc_sync_n = adc0sync_n
 PORT adc_overrange_p = adc0overrange_p
 PORT adc_overrange_n = adc0overrange_n
 PORT adc_di_d_p = adc0di_d_p
 PORT adc_di_d_n = adc0di_d_n
 PORT adc_di_p = adc0di_p
 PORT adc_di_n = adc0di_n
 PORT adc_dq_d_p = adc0dq_d_p
 PORT adc_dq_d_n = adc0dq_d_n
 PORT adc_dq_p = adc0dq_p
 PORT adc_dq_n = adc0dq_n
 PORT adc_rst = adc0rst
 PORT adc_powerdown = adc0powerdown
 PORT ctrl_reset = adc0_adc_reset
 PORT ctrl_clk_in = adc0_clk
 PORT ctrl_clk_out = adc0_clk
 PORT ctrl_clk90_out = adc0_clk90
 PORT ctrl_dcm_locked = adc0_dcm_locked
 PORT dcm_reset = adc0_dcm_reset
 PORT dcm_psdone = adc0_psdone
 PORT ctrl_clk180_out = adc0_clk180
 PORT ctrl_clk270_out = adc0_clk270
 PORT dcm_psclk = adc0_psclk
 PORT dcm_psen = adc0_psen
 PORT dcm_psincdec = adc0_psincdec
END

PORT adc0_clk_p = adc0clk_p, DIR = in, SIGIS = CLK
PORT adc0_clk_n = adc0clk_n, DIR = in, SIGIS = CLK
PORT adc0_sync_p = adc0sync_p, DIR = in
PORT adc0_sync_n = adc0sync_n, DIR = in
PORT adc0_overrange_p = adc0overrange_p, DIR = in
PORT adc0_overrange_n = adc0overrange_n, DIR = in
PORT adc0_di_d_p = adc0di_d_p, DIR = in, VEC = [7:0]
PORT adc0_di_d_n = adc0di_d_n, DIR = in, VEC = [7:0]
PORT adc0_di_p = adc0di_p, DIR = in, VEC = [7:0]
PORT adc0_di_n = adc0di_n, DIR = in, VEC = [7:0]
PORT adc0_dq_d_p = adc0dq_d_p, DIR = in, VEC = [7:0]
PORT adc0_dq_d_n = adc0dq_d_n, DIR = in, VEC = [7:0]
PORT adc0_dq_p = adc0dq_p, DIR = in, VEC = [7:0]
PORT adc0_dq_n = adc0dq_n, DIR = in, VEC = [7:0]
PORT adc0_rst = adc0rst, DIR = out
PORT adc0_powerdown = adc0powerdown, DIR = out


BEGIN kat_adc
 PARAMETER INSTANCE = kat_adc_inst
 PARAMETER HW_VER = 1.00.a
 PORT clk = adc0_clk
 PORT rst     = 0b0
 PORT leddies = leddies
 PORT adc0_data_valid = kat_adc_adc0_user_data_valid
 PORT adc0_datai0 = kat_adc_adc0_user_datai0
 PORT adc0_datai1 = kat_adc_adc0_user_datai1
 PORT adc0_datai2 = kat_adc_adc0_user_datai2
 PORT adc0_datai3 = kat_adc_adc0_user_datai3
 PORT adc0_dataq0 = kat_adc_adc0_user_dataq0
 PORT adc0_dataq1 = kat_adc_adc0_user_dataq1
 PORT adc0_dataq2 = kat_adc_adc0_user_dataq2
 PORT adc0_dataq3 = kat_adc_adc0_user_dataq3
 #PORT adc0_overrange = kat_adc_adc0_user_overrange0
 PORT adc0_sync0 = kat_adc_adc0_user_sync0
 PORT adc0_sync1 = kat_adc_adc0_user_sync1
 PORT adc0_sync2 = kat_adc_adc0_user_sync2
 PORT adc0_sync3 = kat_adc_adc0_user_sync3
 PORT adc1_data_valid = kat_adc_adc1_user_data_valid
 PORT adc1_datai0 = kat_adc_adc1_user_datai0
 PORT adc1_datai1 = kat_adc_adc1_user_datai1
 PORT adc1_datai2 = kat_adc_adc1_user_datai2
 PORT adc1_datai3 = kat_adc_adc1_user_datai3
 PORT adc1_dataq0 = kat_adc_adc1_user_dataq0
 PORT adc1_dataq1 = kat_adc_adc1_user_dataq1
 PORT adc1_dataq2 = kat_adc_adc1_user_dataq2
 PORT adc1_dataq3 = kat_adc_adc1_user_dataq3
 #PORT adc1_overrange = kat_adc_adc1_user_overrange0
 PORT adc1_sync0 = kat_adc_adc1_user_sync0
 PORT adc1_sync1 = kat_adc_adc1_user_sync1
 PORT adc1_sync2 = kat_adc_adc1_user_sync2
 PORT adc1_sync3 = kat_adc_adc1_user_sync3
 PORT ctrl0 = kat_adc_ctrl0_user_data_out
 PORT ctrl1 = kat_adc_ctrl1_user_data_out
 PORT qdr0_ack = kat_adc_qdr0_ack
 PORT qdr0_cal_fail = kat_adc_qdr0_cal_fail
 PORT qdr0_din = kat_adc_qdr0_data_out
 PORT qdr0_phy_ready = kat_adc_qdr0_phy_ready
 PORT qdr0_address = kat_adc_qdr0_address
 PORT qdr0_be = kat_adc_qdr0_be
 PORT qdr0_dout = kat_adc_qdr0_data_in
 PORT qdr0_rd_en = kat_adc_qdr0_rd_en
 PORT qdr0_wr_en = kat_adc_qdr0_wr_en
 PORT qdr1_ack = kat_adc_qdr1_ack
 PORT qdr1_cal_fail = kat_adc_qdr1_cal_fail
 PORT qdr1_din = kat_adc_qdr1_data_out
 PORT qdr1_phy_ready = kat_adc_qdr1_phy_ready
 PORT qdr1_address = kat_adc_qdr1_address
 PORT qdr1_be = kat_adc_qdr1_be
 PORT qdr1_dout = kat_adc_qdr1_data_in
 PORT qdr1_rd_en = kat_adc_qdr1_rd_en
 PORT qdr1_wr_en = kat_adc_qdr1_wr_en
 PORT status0 = kat_adc_status0_user_data_in
 PORT status1 = kat_adc_status1_user_data_in
 PORT ten_gbe0_led_rx = kat_adc_ten_gbe0_led_rx
 PORT ten_gbe0_led_tx = kat_adc_ten_gbe0_led_tx
 PORT ten_gbe0_led_up = kat_adc_ten_gbe0_led_up
 PORT ten_gbe0_rx_bad_frame = kat_adc_ten_gbe0_rx_bad_frame
 PORT ten_gbe0_rx_data = kat_adc_ten_gbe0_rx_data
 PORT ten_gbe0_rx_end_of_frame = kat_adc_ten_gbe0_rx_end_of_frame
 PORT ten_gbe0_rx_overrun = kat_adc_ten_gbe0_rx_overrun
 PORT ten_gbe0_rx_source_ip = kat_adc_ten_gbe0_rx_source_ip
 PORT ten_gbe0_rx_source_port = kat_adc_ten_gbe0_rx_source_port
 PORT ten_gbe0_rx_valid = kat_adc_ten_gbe0_rx_valid
 PORT ten_gbe0_tx_afull = kat_adc_ten_gbe0_tx_afull
 PORT ten_gbe0_tx_overflow = kat_adc_ten_gbe0_tx_overflow
 PORT ten_gbe0_rst = kat_adc_ten_gbe0_rst
 PORT ten_gbe0_rx_ack = kat_adc_ten_gbe0_rx_ack
 PORT ten_gbe0_rx_overrun_ack = kat_adc_ten_gbe0_rx_overrun_ack
 PORT ten_gbe0_tx_data = kat_adc_ten_gbe0_tx_data
 PORT ten_gbe0_tx_dest_ip = kat_adc_ten_gbe0_tx_dest_ip
 PORT ten_gbe0_tx_dest_port = kat_adc_ten_gbe0_tx_dest_port
 PORT ten_gbe0_tx_end_of_frame = kat_adc_ten_gbe0_tx_end_of_frame
 PORT ten_gbe0_tx_valid = kat_adc_ten_gbe0_tx_valid
END

BEGIN opb_katadccontroller
 PARAMETER INSTANCE     = opb_katadccontroller_0
 PARAMETER HW_VER       = 1.00.a
 PARAMETER C_BASEADDR   = 0x00020000
 PARAMETER C_HIGHADDR   = 0x0002ffff
 PARAMETER AUTOCONFIG_0 = 1
 PARAMETER AUTOCONFIG_1 = 1
 PARAMETER INTERLEAVED_0 = 0
 PARAMETER INTERLEAVED_1 = 0
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT adc0_adc3wire_clk = adc0_adc3wire_clk
 PORT adc0_adc3wire_data = adc0_adc3wire_data
 PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe
 PORT adc0_adc_reset = adc0_adc_reset
 PORT adc0_dcm_reset = adc0_dcm_reset
 PORT adc1_adc3wire_clk = adc1_adc3wire_clk
 PORT adc1_adc3wire_data = adc1_adc3wire_data
 PORT adc1_adc3wire_strobe = adc1_adc3wire_strobe
 PORT adc1_adc_reset = adc1_adc_reset
 PORT adc1_dcm_reset = adc1_dcm_reset
 PORT adc0_psclk = adc0_psclk
 PORT adc0_psen = adc0_psen
 PORT adc0_psincdec = adc0_psincdec
 PORT adc0_psdone = adc0_psdone
 PORT adc0_clk = adc0_clk
 PORT adc1_psclk = adc1_psclk
 PORT adc1_psen = adc1_psen
 PORT adc1_psincdec = adc1_psincdec
 PORT adc1_psdone = adc1_psdone
 PORT adc1_clk = adc1_clk
END

# kat_adc/adc1
BEGIN kat_adc_interface
 PARAMETER INSTANCE = kat_adc_adc1
 PARAMETER HW_VER = 1.00.a
 PORT user_data_valid = kat_adc_adc1_user_data_valid
 PORT user_datai0 = kat_adc_adc1_user_datai0
 PORT user_datai1 = kat_adc_adc1_user_datai1
 PORT user_datai2 = kat_adc_adc1_user_datai2
 PORT user_datai3 = kat_adc_adc1_user_datai3
 PORT user_dataq0 = kat_adc_adc1_user_dataq0
 PORT user_dataq1 = kat_adc_adc1_user_dataq1
 PORT user_dataq2 = kat_adc_adc1_user_dataq2
 PORT user_dataq3 = kat_adc_adc1_user_dataq3
 PORT user_overrange = kat_adc_adc1_user_overrange
 PORT user_sync0 = kat_adc_adc1_user_sync0
 PORT user_sync1 = kat_adc_adc1_user_sync1
 PORT user_sync2 = kat_adc_adc1_user_sync2
 PORT user_sync3 = kat_adc_adc1_user_sync3
 PORT adc_clk_p = adc1clk_p
 PORT adc_clk_n = adc1clk_n
 PORT adc_sync_p = adc1sync_p
 PORT adc_sync_n = adc1sync_n
 PORT adc_overrange_p = adc1overrange_p
 PORT adc_overrange_n = adc1overrange_n
 PORT adc_di_d_p = adc1di_d_p
 PORT adc_di_d_n = adc1di_d_n
 PORT adc_di_p = adc1di_p
 PORT adc_di_n = adc1di_n
 PORT adc_dq_d_p = adc1dq_d_p
 PORT adc_dq_d_n = adc1dq_d_n
 PORT adc_dq_p = adc1dq_p
 PORT adc_dq_n = adc1dq_n
 PORT adc_rst = adc1rst
 PORT adc_powerdown = adc1powerdown
 PORT ctrl_reset = adc1_adc_reset
 PORT ctrl_clk_in = adc1_clk
 PORT ctrl_clk_out = adc1_clk
 PORT ctrl_clk90_out = adc1_clk90
 PORT ctrl_dcm_locked = adc1_dcm_locked
 PORT dcm_reset = adc1_dcm_reset
 PORT dcm_psdone = adc1_psdone
 PORT ctrl_clk180_out = adc1_clk180
 PORT ctrl_clk270_out = adc1_clk270
 PORT dcm_psclk = adc1_psclk
 PORT dcm_psen = adc1_psen
 PORT dcm_psincdec = adc1_psincdec
END

PORT adc1_clk_p = adc1clk_p, DIR = in, SIGIS = CLK
PORT adc1_clk_n = adc1clk_n, DIR = in, SIGIS = CLK
PORT adc1_sync_p = adc1sync_p, DIR = in
PORT adc1_sync_n = adc1sync_n, DIR = in
PORT adc1_overrange_p = adc1overrange_p, DIR = in
PORT adc1_overrange_n = adc1overrange_n, DIR = in
PORT adc1_di_d_p = adc1di_d_p, DIR = in, VEC = [7:0]
PORT adc1_di_d_n = adc1di_d_n, DIR = in, VEC = [7:0]
PORT adc1_di_p = adc1di_p, DIR = in, VEC = [7:0]
PORT adc1_di_n = adc1di_n, DIR = in, VEC = [7:0]
PORT adc1_dq_d_p = adc1dq_d_p, DIR = in, VEC = [7:0]
PORT adc1_dq_d_n = adc1dq_d_n, DIR = in, VEC = [7:0]
PORT adc1_dq_p = adc1dq_p, DIR = in, VEC = [7:0]
PORT adc1_dq_n = adc1dq_n, DIR = in, VEC = [7:0]
PORT adc1_rst = adc1rst, DIR = out
PORT adc1_powerdown = adc1powerdown, DIR = out


BEGIN roach_infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PORT sys_clk_n     = sys_clk_n
  PORT sys_clk_p     = sys_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux0_clk_n    = aux0_clk_n
  PORT aux0_clk_p    = aux0_clk_p
  PORT aux1_clk_n    = aux1_clk_n
  PORT aux1_clk_p    = aux1_clk_p
  PORT epb_clk_in    = epb_clk_in
  PORT sys_clk       = sys_clk
  PORT sys_clk90     = sys_clk90
  PORT sys_clk180    = sys_clk180
  PORT sys_clk270    = sys_clk270
  PORT sys_clk_lock  = sys_clk_lock
  PORT sys_clk2x     = sys_clk2x
  PORT sys_clk2x90   = sys_clk2x90
  PORT sys_clk2x180  = sys_clk2x180
  PORT sys_clk2x270  = sys_clk2x270
  PORT dly_clk       = dly_clk
  PORT aux0_clk      = aux0_clk
  PORT aux0_clk90    = aux0_clk90
  PORT aux0_clk180   = aux0_clk180
  PORT aux0_clk270   = aux0_clk270
  PORT aux1_clk      = aux1_clk
  PORT aux1_clk90    = aux1_clk90
  PORT aux1_clk180   = aux1_clk180
  PORT aux1_clk270   = aux1_clk270
  PORT aux0_clk2x    = aux0_clk2x
  PORT aux0_clk2x90  = aux0_clk2x90
  PORT aux0_clk2x180 = aux0_clk2x180
  PORT aux0_clk2x270 = aux0_clk2x270
  PORT epb_clk       = epb_clk
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = epb_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_REG_GRANTS = 0
  PORT SYS_Rst = 0b0
  PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk       = epb_clk
  PORT sys_reset     = 0b0
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN sys_block
  PARAMETER INSTANCE = sys_block_inst
  PARAMETER HW_VER = 1.00.a

  PARAMETER BOARD_ID     = 0xdeaf
  PARAMETER REV_MAJOR    = 0x0
  PARAMETER REV_MINOR    = 0x0
  PARAMETER REV_RCS      = 0x0
  PARAMETER RCS_UPTODATE = 0x0

  PARAMETER C_BASEADDR   = 0x00000000
  PARAMETER C_HIGHADDR   = 0x0000FFFF
  BUS_INTERFACE SOPB = opb0

  PORT OPB_Clk    = epb_clk
  PORT irq_n      = ppc_irq_n
  PORT app_irq    = 0x0000

  PORT fab_clk    = adc0_clk
END

BEGIN xaui_infrastructure
  PARAMETER INSTANCE = xaui_infrastructure_inst
  PARAMETER HW_VER = 1.00.a
  PARAMETER DIFF_BOOST = "TRUE"
  PARAMETER DISABLE_0  = 0
  PORT mgt_refclk_t_n = xaui2_ref_clk_n
  PORT mgt_refclk_t_p = xaui2_ref_clk_p
  PORT mgt_refclk_b_n = xaui0_ref_clk_n
  PORT mgt_refclk_b_p = xaui0_ref_clk_p
  PORT mgt_rx_t1_n    = xaui3_mgt_rx_n
  PORT mgt_rx_t1_p    = xaui3_mgt_rx_p
  PORT mgt_tx_t1_n    = xaui3_mgt_tx_n
  PORT mgt_tx_t1_p    = xaui3_mgt_tx_p
  PORT mgt_rx_t0_n    = xaui2_mgt_rx_n
  PORT mgt_rx_t0_p    = xaui2_mgt_rx_p
  PORT mgt_tx_t0_n    = xaui2_mgt_tx_n
  PORT mgt_tx_t0_p    = xaui2_mgt_tx_p
  PORT mgt_rx_b1_n    = xaui1_mgt_rx_n
  PORT mgt_rx_b1_p    = xaui1_mgt_rx_p
  PORT mgt_tx_b1_n    = xaui1_mgt_tx_n
  PORT mgt_tx_b1_p    = xaui1_mgt_tx_p
  PORT mgt_rx_b0_n    = xaui0_mgt_rx_n
  PORT mgt_rx_b0_p    = xaui0_mgt_rx_p
  PORT mgt_tx_b0_n    = xaui0_mgt_tx_n
  PORT mgt_tx_b0_p    = xaui0_mgt_tx_p
  PORT reset          = sys_reset
  PORT mgt_clk_0      = mgt_clk_0
  BUS_INTERFACE XAUI_SYS_0  = xaui_sys0
  BUS_INTERFACE XAUI_CONF_0 = xaui_conf0
END

############################
# Simulink interfaces      #
############################

# kat_adc/XSG core config


# kat_adc/ctrl0
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = kat_adc_ctrl0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = kat_adc_ctrl0_user_data_out
 PORT user_clk = adc0_clk
END

# kat_adc/ctrl1
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = kat_adc_ctrl1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000100
 PARAMETER C_HIGHADDR = 0x010001FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = kat_adc_ctrl1_user_data_out
 PORT user_clk = adc0_clk
END

# kat_adc/qdr0
BEGIN qdr_controller
 PARAMETER INSTANCE = qdr0_controller
 PARAMETER CLK_FREQ = 300
 PARAMETER HW_VER   = 1.00.a
 PORT clk0    = adc0_clk
 PORT clk180  = adc0_clk180
 PORT clk270  = adc0_clk270
 PORT div_clk = epb_clk
 PORT reset   = 0b0
 PORT qdr_k_n       = qdr0_k_n
 PORT qdr_k         = qdr0_k
 PORT qdr_d         = qdr0_d
 PORT qdr_bw_n      = qdr0_bw_n
 PORT qdr_sa        = qdr0_sa
 PORT qdr_w_n       = qdr0_w_n
 PORT qdr_r_n       = qdr0_r_n
 PORT qdr_q         = qdr0_q
 PORT qdr_cq_n      = qdr0_cq_n
 PORT qdr_cq        = qdr0_cq
 PORT qdr_qvld      = qdr0_qvld
 PORT qdr_dll_off_n = qdr0_dll_off_n
 PORT phy_rdy  = kat_adc_qdr0_phy_ready 
 PORT cal_fail = kat_adc_qdr0_cal_fail
 BUS_INTERFACE MQDR = kat_adc_qdr0
END

PORT qdr0_k_n       = qdr0_k_n       , DIR = O
PORT qdr0_k         = qdr0_k         , DIR = O
PORT qdr0_d         = qdr0_d         , DIR = O, VEC = [17:0]
PORT qdr0_bw_n      = qdr0_bw_n      , DIR = O, VEC =  [1:0]
PORT qdr0_sa        = qdr0_sa        , DIR = O, VEC = [21:0]
PORT qdr0_w_n       = qdr0_w_n       , DIR = O
PORT qdr0_r_n       = qdr0_r_n       , DIR = O
PORT qdr0_q         = qdr0_q         , DIR = I, VEC = [17:0]
PORT qdr0_cq_n      = qdr0_cq_n      , DIR = I
PORT qdr0_cq        = qdr0_cq        , DIR = I
PORT qdr0_qvld      = qdr0_qvld      , DIR = I
PORT qdr0_dll_off_n = qdr0_dll_off_n , DIR = O


BEGIN opb_qdr_sniffer
 PARAMETER INSTANCE   = qdr0_sniffer
 PARAMETER HW_VER     = 1.00.a
 PARAMETER ENABLE     = 0
 PARAMETER C_BASEADDR = 0x02000000
 PARAMETER C_HIGHADDR = 0x02ffffff
 BUS_INTERFACE SQDR = kat_adc_qdr0
 BUS_INTERFACE SOPB = opb0
 PORT qdr_clk       = adc0_clk
 PORT slave_addr    = kat_adc_qdr0_address
 PORT slave_wr_strb = kat_adc_qdr0_wr_en
 PORT slave_wr_data = kat_adc_qdr0_data_in
 PORT slave_wr_be   = kat_adc_qdr0_be
 PORT slave_rd_strb = kat_adc_qdr0_rd_en
 PORT slave_rd_data = kat_adc_qdr0_data_out
 PORT slave_ack     = kat_adc_qdr0_ack
END

# kat_adc/qdr1
BEGIN qdr_controller
 PARAMETER INSTANCE = qdr1_controller
 PARAMETER CLK_FREQ = 300
 PARAMETER HW_VER   = 1.00.a
 PORT clk0    = adc0_clk
 PORT clk180  = adc0_clk180
 PORT clk270  = adc0_clk270
 PORT div_clk = epb_clk
 PORT reset   = 0b0
 PORT qdr_k_n       = qdr1_k_n
 PORT qdr_k         = qdr1_k
 PORT qdr_d         = qdr1_d
 PORT qdr_bw_n      = qdr1_bw_n
 PORT qdr_sa        = qdr1_sa
 PORT qdr_w_n       = qdr1_w_n
 PORT qdr_r_n       = qdr1_r_n
 PORT qdr_q         = qdr1_q
 PORT qdr_cq_n      = qdr1_cq_n
 PORT qdr_cq        = qdr1_cq
 PORT qdr_qvld      = qdr1_qvld
 PORT qdr_dll_off_n = qdr1_dll_off_n
 PORT phy_rdy  = kat_adc_qdr1_phy_ready 
 PORT cal_fail = kat_adc_qdr1_cal_fail
 BUS_INTERFACE MQDR = kat_adc_qdr1
END

PORT qdr1_k_n       = qdr1_k_n       , DIR = O
PORT qdr1_k         = qdr1_k         , DIR = O
PORT qdr1_d         = qdr1_d         , DIR = O, VEC = [17:0]
PORT qdr1_bw_n      = qdr1_bw_n      , DIR = O, VEC =  [1:0]
PORT qdr1_sa        = qdr1_sa        , DIR = O, VEC = [21:0]
PORT qdr1_w_n       = qdr1_w_n       , DIR = O
PORT qdr1_r_n       = qdr1_r_n       , DIR = O
PORT qdr1_q         = qdr1_q         , DIR = I, VEC = [17:0]
PORT qdr1_cq_n      = qdr1_cq_n      , DIR = I
PORT qdr1_cq        = qdr1_cq        , DIR = I
PORT qdr1_qvld      = qdr1_qvld      , DIR = I
PORT qdr1_dll_off_n = qdr1_dll_off_n , DIR = O


BEGIN opb_qdr_sniffer
 PARAMETER INSTANCE   = qdr1_sniffer
 PARAMETER HW_VER     = 1.00.a
 PARAMETER ENABLE     = 0
 PARAMETER C_BASEADDR = 0x03000000
 PARAMETER C_HIGHADDR = 0x03ffffff
 BUS_INTERFACE SQDR = kat_adc_qdr1
 BUS_INTERFACE SOPB = opb0
 PORT qdr_clk       = adc0_clk
 PORT slave_addr    = kat_adc_qdr1_address
 PORT slave_wr_strb = kat_adc_qdr1_wr_en
 PORT slave_wr_data = kat_adc_qdr1_data_in
 PORT slave_wr_be   = kat_adc_qdr1_be
 PORT slave_rd_strb = kat_adc_qdr1_rd_en
 PORT slave_rd_data = kat_adc_qdr1_data_out
 PORT slave_ack     = kat_adc_qdr1_ack
END



# kat_adc/status0
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = kat_adc_status0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000600
 PARAMETER C_HIGHADDR = 0x010006FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = kat_adc_status0_user_data_in
 PORT user_clk = adc0_clk
END

# kat_adc/status1
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = kat_adc_status1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000700
 PARAMETER C_HIGHADDR = 0x010007FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = kat_adc_status1_user_data_in
 PORT user_clk = adc0_clk
END

# kat_adc/ten_gbe0
BEGIN kat_ten_gb_eth
 PARAMETER INSTANCE = kat_adc_ten_gbe0
 PARAMETER HW_VER = 1.00.a
 PARAMETER SWING = 800
 PARAMETER PREEMPHASYS = 3
 PARAMETER FABRIC_MAC = 0x123456780000
 PARAMETER FABRIC_IP = 0xC0A80544
 PARAMETER FABRIC_PORT = 0x2710
 PARAMETER FABRIC_GATEWAY = 0x1
 PARAMETER FABRIC_ENABLE = 1
 PARAMETER RX_DIST_RAM = 1
 PARAMETER CPU_RX_ENABLE = 0
 PARAMETER CPU_TX_ENABLE = 0
 PARAMETER C_BASEADDR = 0x01004000
 PARAMETER C_HIGHADDR = 0x01007FFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 BUS_INTERFACE XAUI_CONF = xaui_conf0
 BUS_INTERFACE XGMII = xgmii0
 PORT led_rx = kat_adc_ten_gbe0_led_rx
 PORT led_tx = kat_adc_ten_gbe0_led_tx
 PORT led_up = kat_adc_ten_gbe0_led_up
 PORT rx_bad_frame = kat_adc_ten_gbe0_rx_bad_frame
 PORT rx_data = kat_adc_ten_gbe0_rx_data
 PORT rx_end_of_frame = kat_adc_ten_gbe0_rx_end_of_frame
 PORT rx_overrun = kat_adc_ten_gbe0_rx_overrun
 PORT rx_source_ip = kat_adc_ten_gbe0_rx_source_ip
 PORT rx_source_port = kat_adc_ten_gbe0_rx_source_port
 PORT rx_valid = kat_adc_ten_gbe0_rx_valid
 PORT tx_afull = kat_adc_ten_gbe0_tx_afull
 PORT tx_overflow = kat_adc_ten_gbe0_tx_overflow
 PORT rst = kat_adc_ten_gbe0_rst
 PORT rx_ack = kat_adc_ten_gbe0_rx_ack
 PORT rx_overrun_ack = kat_adc_ten_gbe0_rx_overrun_ack
 PORT tx_data = kat_adc_ten_gbe0_tx_data
 PORT tx_dest_ip = kat_adc_ten_gbe0_tx_dest_ip
 PORT tx_dest_port = kat_adc_ten_gbe0_tx_dest_port
 PORT tx_end_of_frame = kat_adc_ten_gbe0_tx_end_of_frame
 PORT tx_valid = kat_adc_ten_gbe0_tx_valid
 PORT clk = adc0_clk
 PORT xaui_clk = mgt_clk_0
END

BEGIN xaui_phy
  PARAMETER INSTANCE = xaui_phy_0
  PARAMETER HW_VER = 1.00.a
  PARAMETER USE_KAT_XAUI = 1
  BUS_INTERFACE XAUI_SYS = xaui_sys0
  BUS_INTERFACE XGMII    = xgmii0
  PORT reset   = sys_reset
  PORT mgt_clk = mgt_clk_0
END
