{
	"design__instance__displacement__total": 0,
	"design__instance__displacement__mean": 0,
	"design__instance__displacement__max": 0,
	"route__wirelength__estimated": 10815.8,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 15,
	"design__die__area": 38544.2,
	"design__core__area": 32288.5,
	"design__instance__count": 1334,
	"design__instance__area": 14143.6,
	"design__instance__count__stdcell": 1334,
	"design__instance__area__stdcell": 14143.6,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.438038,
	"design__instance__utilization__stdcell": 0.438038,
	"design__instance__count__class:fill_cell": 132,
	"design__instance__count__class:tap_cell": 442,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 1,
	"design__instance__count__class:timing_repair_buffer": 14,
	"design__instance__count__class:inverter": 18,
	"design__instance__count__class:sequential_cell": 347,
	"design__instance__count__class:multi_input_combinational_cell": 511,
	"design__io": 15,
	"design__die__area": 38544.2,
	"design__core__area": 32288.5,
	"design__instance__count": 1334,
	"design__instance__area": 14143.6,
	"design__instance__count__stdcell": 1334,
	"design__instance__area__stdcell": 14143.6,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.438038,
	"design__instance__utilization__stdcell": 0.438038,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}