%% These are replacement strings, ie: shortcuts taken from awdeorio.bib
%% 
@string{aspdac    = "Proc. ASPDAC"}
@string{async     = "Proc. ASYNC"}
@string{berkeley  = "University of California, Berkeley"}
@string{caltech   = "California Institute of Technology"}
@string{cav       = "Proc. CAV"}
@string{charme    = "Proc. CHARME"}
@string{dac       = "Proc. DAC"}
@string{damp      = "Proc. DAMP"}
@string{date      = "Proc. DATE"}
@string{destest   = "IEEE Design \& Test"}
@string{dsn       = "Proc. DSN"}
@string{duke      = "Duke University"}
@string{edac      = "Proc. EDAC"}
@string{edtc      = "Proc. ED\&TC"}
@string{eurodac   = "Proc. EuroDAC"}
@string{eurosys   = "Proc. EuroSys"}
@string{hpca      = "Proc. HPCA"}
@string{ibmjournal= "IBM Journal"}
@string{iccad     = "Proc. ICCAD"}
@string{iccd      = "Proc. ICCD"}
@string{ije       = "International Journal of Electronics"}
@string{iwls      = "International Workshop on Logic Synthesis"}
@string{isca      = "Proc. ISCA"}
@string{iscas     = "Proc. ISCAS"}
@string{islped    = "Proc. ISLPED"}
@string{ispass    = "Proc. ISPASS"}
@string{issre     = "Proc. ISSRE"}
@string{isss      = "Proc. ISSS"}
@string{itc       = "Proc. ITC"}
@string{jssc      = "IEEE Journal of Solid-State Circuits"}
@string{micro     = "Proc. MICRO"}
@string{pcrcw     = "Proc. PCRCW"}
@string{pldi     = "Proc. PLDI"}
@string{popl      = "Proc. POPL"}
@string{raaw      = "Reconfigurable and Adaptive Architecture Workshop"}
@string{sigarch   = "ACM SIGARCH Computer Architecture News"}
@string{sigplan   = "ACM SIGPLAN Notices"}
@string{sosp      = "Proc. SOSP"}
@string{spaa      = "Proc. SPAA"}
@string{supercomp = "Proc. Supercomputing"}
@string{transcad  = "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"}
@string{transcomp = "IEEE Transactions on Computers"}
@string{transelcomp = "IEEE Trans. on Electronic Computers"}
@string{transvlsi = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}
@string{assp      = "IEEE Trans. on Acoustics, Speech and Signal Processing"}
@string{acmjournal= "ACM Journal"}
@string{cacm      = "Communications of the ACM"}
@string{lncs      = "Lecture Notes in Computer Science"}
@string{kap       = "Kluwer Academic Publishers"}
@string{computer  = "IEEE Computer"}
@string{slca      = "Synthesis Lectures on Computer Architecture"}
@string{pact      = "Proc. PACT"}
@string{nocarc    = "Proc. NoCArc"}

@article{aho,
 author = {Aho, Alfred V. and Corasick, Margaret J.},
 title = {Efficient String Matching: An Aid to Bibliographic Search},
 journal = {Commun. ACM},
 volume = {18},
 number = {6},
 year = {1975}
} 

@inproceedings{bitsplit,
author={Lin Tan and Sherwood, T.},
booktitle=isca,
title={A high throughput string matching architecture for intrusion detection and prevention},
year={2005}
}


@article{borkar11,
 author = {Borkar, Shekhar and Chien, Andrew},
 title = {The Future of Microprocessors},
 journal = cacm,
 volume = {54},
 number = {5},
 year = {2011},
}

 month = may,
 issue_date = {May 2011},
 issn = {0001-0782},
 pages = {67--77},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1941487.1941507},
 doi = {10.1145/1941487.1941507},
 acmid = {1941507},
 publisher = {ACM},
 address = {New York, NY, USA},
}
@inproceedings{unicorn,
 author = {Das, Reetuparna and Narayanasamy, Satish and Satpathy, Sudhir and Dreslinski, Ronald},
 title = {Catnap: Energy Proportional Multiple Network-on-chip},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 year = {2013}
} 



@article{aergia,
 author = {Das, Reetuparna and Mutlu, Onur and Moscibroda, Thomas and Das, Chita},
 title = {Aergia: Exploiting Packet Latency Slack in On-chip Networks},
 journal = {SIGARCH Comput. Archit. News},
 volume = {38},
 number = {3},
 year = {2010}
} 

@inproceedings{hiroic,
author={Jain, A. and Parikh, R. and Bertacco, V.},
booktitle=iccad,
title={High-radix on-chip networks with low-radix routers},
year={2014}
}

@inproceedings{booksim,
  author = {Jiang, Nan and Becker, Daniel and Michelogiannakis, George and Balfour, James and Towles, Brian and Shaw, David and Kim, John and Dally, William},
  booktitle = ispass,
  title = {A detailed and flexible cycle-accurate Network-on-Chip simulator},
  year = {2013}
}

@inproceedings{garnet,
  author = {Agarwal, Niket and Krishna, Tushar and Peh, Li-Shiuan and Jha, Niraj},
  booktitle = ispass,
  title = "{GARNET}: {a} detailed on-chip network model inside a full-system simulator",
  year = {2009}
}
  %author = {Agarwal, Niket and Krishna, Tushar and Peh, Li-Shiuan and Jha, Niraj K.},


@inproceedings{sicosys,
  author = {Puente, Valentin and Gregorio, José and Beivide, Ramón},
  booktitle = "Proc. EMPDP",
  title = "{SICOSYS}: {a}n Integrated Framework for studying Interconnection Network Performance in Multiprocessor Systems",
  year = 2002
}

@inproceedings{noxim,
  author = {Fazzino, F and Palesi, M and Patti, D.},
  title = {Noxim: Network-on-chip simulator},
  year = 2008
}

@inproceedings{netrace,
  author = {Hestness, Joel and Grot, Boris and Keckler, Stephen},
  booktitle = nocarc,
  title = "{Netrace}: dependency-driven trace-based network-on-chip simulation",
  year = 2010
}

@inproceedings{noceve,
  author = {Hammami, Omar and Li, Xinyu and Brault, Jean-Marc},
  booktitle = date,
  title = "{NOCEVE}: {n}etwork on chip emulation and verification environment",
  year = 2012
}


@inproceedings{maia,
  author = {Ost, Luciano and Mello, Aline and Palma, José and Moraes, Fernando and Calazans, Ney},
  booktitle = aspdac,
  title = "{MAIA}: a framework for networks on chip generation and verification",
  year = 2005
}


@article{nam,
  author = {Estrin, Deborah and Handley, Mark and Heidemann, John and McCanne, Steven and Xu, Ya and Yu, Haobo},
  journal = computer,
  number = 11,
  title = "Network Visualization with {Nam}, the {VINT} Network Animator",
  volume = 33,
  year = 2000
}

@inproceedings{trace_align,
  author = {Ozdal, Muhammet and Jaleel, Aamer and Narváez, Paolo and Burns, Steven and Srinivasa, Ganapati},
  booktitle = iccad,
  title = {Trace alignment algorithms for offline workload analysis of heterogeneous architectures},
  year = 2013
}

@inproceedings{esmaeilzadeh11,
 author = {Esmaeilzadeh, Hadi and Blem, Emily and St. Amant, Renee and Sankaralingam, Karthikeyan and Burger, Doug},
 title = {Dark Silicon and the End of Multicore Scaling},
 booktitle = isca,
 year = {2011},
}
 isbn = {978-1-4503-0472-6},
 series = {ISCA '11},
 location = {San Jose, California, USA},
 pages = {365--376},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2000064.2000108},
 doi = {10.1145/2000064.2000108},
 acmid = {2000108},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dark silicon, modeling, multicore, power, technology scaling},
} 

@inproceedings{zebu_server,
 title = {EVE TEAM Zebu-Server Emulation platform},
 url = {http://www.eve-team.com}
}
 isbn = {978-1-4503-0472-6},
 series = {ISCA '11},
 location = {San Jose, California, USA},
 pages = {365--376},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2000064.2000108},
 doi = {10.1145/2000064.2000108},
 acmid = {2000108},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dark silicon, modeling, multicore, power, technology scaling},
} 
@inproceedings{panthre,
 author = {Parikh, Ritesh and Das, Reetuparna and Bertacco, Valeria},
 title = "Power-Aware {NoCs} Through Routing and Topology Reconfiguration",
 booktitle = dac,
 year = {2014}
} 
@ARTICLE{burger04, 
author={Burger, D. and Keckler, S. and McKinley, K. and Dahlin, M. and John, L. and Lin, C. and Moore, C. and Burrill, J. and McDonald, R. and Yoder, W.}, 
journal = computer, 
title={Scaling to the end of silicon with EDGE architectures}, 
year={2004}, 
volume={37}, 
number={7}, 
}
month={July}, 
pages={44-55}, 
keywords={instruction sets;parallel architectures;reduced instruction set computing;semiconductor technology;CMOS technology;EDGE architecture;TRIPS architecture;explicit data graph execution;microprocessor design;post-RISC instruction set architecture;semiconductor technology;Acceleration;CMOS technology;Clocks;Computer architecture;Instruction sets;Pipeline processing;Processor scheduling;Reduced instruction set computing;Silicon;VLIW}, 
doi={10.1109/MC.2004.65}, 
ISSN={0018-9162},}

@INPROCEEDINGS{gupta08, 
author={Gupta, S. and Shuguang Feng and Ansari, A. and Blome, J. and Mahlke, S.}, 
booktitle=micro, 
title={The {StageNet} fabric for constructing resilient multicore systems}, 
year={2008}, 
}

month={Nov}, 
pages={141-151}, 
keywords={CMOS integrated circuits;fault tolerance;integrated circuit reliability;microprocessor chips;redundancy;CMOS feature size;StageNet fabric;coarse-granularity redundancy;fault tolerance;processor pipeline;reliability;resilient multicore systems;wearout mechanisms;Current density;Fabrics;Multicore processing;Performance gain;Redundancy;Semiconductor devices;Space technology;Temperature;Tin;Voltage}, 
doi={10.1109/MICRO.2008.4771786}, 
ISSN={1072-4451},}

@INPROCEEDINGS{pellegrini12, 
author={Pellegrini, A. and Greathouse, J. and Bertacco, V.}, 
booktitle=isca, 
title={Viper: Virtual pipelines for enhanced reliability}, 
year={2012}, 
}

month={June}, 
pages={344-355}, 
keywords={fault tolerant computing;multiprocessing systems;pipeline processing;ad-hoc solutions;centralized control logic;classic CMP design;distributed control logic;enhanced reliability;first class constraint;lifetime device reliability;permanent hardware faults;redundant collection offine-grained hardware components;reliable architectures;viper;virtual pipelines;Computer architecture;Hardware;Integrated circuit reliability;Pipelines;Proposals;Transistors}, 
doi={10.1109/ISCA.2012.6237030}, 
ISSN={1063-6897},}

@ARTICLE{govindaraju12, 
author={Govindaraju, V. and Chen-Han Ho and Nowatzki, T. and Chhugani, J. and Satish, N. and Sankaralingam, K. and Changkyu Kim}, 
journal=micro, 
title={DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing}, 
year={2012}, 
}

month={Sept}, 
volume={32}, 
number={5}, 
pages={38-51}, 
keywords={field programmable gate arrays;parallel processing;power aware computing;resource allocation;DySER architecture;FPGA;GPU acceleration;OpenSparc;dynamically specializing execution resources;energy-efficient computing;field-programmable gate array;functionality specialization;out-of-order CPU;parallelism mechanism;parallelism specialization;streaming SIMD extension;Computer architecture;Energy efficiency;Field programmable gate arrays;Hardware;Parallel processing;Prototypes;DySER;accelerator;architecture;data-level parallelism;energy efficiency;specialization}, 
doi={10.1109/MM.2012.51}, 
ISSN={0272-1732},}

@INPROCEEDINGS{khubaib12, 
author={Khubaib, K. and Suleman, M. and Hashemi, M. and Wilkerson, C. and Patt, Y.}, 
booktitle=micro, 
title={MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP}, 
year={2012}, 
}

month={Dec}, 
pages={305-316}, 
keywords={multi-threading;multiprocessing systems;4-way SMT out-of-order core;CoreFusion;MorphCore;energy-efficient microarchitecture;high performance ILP;high throughput TLP;instruction-level parallelism;medium out-of-order cores;multithreaded code;single-threaded code;small in-order cores;thread level parallelism}, 
doi={10.1109/MICRO.2012.36}, 
ISSN={1072-4451},}

@inproceedings{ipek07,
 author = {Ipek, Engin and Kirman, Meyrem and Kirman, Nevin and Martinez, Jose},
 title = {Core Fusion: Accommodating Software Diversity in Chip Multiprocessors},
 booktitle = isca,
 year = {2007},
}
 isbn = {978-1-59593-706-3},
 series = {ISCA '07},
 location = {San Diego, California, USA},
 pages = {186--197},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1250662.1250686},
 doi = {10.1145/1250662.1250686},
 acmid = {1250686},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {chip multiprocessors, reconfigurable architectures, software diversity},
} 
 
@inproceedings{zhou14,
 author = {Zhou, Yanqi and Wentzlaff, David},
 title = {The Sharing Architecture: Sub-core Configurability for IaaS Clouds},
 booktitle = asplos,
 year = {2014},
}
 isbn = {978-1-4503-2305-5},
 series = {ASPLOS '14},
 location = {Salt Lake City, Utah, USA},
 pages = {559--574},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2541940.2541950},
 doi = {10.1145/2541940.2541950},
 acmid = {2541950},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache, cache banks, infrastructure as a service (iaas), market efficiency, slice, utility, virtual core (vcore), virtual machine (vm)},
}

@inproceedings{lukefahr12,
 author = {Lukefahr, Andrew and Padmanabha, Shruti and Das, Reetuparna and Sleiman, Faissal and Dreslinski, Ronald and Wenisch, Thomas and Mahlke, Scott},
 title = {Composite Cores: Pushing Heterogeneity Into a Core},
 booktitle = micro,
 year = {2012},
}

 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {317--328},
 series = {MICRO-45},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2012.37},
 doi = {10.1109/MICRO.2012.37},
 acmid = {2457508},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {heterogeneous architecture, core microarchitecure, split pipelines, reactive controller},
} 

@inproceedings{kim07,
 author = {Kim, Changkyu and Sethumadhavan, Simha and Govindan, M. and Ranganathan, Nitya and Gulati, Divya and Burger, Doug and Keckler, Stephen W.},
 title = {Composable Lightweight Processors},
 booktitle = micro,
 year = {2007},
}

 isbn = {0-7695-3047-8},
 pages = {381--394},
 series = {MICRO 40},
 numpages = {14},
 url = {http://dx.doi.org/10.1109/MICRO.2007.10},
 doi = {10.1109/MICRO.2007.10},
 acmid = {1331733},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{swanson03,
 author = {Swanson, Steven and Michelson, Ken and Schwerin, Andrew and Oskin, Mark},
 title = {WaveScalar},
 booktitle = micro,
 year = {2003},
}
 isbn = {0-7695-2043-X},
 series = {MICRO 36},
 pages = {291--},
 url = {http://dl.acm.org/citation.cfm?id=956417.956546},
 acmid = {956546},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{lukefahr14,
 author = {Lukefahr, Andrew and Padmanabha, Shruti and Das, Reetuparna and Dreslinski,Jr., Ronald and Wenisch, Thomas F. and Mahlke, Scott},
 title = {Heterogeneous Microarchitectures Trump Voltage Scaling for Low-power Cores},
 booktitle = pact,
 year = {2014},
}
 isbn = {978-1-4503-2809-8},
 series = {PACT '14},
 location = {Edmonton, AB, Canada},
 pages = {237--250},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/2628071.2628078},
 doi = {10.1145/2628071.2628078},
 acmid = {2628078},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dvfs, energy efficiency, fine-grained architectures, heterogeneous multicores},
} 

@inproceedings{kriebel14,
 author = {Kriebel, Florian and Rehman, Semeen and Sun, Duo and Shafique, Muhammad and Henkel, J\"{o}rg},
 title = {ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era},
 booktitle = dac,
 year = {2014},
}
 series = {DAC '14},
 isbn = {978-1-4503-2730-5},
 location = {San Francisco, CA, USA},
 pages = {12:1--12:6},
 articleno = {12},
 numpages = {6},
 url = {http://doi.acm.org.proxy.lib.umich.edu/10.1145/2593069.2593094},
 doi = {10.1145/2593069.2593094},
 acmid = {2593094},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{borkar05, 
author={Borkar, S.}, 
journal=micro, 
title={Designing reliable systems from unreliable components: the challenges of transistor variability and degradation}, 
year={2005}, 
}

month={Nov}, 
volume={25}, 
number={6}, 
pages={10-16}, 
keywords={VLSI;integrated circuit design;integrated circuit reliability;integrated circuit testing;logic design;microprocessor chips;transistors;delay;leakage current;microarchitecture;reliable system design;testing;transistor degradation;transistor variability;unreliable components;Circuit testing;Degradation;Energy consumption;Error correction codes;Lithography;Power dissipation;Power system reliability;Productivity;Very large scale integration;Voltage;Hardware Computer System Organization}, 
doi={10.1109/MM.2005.110}, 
ISSN={0272-1732},}

@ARTICLE{kumar05,
author={Kumar, R. and Tullsen, D. and Jouppi, N. and Ranganathan, P.},
journal=computer,
title={Heterogeneous chip multiprocessors},
year={2005},
volume={38},
number={11},
}
month={Nov},
pages={32-38},
keywords={microprocessor chips;multiprocessing systems;parallel architectures;system-on-chip;Amdahl law;CMP;Moore law;heterogeneous chip multiprocessors;multicore microprocessors;Clocks;Costs;Frequency;IEEE news;Microprocessors;Moore's Law;Multicore processing;Portable computers;Sun;Throughput;CMP;Chip multiprocessors;Heterogeneity;Multicore microprocessors;Multiprocessors;Power-aware computing;System architectures},
doi={10.1109/MC.2005.379},
ISSN={0018-9162},}

@ARTICLE{austin04, 
author={Austin, T. and Blaauw, D. and Mudge, T. and Flautner, K.}, 
journal=computer, 
title={Making typical silicon matter with Razor}, 
year={2004}, 
volume={37}, 
number={3}, 
}
pages={57-65}, 
month={Mar}, 
keywords={circuit optimisation;error correction;error detection;hardware-software codesign;logic CAD;microprocessor chips;pipeline processing;power consumption;timing;Razor;circuit-timing error correction;circuit-timing error detection;codesign methodology;design optimizations;digital systems;microprocessor pipeline;minimum power consumption;on-chip densities;timing speculation;voltage scaling;Design methodology;Design optimization;Digital systems;Dynamic voltage scaling;Error correction;Microprocessors;Pipelines;Robustness;Silicon;Tuned circuits}, 
doi={10.1109/MC.2004.1274005}, 
ISSN={0018-9162},}


@inproceedings{pellegrini13,
  title={Cobra: A comprehensive bundle-based reliable architecture},
  author={Pellegrini, Andrea and Bertacco, Valeria},
  booktitle={Proc.{SAMOS}},
  year={2013},
}
  pages={247--254},
  organization={IEEE}
}

@inproceedings{romanescu08,
 author = {Romanescu, Bogdan and Sorin, Daniel},
 title = {Core Cannibalization Architecture: Improving Lifetime Chip Performance for Multicore Processors in the Presence of Hard Faults},
 booktitle = pact,
 year = {2008},
}
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {43--51},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/1454115.1454124},
 doi = {10.1145/1454115.1454124},
 acmid = {1454124},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {fault tolerance, lifetime performance, multicore, reliability},
} 

@inproceedings{padmanabha13,
 author = {Padmanabha, Shruti and Lukefahr, Andrew and Das, Reetuparna and Mahlke, Scott},
 title = {Trace Based Phase Prediction for Tightly-coupled Heterogeneous Cores},
 booktitle = micro,
 year = {2013},
}
 series = {MICRO-46},
 isbn = {978-1-4503-2638-4},
 location = {Davis, California},
 pages = {445--456},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2540708.2540746},
 doi = {10.1145/2540708.2540746},
 acmid = {2540746},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {energy-efficiency, fine-grained phase prediction, heterogeneous processors},
} 


%ADDED BY PARIKH

%%%%%%    Energy-efficient decentralized architectures    %%%%%%

@inproceedings{gupta11beret,
 author = {Gupta, Shantanu and Feng, Shuguang and Ansari, Amin and Mahlke, Scott and August, David},
 title = {Bundled Execution of Recurring Traces for Energy-efficient General Purpose Processing},
 booktitle = micro,
 year = {2011},
} 

@INPROCEEDINGS{gupta10coregenesis, 
author={Gupta, S. and Shuguang Feng and Ansari, A. and Mahlke, S.}, 
booktitle=micro,
title={Erasing Core Boundaries for Robust and Configurable Performance}, 
year={2010}, 
}

%%%%%%    Power Gating and Clock Gating    %%%%%%

@ARTICLE{kawasaki09PG, 
author={Kawasaki, K. and Shiota, T. and Nakayama, K. and Inoue, A.}, 
journal={Solid-State Circuits, IEEE Journal of}, 
title={A Sub- \mu s Wake-Up Time Power Gating Technique With Bypass Power Line for Rush Current Support}, 
year={2009}, 
volume={44}, 
number={4}, 
}

@INPROCEEDINGS{youssef06PG, 
author={Youssef, A. and Anis, M. and Elmasry, M.}, 
booktitle=micro,
title={Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units}, 
year={2006}, 
}

@inproceedings{hu04PG,
 author = {Hu, Zhigang and Buyuktosunoglu, Alper and Srinivasan, Viji and Zyuban, Victor and Jacobson, Hans and Bose, Pradip},
 title = {Microarchitectural Techniques for Power Gating of Execution Units},
 booktitle = islped,
 year = {2004},
} 

@inproceedings{lungu09PG,
 author = {Lungu, Anita and Bose, Pradip and Buyuktosunoglu, Alper and Sorin, Daniel J.},
 title = {Dynamic Power Gating with Quality Guarantees},
 booktitle = islped,
 year = {2009},
} 

@ARTICLE{wu00CG, 
author={Qing Wu and Pedram, M. and Xunwei Wu}, 
journal={Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on}, 
title={Clock-gating and its application to low power design of sequential circuits}, 
year={2000}, 
volume={47}, 
number={3}, 
}

%%%%%%    DVFS    %%%%%%

@ARTICLE{miller12dualrailCAL, 
author={Miller, T.N. and Thomas, R. and Teodorescu, R.}, 
journal={Computer Architecture Letters}, 
title={Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units}, 
year={2012}, 
volume={11}, 
number={2}, 
}

@INPROCEEDINGS{miller12dualrail, 
author={Miller, T.N. and Xiang Pan and Thomas, R. and Sedaghati, N. and Teodorescu, R.}, 
booktitle=hpca,
title={Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips}, 
year={2012}, 
}

@ARTICLE{kim12DVFS, 
author={Wonyoung Kim and Brooks, D. and Gu-Yeon Wei}, 
journal={Solid-State Circuits, IEEE Journal of}, 
title={A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS}, 
year={2012}, 
volume={47}, 
number={1}, 
}

@INPROCEEDINGS{kim08DVFS, 
author={Wonyoung Kim and Gupta, M.S. and Gu-Yeon Wei and Brooks, D.}, 
booktitle=hpca,
title={System level analysis of fast, per-core DVFS using on-chip switching regulators}, 
year={2008}, 
}

%ideal coarse-grained DVFS scheduling
@INPROCEEDINGS{xie05DVFS, 
author={Fen Xie and Martonosi, M. and Malik, S.}, 
booktitle=islped,
title={Bounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximation}, 
year={2005}, 
}

%coarse-grained DVFS scheduling
@INPROCEEDINGS{isci06DVFS, 
author={Isci, C. and Buyuktosunoglu, A. and Chen, C.-Y. and Bose, P. and Martonosi, M.}, 
booktitle=micro,
title={An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget}, 
year={2006}, 
}

%coarse-grained DVFS scheduling
@INPROCEEDINGS{wu05DVFS, 
author={Wu, Q. and Reddi, V.J. and Wu, Y. and Lee, J. and Connors, D. and Brooks, D. and Martonosi, M. and Clark, D.W.}, 
booktitle=micro,
title={A dynamic compilation framework for controlling microprocessor energy and performance}, 
year={2005}, 
}


@inproceedings{bokhari14darknoc,
 author = {Bokhari, Haseeb and Javaid, Haris and Shafique, Muhammad and Henkel, J\"{o}rg and Parameswaran, Sri},
 title = {darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon},
 booktitle = dac, 
 year = {2014},
} 

@ARTICLE{chakraborty13darkproc, 
author={Chakraborty, K. and Roy, S.}, 
journal=transvlsi,
title={Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems}, 
year={2013}, 
volume={21}, 
number={4}, 
}

%%%%%%    Coarse-grained Heterogeneity    %%%%%%

@INPROCEEDINGS{kumar03hetero, 
author={Kumar, R. and Farkas, K.I. and Jouppi, N.P. and Ranganathan, P. and Tullsen, D.M.}, 
booktitle=micro,
title={Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction}, 
year={2003}, 
}

@inproceedings{kumar06hetero,
 author = {Kumar, Rakesh and Tullsen, Dean M. and Jouppi, Norman P.},
 title = {Core Architecture Optimization for Heterogeneous Chip Multiprocessors},
 booktitle = {Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques},
 year = {2006},
} 

%use lukefahr12 for fine-grained scheduler
%this is coarse-grained scheduler
@inproceedings{koufaty10scheduler,
 author = {Koufaty, David and Reddy, Dheeraj and Hahn, Scott},
 title = {Bias Scheduling in Heterogeneous Multi-core Architectures},
 booktitle = eurosys, 
 year = {2010},
} 

@article{shelepov09scheduler,
 author = {Shelepov, Daniel and Saez Alcaide, Juan Carlos and Jeffery, Stacey and Fedorova, Alexandra and Perez, Nestor and Huang, Zhi Feng and Blagodurov, Sergey and Kumar, Viren},
 title = {HASS: A Scheduler for Heterogeneous Multicore Systems},
 journal = {SIGOPS Oper. Syst. Rev.},
 volume = {43},
 number = {2},
 year = {2009},
} 

%%%%%%    Fine-grained Heterogeneity    %%%%%%
%fine-grained heterogeneity in processor resources
@ARTICLE{albonesi03, 
author={Albonesi, D.H. and Balasubramonian, R. and Dropsbo, S.G. and Dwarkadas, S. and Friedman,E.G. and Huang, M.C. and Kursun, V. and Magklis, G. and Scott, M.L. and Semeraro, G. and Bose, P. and Buyuktosunoglu, A. and Cook, P.W. and Schuster, S.E.}, 
journal={Computer}, 
title={Dynamically tuning processor resources with adaptive processing}, 
year={2003}, 
volume={36}, 
number={12}, 
}

%fine-grained scheduling along with lukefahr12
@INPROCEEDINGS{najaf09, 
author={Najaf-abadi, H.H. and Rotenberg, E.}, 
booktitle=hpca,
title={Architectural Contesting}, 
year={2009}, 
}


%%%%%%    MISC    %%%%%%

@misc{biglittle,
  author = {P. Greenhalgh},
  title={Big.{LITTLE} processing with {ARM} {Cortex-15} \& {Cortex-a7}},
  journal={ARM White Paper},
  year={2011}
}

@misc{28nmSOI,
  author = "P. Flatresse and G. Cesana and X. Cauchy",
  title = "Planar fully depleted silicon technology to design
    competitive soc at 28nm and beyond",
  note = "Feb. 2012"
}


@article{gem5,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark and Wood, David},
 title = {The Gem5 Simulator},
 journal = sigarch,
 year = {2011},
 volume = {39},
 number = {2},
}
 issue_date = {May 2011},
 month = aug,
 issn = {0163-5964},
 pages = {1--7},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/2024716.2024718},
 doi = {10.1145/2024716.2024718},
 acmid = {2024718},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
@inproceedings{mcpat,
 author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard and Brockman, Jay and Tullsen, Dean and Jouppi, Norman},
 title = {{McPAT}: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures},
 booktitle = micro,
 year = {2009},
}
 series = {MICRO 42},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {469--480},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1669112.1669172},
 doi = {10.1145/1669112.1669172},
 acmid = {1669172},
 publisher = {ACM},
 address = {New York, NY, USA},
}

%VLSI Catch-All
@book{weste11,
  title={{CMOS} {VLSI} Design: A Circuits and Systems Perspective},
  author={Weste, N. and Harris, D.},
  year={2011},
  edition = {4th},
  publisher={Addison Wesley}
}
  isbn={9780321547743},
  url={http://books.google.com/books?id=sv8OQgAACAAJ},
  lccn={2010010675},
}

@article{soi,
   author = "Celler, G. and Cristoloveanu, Sorin",
   title = "Frontiers of silicon-on-insulator",
   journal = "Journal of Applied Physics",
   year = "2003",
   volume = "93",
   number = "9", 
}
   eid = ,
   pages = "4955-4978",
   url = "http://scitation.aip.org/content/aip/journal/jap/93/9/10.1063/1.1558223",
   doi = "http://dx.doi.org/10.1063/1.1558223" 
}
@book{colinge07,
 editor = {Colinge, J.-P.},
 title = {Fin{FET}s and Other Multi-Gate Transistors},
 year = {2007},
 edition = {1st},
 publisher = {Springer Publishing Company, Incorporated},
}
 isbn = {038771751X, 9780387717517},
} 

@inproceedings{tarjan08,
 author = {Tarjan, David and Boyer, Michael and Skadron, Kevin},
 title = {Federation: Repurposing Scalar Cores for Out-of-order Instruction Issue},
 booktitle = dac,
 year = {2008},
}
 series = {DAC '08},
 isbn = {978-1-60558-115-6},
 location = {Anaheim, California},
 pages = {772--775},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/1391469.1391666},
 doi = {10.1145/1391469.1391666},
 acmid = {1391666},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CMP, federation, multicore, out-of-order},
} 
@article{kalayappan13,
 author = {Kalayappan, Rajshekar and Sarangi, Smruti},
 title = {A Survey of Checker Architectures},
 journal = {ACM Comput. Surv.},
 volume = {45},
 number = {4},
 year = {2013},
}

 month = aug,
 issn = {0360-0300},
 pages = {48:1--48:34},
 issue_date = {August 2013},
 articleno = {48},
 numpages = {34},
 url = {http://doi.acm.org.proxy.lib.umich.edu/10.1145/2501654.2501662},
 doi = {10.1145/2501654.2501662},
 acmid = {2501662},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Checker architectures, fault tolerance, reliability},
} 

@ARTICLE{kauerauf02,
author={Kauerauf, T. and Degraeve, R. and Cartier, E. and Soens, C. and Groeseneken, G.},
journal={Electron Device Letters, {IEEE}},
title={Low Weibull slope of breakdown distributions in high-k layers},
year={2002},
volume={23},
number={4},
}
pages={215-217},
month={April},
keywords={CMOS integrated circuits;Weibull distribution;aluminium compounds;electric breakdown;insulating thin films;percolation;semiconductor device reliability;semiconductor-insulator boundaries;titanium compounds;zirconium compounds;3 nm to 15 mn;Al/sub 2/O/sub 3/;Al/sub 2/O/sub 3/-ZrO/sub 2/;Al/sub 2/O/sub 3//ZrO/sub 2/ double layers;TiN;TiN gate electrodes;Weibull slope;ZrO/sub 2/;breakdown distribution;constant voltage stress;gate injection;gate oxide reliability;percolation model;thickness dependence;time-to-breakdown;Capacitors;Dielectric breakdown;Electric breakdown;Electrodes;High K dielectric materials;High-K gate dielectrics;Stress;Tin;Voltage;Weibull distribution},
doi={10.1109/55.992843},
ISSN={0741-3106},}

@inproceedings{austin05,
 author = {Austin, Todd and Bertacco, Valeria and Blaauw, David and Mudge, Trevor},
 title = {Opportunities and Challenges for Better Than Worst-case Design},
 booktitle = {Proceedings of the 2005 Asia and South Pacific Design Automation Conference},
 series = aspdac,
 year = {2005},
}
 isbn = {0-7803-8737-6},
 location = {Shanghai, China},
 pages = {2--7},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1120725.1120878},
 doi = {10.1145/1120725.1120878},
 acmid = {1120878},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{sherwood02,
 author = {Sherwood, Timothy and Perelman, Erez and Hamerly, Greg and Calder, Brad},
 title = {Automatically Characterizing Large Scale Program Behavior},
 series = asplos,
 year = {2002},
}
 booktitle = {Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems},
 isbn = {1-58113-574-2},
 location = {San Jose, California},
 pages = {45--57},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/605397.605403},
 doi = {10.1145/605397.605403},
 acmid = {605403},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{weibull51,
  title={A Statistical Distribution Function of Wide Applicability},
  author={Weibull, Waloddi},
  journal={J. Appl. Mech.},
  year={1951}
}

@article{smith91,
title = "Weibull regression models for reliability data ",
author = "Richard L. Smith",
journal = "Reliability Engineering and System Safety ",
year = "1991",
volume = "34",
number = "1",
}
pages = "55 - 76",
note = "",
issn = "0951-8320",
doi = "http://dx.doi.org/10.1016/0951-8320(91)90099-S",
url = "http://www.sciencedirect.com/science/article/pii/095183209190099S",
}

@ARTICLE{zhuravlev13, 
author={Zhuravlev, S. and Saez, J. and Blagodurov, S. and Fedorova, A. and Prieto, M.}, 
journal={IEEE Trans. on Parallel and Distributed Systems}, 
title={Survey of Energy-Cognizant Scheduling Techniques}, 
year={2013}, 
volume={24}, 
number={7}, 
}
month={July}, 
pages={1447-1464}, 
doi={10.1109/TPDS.2012.20}, 
ISSN={1045-9219},}
