# 32bit-Single-Cycle-RISC-V-Processor

This Project is the implementation of 32-bit Single Cycle RISC-V Processor.
The project is created and tested on VIVADO-2019.

The below image shows the datapath for 32-bit RISC-V Processor.


![risc-v](https://user-images.githubusercontent.com/59950655/206981468-b3289974-57e8-4c53-a2b8-b742850e2d9f.JPG)


This implementaion supports all the instruction-formats of RISC-V like I,R,S,SB,U.
