I 000044 55 7893          1461605387744 one
(_unit VHDL (shell 0 8 (one 0 26 ))
  (_version v35)
  (_time 1461605387745 2016.04.25 20:29:47)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605387611)
    (_use )
  )
  (_component
    (cpu
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal addr ~std_logic_vector{15~downto~0}~13 0 30 (_entity (_buffer ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 32 (_entity (_buffer ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 33 (_entity (_buffer ))))
        (_port (_internal sevseg ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
        (_port (_internal din ~std_logic_vector{15~downto~0}~132 0 37 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{7~downto~0}~134 0 38 (_entity (_out ))))
        (_port (_internal dsel ~std_logic_vector{1~downto~0}~13 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation u1 0 53 (_component cpu )
    (_port
      ((clk)(cpuclk))
      ((addr)(addr))
      ((data)(data))
      ((rd)(rd))
      ((wr)(wr))
      ((sevseg)(sevseg))
      ((din)(din))
      ((dout)(dout))
      ((dsel)(dsel))
    )
  )
  (_object
    (_port (_internal rxdat ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal xclk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal rxstb ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_event))))
    (_port (_internal txstb ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal txdat ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~12 0 17 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_inout ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 19 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 20 (_entity (_buffer ))))
    (_port (_internal ramcs ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal din ~std_logic_vector{15~downto~0}~136 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clksel ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal dsel ~std_logic_vector{1~downto~0}~138 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal dout ~std_logic_vector{7~downto~0}~1310 0 46 (_architecture (_uni ))))
    (_signal (_internal txshift ~std_logic_vector{7~downto~0}~1310 0 47 (_architecture (_uni ))))
    (_signal (_internal txshiftnext ~std_logic_vector{7~downto~0}~1310 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal rxshift ~std_logic_vector{22~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{23~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal cpuclk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{22{21~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{22{15~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{22{17~downto~16}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{22{22~downto~18}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 18))))))
    (_process
      (line__68(_architecture 0 0 68 (_assignment (_simple)(_alias((ramcs)(_string \"0"\)))(_target(10)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(17))(_sensitivity(3)(15)(16(d_6_0))))))
      (txrx(_architecture 2 0 73 (_process (_target(16)(18))(_sensitivity(1))(_read(0)(17)(18(d_21_0))))))
      (rx(_architecture 3 0 80 (_process (_target(12)(13)(14))(_sensitivity(2))(_read(18(d_22_18))(18(d_17_16))(18(d_15_0))))))
      (line__87(_architecture 4 0 87 (_assignment (_simple)(_alias((txdat)(txshift(7))))(_target(4))(_sensitivity(16(7))))))
      (line__90(_architecture 5 0 90 (_process (_target(19))(_sensitivity(5))(_read(19)))))
      (line__95(_architecture 6 0 95 (_assignment (_simple)(_target(20))(_sensitivity(5)(13)(19(23))(19(22))(19(21))(19(20))(19(19))(19(18))(19(17))(19(16))(19(15))(19(14))(19(13))(19(12))(19(11))(19(10))(19(9))(19(8))(19(7))(19(6))(19(5))(19(4))(19(3))(19(2))(19(1))(19(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
  )
  (_model . one 7 -1
  )
)
I 000044 55 17169         1461605388348 one
(_unit VHDL (cpu 0 135 (one 0 150 ))
  (_version v35)
  (_time 1461605388348 2016.04.25 20:29:48)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605388297)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in )(_event))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 138 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 139 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~1212 0 140 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1214 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~1214 0 141 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~1216 0 142 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal din ~std_logic_vector{15~downto~0}~1218 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1220 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal dout ~std_logic_vector{7~downto~0}~1220 0 145 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal dsel ~std_logic_vector{1~downto~0}~12 0 146 (_entity (_in ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal fetch ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal exec ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal ld ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal st ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal addi ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal add ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inand ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal isll ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inot ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal clr ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal jal ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipn ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipz ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal br ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ir ~std_logic_vector{7~downto~0}~1322 0 163 (_architecture (_uni ))))
    (_signal (_internal pc ~std_logic_vector{7~downto~0}~1322 0 165 (_architecture (_uni ))))
    (_signal (_internal PCinSel ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal PCload ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCaddSel ~std_logic_vector{1~downto~0}~1324 0 171 (_architecture (_uni ))))
    (_signal (_internal PCinc ~std_logic_vector{7~downto~0}~1322 0 173 (_architecture (_uni ))))
    (_signal (_internal PCin ~std_logic_vector{7~downto~0}~1322 0 175 (_architecture (_uni ))))
    (_signal (_internal PCnew ~std_logic_vector{7~downto~0}~1322 0 177 (_architecture (_uni ))))
    (_signal (_internal DataImm ~std_logic_vector{7~downto~0}~1322 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal disp ~std_logic_vector{2~downto~0}~13 0 183 (_architecture (_uni ))))
    (_signal (_internal displacement ~std_logic_vector{7~downto~0}~1322 0 185 (_architecture (_uni ))))
    (_signal (_internal MASel ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal dataAddr ~std_logic_vector{7~downto~0}~1322 0 191 (_architecture (_uni ))))
    (_signal (_internal AtoBus ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal r0 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r3 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal rdata ~std_logic_vector{7~downto~0}~1322 0 198 (_architecture (_uni ))))
    (_signal (_internal Aout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal Bout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal RegDSel ~std_logic_vector{1~downto~0}~1324 0 202 (_architecture (_uni ))))
    (_signal (_internal ALUBSel ~std_logic_vector{1~downto~0}~1324 0 204 (_architecture (_uni ))))
    (_signal (_internal ASel ~std_logic_vector{1~downto~0}~1324 0 206 (_architecture (_uni ))))
    (_signal (_internal BSel ~std_logic_vector{1~downto~0}~1324 0 208 (_architecture (_uni ))))
    (_signal (_internal we ~extieee.std_logic_1164.std_logic 0 210 (_architecture (_uni ))))
    (_signal (_internal Bin ~std_logic_vector{7~downto~0}~1322 0 214 (_architecture (_uni ))))
    (_signal (_internal ALUop ~std_logic_vector{1~downto~0}~1324 0 215 (_architecture (_uni ))))
    (_signal (_internal ALUout ~std_logic_vector{7~downto~0}~1322 0 217 (_architecture (_uni ))))
    (_signal (_internal zne ~extieee.std_logic_1164.std_logic 0 219 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 233 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 241 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~13 0 261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1325 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1326 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1327 0 267 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1329 0 270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1328 0 271 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1331 0 273 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1330 0 274 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1333 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1332 0 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1335 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1334 0 280 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1336 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1337 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1339 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1338 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{5~downto~2}~13 0 326 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_type (_internal ~std_logic_vector{7{5~downto~4}~13 0 361 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~2}~13 0 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1340 0 391 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1341 0 409 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__230(_architecture 0 0 230 (_assignment (_simple)(_alias((reset)(din(0))))(_target(9))(_sensitivity(6(0))))))
      (line__232(_architecture 1 0 232 (_assignment (_simple)(_target(7))(_sensitivity(8)(24)(25)(4)(3(d_7_0))))))
      (line__241(_architecture 2 0 241 (_assignment (_simple)(_target(5))(_sensitivity(41(d_3_0))))))
      (line__261(_architecture 3 0 261 (_assignment (_simple)(_target(12))(_sensitivity(24(d_7_6))))))
      (line__263(_architecture 4 0 263 (_assignment (_simple)(_target(13))(_sensitivity(24(d_7_6))))))
      (line__265(_architecture 5 0 265 (_assignment (_simple)(_target(14))(_sensitivity(24(d_7_6))))))
      (line__267(_architecture 6 0 267 (_assignment (_simple)(_target(15))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__270(_architecture 7 0 270 (_assignment (_simple)(_target(16))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__273(_architecture 8 0 273 (_assignment (_simple)(_target(17))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__276(_architecture 9 0 276 (_assignment (_simple)(_target(18))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__279(_architecture 10 0 279 (_assignment (_simple)(_target(19))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__282(_architecture 11 0 282 (_assignment (_simple)(_target(20))(_sensitivity(24(d_7_0))))))
      (line__284(_architecture 12 0 284 (_assignment (_simple)(_target(21))(_sensitivity(24(d_7_0))))))
      (line__286(_architecture 13 0 286 (_assignment (_simple)(_target(22))(_sensitivity(24(d_7_0))))))
      (line__288(_architecture 14 0 288 (_assignment (_simple)(_target(23))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__294(_architecture 15 0 294 (_assignment (_simple)(_alias((disp)(ir(d_2_0))))(_target(33))(_sensitivity(24(d_2_0))))))
      (line__295(_architecture 16 0 295 (_assignment (_simple)(_target(36))(_sensitivity(33)(44)))))
      (line__297(_architecture 17 0 297 (_assignment (_simple)(_target(35))(_sensitivity(11)))))
      (line__299(_architecture 18 0 299 (_assignment (_simple)(_target(3))(_sensitivity(25)(35)(36)))))
      (line__306(_architecture 19 0 306 (_assignment (_simple)(_target(1))(_sensitivity(0)(10)(11)(12)))))
      (line__310(_architecture 20 0 310 (_assignment (_simple)(_target(2))(_sensitivity(0)(11)(13)))))
      (line__314(_architecture 21 0 314 (_assignment (_simple)(_target(4))(_sensitivity(2)(43)))))
      (line__320(_architecture 22 0 320 (_assignment (_simple)(_target(28))(_sensitivity(21)(22)(23)(54)(55)))))
      (line__326(_architecture 23 0 326 (_assignment (_simple)(_alias((displacement)(ir(5))(ir(5))(ir(5))(ir(5))(ir(d_5_2))))(_target(34))(_sensitivity(24(d_5_2))(24(5))))))
      (line__328(_architecture 24 0 328 (_assignment (_simple)(_target(29))(_sensitivity(28)(34)))))
      (line__334(_architecture 25 0 334 (_assignment (_simple)(_target(31))(_sensitivity(25)(29)))))
      (line__336(_architecture 26 0 336 (_assignment (_simple)(_target(26))(_sensitivity(20)))))
      (line__338(_architecture 27 0 338 (_assignment (_simple)(_target(30))(_sensitivity(26)(31)(43)))))
      (line__347(_architecture 28 0 347 (_assignment (_simple)(_target(45))(_sensitivity(12)(19)(20)))))
      (line__353(_architecture 29 0 353 (_assignment (_simple)(_target(42))(_sensitivity(31)(45)(52)(4)))))
      (line__361(_architecture 30 0 361 (_assignment (_simple)(_target(47))(_sensitivity(20)(24(d_5_4))))))
      (line__364(_architecture 31 0 364 (_assignment (_simple)(_target(48))(_sensitivity(12)(13)(24(d_3_2))(24(3))))))
      (line__367(_architecture 32 0 367 (_assignment (_simple)(_target(49))(_sensitivity(13)(21)(22)(23)))))
      (line__370(_architecture 33 0 370 (_assignment (_simple)(_target(43))(_sensitivity(38)(39)(40)(41)(47)))))
      (line__377(_architecture 34 0 377 (_assignment (_simple)(_target(44))(_sensitivity(38)(39)(40)(41)(48)))))
      (line__387(_architecture 35 0 387 (_assignment (_simple)(_target(46))(_sensitivity(14)(18)))))
      (line__391(_architecture 36 0 391 (_assignment (_simple)(_target(32))(_sensitivity(24(d_3_0))))))
      (line__394(_architecture 37 0 394 (_assignment (_simple)(_target(50))(_sensitivity(32)(44)(46)))))
      (line__401(_architecture 38 0 401 (_assignment (_simple)(_target(51))(_sensitivity(14)(15)(16)(18)))))
      (line__406(_architecture 39 0 406 (_assignment (_simple)(_target(52))(_sensitivity(43)(50)(51)))))
      (line__412(_architecture 40 0 412 (_assignment (_simple)(_target(53))(_sensitivity(14)(15)(16)(17)(18)))))
      (line__419(_architecture 41 0 419 (_process (_simple)(_target(10)(11)(24)(25)(38)(39)(40)(41)(54)(55))(_sensitivity(0)(9))(_read(10)(30)(42)(47)(49)(52)(53)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (2 2 2 2 3 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 2 3 3 3 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 3 2 3 )
    (2 2 2 2 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 3 2 2 )
    (2 3 3 3 2 2 3 )
    (3 2 3 3 3 3 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 2 2 2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 3 )
    (2 2 3 2 )
    (3 3 )
    (2 3 3 2 )
    (3 3 )
    (3 2 3 2 )
    (3 3 2 3 3 3 3 2 )
    (3 3 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 2 )
    (3 3 )
    (3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 3 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . one 42 -1
  )
)
I 000044 55 8158          1461605410507 one
(_unit VHDL (shell 0 8 (one 0 26 ))
  (_version v35)
  (_time 1461605410508 2016.04.25 20:30:10)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605387611)
    (_use )
  )
  (_component
    (cpu
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal addr ~std_logic_vector{15~downto~0}~13 0 30 (_entity (_buffer ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 32 (_entity (_buffer ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 33 (_entity (_buffer ))))
        (_port (_internal sevseg ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
        (_port (_internal din ~std_logic_vector{15~downto~0}~132 0 37 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{7~downto~0}~134 0 38 (_entity (_out ))))
        (_port (_internal dsel ~std_logic_vector{1~downto~0}~13 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation u1 0 53 (_component cpu )
    (_port
      ((clk)(cpuclk))
      ((addr)(addr))
      ((data)(data))
      ((rd)(rd))
      ((wr)(wr))
      ((sevseg)(sevseg))
      ((din)(din))
      ((dout)(dout))
      ((dsel)(dsel))
    )
    (_use (_entity . cpu)
      (_port
        ((clk)(clk))
        ((rd)(rd))
        ((wr)(wr))
        ((addr)(addr))
        ((data)(data))
        ((sevseg)(sevseg))
        ((din)(din))
        ((dout)(dout))
        ((dsel)(dsel))
      )
    )
  )
  (_object
    (_port (_internal rxdat ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal xclk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal rxstb ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_event))))
    (_port (_internal txstb ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal txdat ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~12 0 17 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_inout ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 19 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 20 (_entity (_buffer ))))
    (_port (_internal ramcs ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal din ~std_logic_vector{15~downto~0}~136 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clksel ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal dsel ~std_logic_vector{1~downto~0}~138 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal dout ~std_logic_vector{7~downto~0}~1310 0 46 (_architecture (_uni ))))
    (_signal (_internal txshift ~std_logic_vector{7~downto~0}~1310 0 47 (_architecture (_uni ))))
    (_signal (_internal txshiftnext ~std_logic_vector{7~downto~0}~1310 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal rxshift ~std_logic_vector{22~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{23~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal cpuclk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{22{21~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{22{15~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{22{17~downto~16}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{22{22~downto~18}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 18))))))
    (_process
      (line__68(_architecture 0 0 68 (_assignment (_simple)(_alias((ramcs)(_string \"0"\)))(_target(10)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(17))(_sensitivity(3)(15)(16(d_6_0))))))
      (txrx(_architecture 2 0 73 (_process (_target(16)(18))(_sensitivity(1))(_read(0)(17)(18(d_21_0))))))
      (rx(_architecture 3 0 80 (_process (_target(12)(13)(14))(_sensitivity(2))(_read(18(d_22_18))(18(d_17_16))(18(d_15_0))))))
      (line__87(_architecture 4 0 87 (_assignment (_simple)(_alias((txdat)(txshift(7))))(_target(4))(_sensitivity(16(7))))))
      (line__90(_architecture 5 0 90 (_process (_target(19))(_sensitivity(5))(_read(19)))))
      (line__95(_architecture 6 0 95 (_assignment (_simple)(_target(20))(_sensitivity(5)(13)(19(23))(19(22))(19(21))(19(20))(19(19))(19(18))(19(17))(19(16))(19(15))(19(14))(19(13))(19(12))(19(11))(19(10))(19(9))(19(8))(19(7))(19(6))(19(5))(19(4))(19(3))(19(2))(19(1))(19(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
  )
  (_model . one 7 -1
  )
)
I 000044 55 17169         1461605410636 one
(_unit VHDL (cpu 0 135 (one 0 150 ))
  (_version v35)
  (_time 1461605410637 2016.04.25 20:30:10)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605388297)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in )(_event))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 138 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 139 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~1212 0 140 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1214 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~1214 0 141 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~1216 0 142 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal din ~std_logic_vector{15~downto~0}~1218 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1220 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal dout ~std_logic_vector{7~downto~0}~1220 0 145 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal dsel ~std_logic_vector{1~downto~0}~12 0 146 (_entity (_in ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal fetch ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal exec ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal ld ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal st ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal addi ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal add ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inand ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal isll ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inot ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal clr ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal jal ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipn ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipz ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal br ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ir ~std_logic_vector{7~downto~0}~1322 0 163 (_architecture (_uni ))))
    (_signal (_internal pc ~std_logic_vector{7~downto~0}~1322 0 165 (_architecture (_uni ))))
    (_signal (_internal PCinSel ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal PCload ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCaddSel ~std_logic_vector{1~downto~0}~1324 0 171 (_architecture (_uni ))))
    (_signal (_internal PCinc ~std_logic_vector{7~downto~0}~1322 0 173 (_architecture (_uni ))))
    (_signal (_internal PCin ~std_logic_vector{7~downto~0}~1322 0 175 (_architecture (_uni ))))
    (_signal (_internal PCnew ~std_logic_vector{7~downto~0}~1322 0 177 (_architecture (_uni ))))
    (_signal (_internal DataImm ~std_logic_vector{7~downto~0}~1322 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal disp ~std_logic_vector{2~downto~0}~13 0 183 (_architecture (_uni ))))
    (_signal (_internal displacement ~std_logic_vector{7~downto~0}~1322 0 185 (_architecture (_uni ))))
    (_signal (_internal MASel ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal dataAddr ~std_logic_vector{7~downto~0}~1322 0 191 (_architecture (_uni ))))
    (_signal (_internal AtoBus ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal r0 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r3 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal rdata ~std_logic_vector{7~downto~0}~1322 0 198 (_architecture (_uni ))))
    (_signal (_internal Aout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal Bout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal RegDSel ~std_logic_vector{1~downto~0}~1324 0 202 (_architecture (_uni ))))
    (_signal (_internal ALUBSel ~std_logic_vector{1~downto~0}~1324 0 204 (_architecture (_uni ))))
    (_signal (_internal ASel ~std_logic_vector{1~downto~0}~1324 0 206 (_architecture (_uni ))))
    (_signal (_internal BSel ~std_logic_vector{1~downto~0}~1324 0 208 (_architecture (_uni ))))
    (_signal (_internal we ~extieee.std_logic_1164.std_logic 0 210 (_architecture (_uni ))))
    (_signal (_internal Bin ~std_logic_vector{7~downto~0}~1322 0 214 (_architecture (_uni ))))
    (_signal (_internal ALUop ~std_logic_vector{1~downto~0}~1324 0 215 (_architecture (_uni ))))
    (_signal (_internal ALUout ~std_logic_vector{7~downto~0}~1322 0 217 (_architecture (_uni ))))
    (_signal (_internal zne ~extieee.std_logic_1164.std_logic 0 219 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 233 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 241 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~13 0 261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1325 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1326 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1327 0 267 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1329 0 270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1328 0 271 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1331 0 273 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1330 0 274 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1333 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1332 0 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1335 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1334 0 280 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1336 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1337 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1339 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1338 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{5~downto~2}~13 0 326 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_type (_internal ~std_logic_vector{7{5~downto~4}~13 0 361 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~2}~13 0 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1340 0 391 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1341 0 409 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__230(_architecture 0 0 230 (_assignment (_simple)(_alias((reset)(din(0))))(_target(9))(_sensitivity(6(0))))))
      (line__232(_architecture 1 0 232 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)(3(d_7_0))(24)(25)))))
      (line__241(_architecture 2 0 241 (_assignment (_simple)(_target(5))(_sensitivity(41(d_3_0))))))
      (line__261(_architecture 3 0 261 (_assignment (_simple)(_target(12))(_sensitivity(24(d_7_6))))))
      (line__263(_architecture 4 0 263 (_assignment (_simple)(_target(13))(_sensitivity(24(d_7_6))))))
      (line__265(_architecture 5 0 265 (_assignment (_simple)(_target(14))(_sensitivity(24(d_7_6))))))
      (line__267(_architecture 6 0 267 (_assignment (_simple)(_target(15))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__270(_architecture 7 0 270 (_assignment (_simple)(_target(16))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__273(_architecture 8 0 273 (_assignment (_simple)(_target(17))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__276(_architecture 9 0 276 (_assignment (_simple)(_target(18))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__279(_architecture 10 0 279 (_assignment (_simple)(_target(19))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__282(_architecture 11 0 282 (_assignment (_simple)(_target(20))(_sensitivity(24(d_7_0))))))
      (line__284(_architecture 12 0 284 (_assignment (_simple)(_target(21))(_sensitivity(24(d_7_0))))))
      (line__286(_architecture 13 0 286 (_assignment (_simple)(_target(22))(_sensitivity(24(d_7_0))))))
      (line__288(_architecture 14 0 288 (_assignment (_simple)(_target(23))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__294(_architecture 15 0 294 (_assignment (_simple)(_alias((disp)(ir(d_2_0))))(_target(33))(_sensitivity(24(d_2_0))))))
      (line__295(_architecture 16 0 295 (_assignment (_simple)(_target(36))(_sensitivity(33)(44)))))
      (line__297(_architecture 17 0 297 (_assignment (_simple)(_target(35))(_sensitivity(11)))))
      (line__299(_architecture 18 0 299 (_assignment (_simple)(_target(3))(_sensitivity(25)(35)(36)))))
      (line__306(_architecture 19 0 306 (_assignment (_simple)(_target(1))(_sensitivity(0)(10)(11)(12)))))
      (line__310(_architecture 20 0 310 (_assignment (_simple)(_target(2))(_sensitivity(0)(11)(13)))))
      (line__314(_architecture 21 0 314 (_assignment (_simple)(_target(4))(_sensitivity(2)(43)))))
      (line__320(_architecture 22 0 320 (_assignment (_simple)(_target(28))(_sensitivity(21)(22)(23)(54)(55)))))
      (line__326(_architecture 23 0 326 (_assignment (_simple)(_alias((displacement)(ir(5))(ir(5))(ir(5))(ir(5))(ir(d_5_2))))(_target(34))(_sensitivity(24(d_5_2))(24(5))))))
      (line__328(_architecture 24 0 328 (_assignment (_simple)(_target(29))(_sensitivity(28)(34)))))
      (line__334(_architecture 25 0 334 (_assignment (_simple)(_target(31))(_sensitivity(25)(29)))))
      (line__336(_architecture 26 0 336 (_assignment (_simple)(_target(26))(_sensitivity(20)))))
      (line__338(_architecture 27 0 338 (_assignment (_simple)(_target(30))(_sensitivity(26)(31)(43)))))
      (line__347(_architecture 28 0 347 (_assignment (_simple)(_target(45))(_sensitivity(12)(19)(20)))))
      (line__353(_architecture 29 0 353 (_assignment (_simple)(_target(42))(_sensitivity(4)(31)(45)(52)))))
      (line__361(_architecture 30 0 361 (_assignment (_simple)(_target(47))(_sensitivity(20)(24(d_5_4))))))
      (line__364(_architecture 31 0 364 (_assignment (_simple)(_target(48))(_sensitivity(12)(13)(24(d_3_2))(24(3))))))
      (line__367(_architecture 32 0 367 (_assignment (_simple)(_target(49))(_sensitivity(13)(21)(22)(23)))))
      (line__370(_architecture 33 0 370 (_assignment (_simple)(_target(43))(_sensitivity(38)(39)(40)(41)(47)))))
      (line__377(_architecture 34 0 377 (_assignment (_simple)(_target(44))(_sensitivity(38)(39)(40)(41)(48)))))
      (line__387(_architecture 35 0 387 (_assignment (_simple)(_target(46))(_sensitivity(14)(18)))))
      (line__391(_architecture 36 0 391 (_assignment (_simple)(_target(32))(_sensitivity(24(d_3_0))))))
      (line__394(_architecture 37 0 394 (_assignment (_simple)(_target(50))(_sensitivity(32)(44)(46)))))
      (line__401(_architecture 38 0 401 (_assignment (_simple)(_target(51))(_sensitivity(14)(15)(16)(18)))))
      (line__406(_architecture 39 0 406 (_assignment (_simple)(_target(52))(_sensitivity(43)(50)(51)))))
      (line__412(_architecture 40 0 412 (_assignment (_simple)(_target(53))(_sensitivity(14)(15)(16)(17)(18)))))
      (line__419(_architecture 41 0 419 (_process (_simple)(_target(10)(11)(24)(25)(38)(39)(40)(41)(54)(55))(_sensitivity(0)(9))(_read(4)(10)(30)(42)(47)(49)(52)(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (2 2 2 2 3 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 2 3 3 3 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 3 2 3 )
    (2 2 2 2 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 3 2 2 )
    (2 3 3 3 2 2 3 )
    (3 2 3 3 3 3 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 2 2 2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 3 )
    (2 2 3 2 )
    (3 3 )
    (2 3 3 2 )
    (3 3 )
    (3 2 3 2 )
    (3 3 2 3 3 3 3 2 )
    (3 3 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 2 )
    (3 3 )
    (3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 3 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . one 42 -1
  )
)
V 000044 55 8158          1461778667741 one
(_unit VHDL (shell 0 8 (one 0 26 ))
  (_version v35)
  (_time 1461778667740 2016.04.27 20:37:47)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605387611)
    (_use )
  )
  (_component
    (cpu
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal addr ~std_logic_vector{15~downto~0}~13 0 30 (_entity (_buffer ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 32 (_entity (_buffer ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 33 (_entity (_buffer ))))
        (_port (_internal sevseg ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
        (_port (_internal din ~std_logic_vector{15~downto~0}~132 0 37 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{7~downto~0}~134 0 38 (_entity (_out ))))
        (_port (_internal dsel ~std_logic_vector{1~downto~0}~13 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation u1 0 53 (_component cpu )
    (_port
      ((clk)(cpuclk))
      ((addr)(addr))
      ((data)(data))
      ((rd)(rd))
      ((wr)(wr))
      ((sevseg)(sevseg))
      ((din)(din))
      ((dout)(dout))
      ((dsel)(dsel))
    )
    (_use (_entity . cpu)
      (_port
        ((clk)(clk))
        ((rd)(rd))
        ((wr)(wr))
        ((addr)(addr))
        ((data)(data))
        ((sevseg)(sevseg))
        ((din)(din))
        ((dout)(dout))
        ((dsel)(dsel))
      )
    )
  )
  (_object
    (_port (_internal rxdat ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal xclk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal rxstb ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_event))))
    (_port (_internal txstb ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal txdat ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~12 0 17 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_inout ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 19 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 20 (_entity (_buffer ))))
    (_port (_internal ramcs ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal din ~std_logic_vector{15~downto~0}~136 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clksel ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal dsel ~std_logic_vector{1~downto~0}~138 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal dout ~std_logic_vector{7~downto~0}~1310 0 46 (_architecture (_uni ))))
    (_signal (_internal txshift ~std_logic_vector{7~downto~0}~1310 0 47 (_architecture (_uni ))))
    (_signal (_internal txshiftnext ~std_logic_vector{7~downto~0}~1310 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal rxshift ~std_logic_vector{22~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{23~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal cpuclk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{22{21~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{22{15~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{22{17~downto~16}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{22{22~downto~18}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 18))))))
    (_process
      (line__68(_architecture 0 0 68 (_assignment (_simple)(_alias((ramcs)(_string \"0"\)))(_target(10)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(17))(_sensitivity(3)(15)(16(d_6_0))))))
      (txrx(_architecture 2 0 73 (_process (_target(16)(18))(_sensitivity(1))(_read(0)(17)(18(d_21_0))))))
      (rx(_architecture 3 0 80 (_process (_target(12)(13)(14))(_sensitivity(2))(_read(18(d_22_18))(18(d_17_16))(18(d_15_0))))))
      (line__87(_architecture 4 0 87 (_assignment (_simple)(_alias((txdat)(txshift(7))))(_target(4))(_sensitivity(16(7))))))
      (line__90(_architecture 5 0 90 (_process (_target(19))(_sensitivity(5))(_read(19)))))
      (line__95(_architecture 6 0 95 (_assignment (_simple)(_target(20))(_sensitivity(5)(13)(19(23))(19(22))(19(21))(19(20))(19(19))(19(18))(19(17))(19(16))(19(15))(19(14))(19(13))(19(12))(19(11))(19(10))(19(9))(19(8))(19(7))(19(6))(19(5))(19(4))(19(3))(19(2))(19(1))(19(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
  )
  (_model . one 7 -1
  )
)
I 000044 55 17169         1461778668224 one
(_unit VHDL (cpu 0 135 (one 0 150 ))
  (_version v35)
  (_time 1461778668224 2016.04.27 20:37:48)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605388297)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in )(_event))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 138 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 139 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~1212 0 140 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1214 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~1214 0 141 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~1216 0 142 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal din ~std_logic_vector{15~downto~0}~1218 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1220 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal dout ~std_logic_vector{7~downto~0}~1220 0 145 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal dsel ~std_logic_vector{1~downto~0}~12 0 146 (_entity (_in ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal fetch ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal exec ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal ld ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal st ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal addi ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal add ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inand ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal isll ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inot ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal clr ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal jal ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipn ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipz ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal br ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ir ~std_logic_vector{7~downto~0}~1322 0 163 (_architecture (_uni ))))
    (_signal (_internal pc ~std_logic_vector{7~downto~0}~1322 0 165 (_architecture (_uni ))))
    (_signal (_internal PCinSel ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal PCload ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCaddSel ~std_logic_vector{1~downto~0}~1324 0 171 (_architecture (_uni ))))
    (_signal (_internal PCinc ~std_logic_vector{7~downto~0}~1322 0 173 (_architecture (_uni ))))
    (_signal (_internal PCin ~std_logic_vector{7~downto~0}~1322 0 175 (_architecture (_uni ))))
    (_signal (_internal PCnew ~std_logic_vector{7~downto~0}~1322 0 177 (_architecture (_uni ))))
    (_signal (_internal DataImm ~std_logic_vector{7~downto~0}~1322 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal disp ~std_logic_vector{2~downto~0}~13 0 183 (_architecture (_uni ))))
    (_signal (_internal displacement ~std_logic_vector{7~downto~0}~1322 0 185 (_architecture (_uni ))))
    (_signal (_internal MASel ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal dataAddr ~std_logic_vector{7~downto~0}~1322 0 191 (_architecture (_uni ))))
    (_signal (_internal AtoBus ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal r0 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r3 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal rdata ~std_logic_vector{7~downto~0}~1322 0 198 (_architecture (_uni ))))
    (_signal (_internal Aout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal Bout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal RegDSel ~std_logic_vector{1~downto~0}~1324 0 202 (_architecture (_uni ))))
    (_signal (_internal ALUBSel ~std_logic_vector{1~downto~0}~1324 0 204 (_architecture (_uni ))))
    (_signal (_internal ASel ~std_logic_vector{1~downto~0}~1324 0 206 (_architecture (_uni ))))
    (_signal (_internal BSel ~std_logic_vector{1~downto~0}~1324 0 208 (_architecture (_uni ))))
    (_signal (_internal we ~extieee.std_logic_1164.std_logic 0 210 (_architecture (_uni ))))
    (_signal (_internal Bin ~std_logic_vector{7~downto~0}~1322 0 214 (_architecture (_uni ))))
    (_signal (_internal ALUop ~std_logic_vector{1~downto~0}~1324 0 215 (_architecture (_uni ))))
    (_signal (_internal ALUout ~std_logic_vector{7~downto~0}~1322 0 217 (_architecture (_uni ))))
    (_signal (_internal zne ~extieee.std_logic_1164.std_logic 0 219 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 233 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 241 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~13 0 261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1325 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1326 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1327 0 267 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1329 0 270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1328 0 271 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1331 0 273 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1330 0 274 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1333 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1332 0 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1335 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1334 0 280 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1336 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1337 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1339 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1338 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{5~downto~2}~13 0 326 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_type (_internal ~std_logic_vector{7{5~downto~4}~13 0 361 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~2}~13 0 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1340 0 391 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1341 0 409 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__230(_architecture 0 0 230 (_assignment (_simple)(_alias((reset)(din(0))))(_target(9))(_sensitivity(6(0))))))
      (line__232(_architecture 1 0 232 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)(3(d_7_0))(24)(25)))))
      (line__241(_architecture 2 0 241 (_assignment (_simple)(_target(5))(_sensitivity(41(d_3_0))))))
      (line__261(_architecture 3 0 261 (_assignment (_simple)(_target(12))(_sensitivity(24(d_7_6))))))
      (line__263(_architecture 4 0 263 (_assignment (_simple)(_target(13))(_sensitivity(24(d_7_6))))))
      (line__265(_architecture 5 0 265 (_assignment (_simple)(_target(14))(_sensitivity(24(d_7_6))))))
      (line__267(_architecture 6 0 267 (_assignment (_simple)(_target(15))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__270(_architecture 7 0 270 (_assignment (_simple)(_target(16))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__273(_architecture 8 0 273 (_assignment (_simple)(_target(17))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__276(_architecture 9 0 276 (_assignment (_simple)(_target(18))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__279(_architecture 10 0 279 (_assignment (_simple)(_target(19))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__282(_architecture 11 0 282 (_assignment (_simple)(_target(20))(_sensitivity(24(d_7_0))))))
      (line__284(_architecture 12 0 284 (_assignment (_simple)(_target(21))(_sensitivity(24(d_7_0))))))
      (line__286(_architecture 13 0 286 (_assignment (_simple)(_target(22))(_sensitivity(24(d_7_0))))))
      (line__288(_architecture 14 0 288 (_assignment (_simple)(_target(23))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__294(_architecture 15 0 294 (_assignment (_simple)(_alias((disp)(ir(d_2_0))))(_target(33))(_sensitivity(24(d_2_0))))))
      (line__295(_architecture 16 0 295 (_assignment (_simple)(_target(36))(_sensitivity(33)(44)))))
      (line__297(_architecture 17 0 297 (_assignment (_simple)(_target(35))(_sensitivity(11)))))
      (line__299(_architecture 18 0 299 (_assignment (_simple)(_target(3))(_sensitivity(25)(35)(36)))))
      (line__306(_architecture 19 0 306 (_assignment (_simple)(_target(1))(_sensitivity(0)(10)(11)(12)))))
      (line__310(_architecture 20 0 310 (_assignment (_simple)(_target(2))(_sensitivity(0)(11)(13)))))
      (line__314(_architecture 21 0 314 (_assignment (_simple)(_target(4))(_sensitivity(2)(43)))))
      (line__320(_architecture 22 0 320 (_assignment (_simple)(_target(28))(_sensitivity(21)(22)(23)(54)(55)))))
      (line__326(_architecture 23 0 326 (_assignment (_simple)(_alias((displacement)(ir(5))(ir(5))(ir(5))(ir(5))(ir(d_5_2))))(_target(34))(_sensitivity(24(d_5_2))(24(5))))))
      (line__328(_architecture 24 0 328 (_assignment (_simple)(_target(29))(_sensitivity(28)(34)))))
      (line__334(_architecture 25 0 334 (_assignment (_simple)(_target(31))(_sensitivity(25)(29)))))
      (line__336(_architecture 26 0 336 (_assignment (_simple)(_target(26))(_sensitivity(20)))))
      (line__338(_architecture 27 0 338 (_assignment (_simple)(_target(30))(_sensitivity(26)(31)(43)))))
      (line__347(_architecture 28 0 347 (_assignment (_simple)(_target(45))(_sensitivity(12)(19)(20)))))
      (line__353(_architecture 29 0 353 (_assignment (_simple)(_target(42))(_sensitivity(4)(31)(45)(52)))))
      (line__361(_architecture 30 0 361 (_assignment (_simple)(_target(47))(_sensitivity(20)(24(d_5_4))))))
      (line__364(_architecture 31 0 364 (_assignment (_simple)(_target(48))(_sensitivity(12)(13)(24(d_3_2))(24(3))))))
      (line__367(_architecture 32 0 367 (_assignment (_simple)(_target(49))(_sensitivity(13)(21)(22)(23)))))
      (line__370(_architecture 33 0 370 (_assignment (_simple)(_target(43))(_sensitivity(38)(39)(40)(41)(47)))))
      (line__377(_architecture 34 0 377 (_assignment (_simple)(_target(44))(_sensitivity(38)(39)(40)(41)(48)))))
      (line__387(_architecture 35 0 387 (_assignment (_simple)(_target(46))(_sensitivity(14)(18)))))
      (line__391(_architecture 36 0 391 (_assignment (_simple)(_target(32))(_sensitivity(24(d_3_0))))))
      (line__394(_architecture 37 0 394 (_assignment (_simple)(_target(50))(_sensitivity(32)(44)(46)))))
      (line__401(_architecture 38 0 401 (_assignment (_simple)(_target(51))(_sensitivity(14)(15)(16)(18)))))
      (line__406(_architecture 39 0 406 (_assignment (_simple)(_target(52))(_sensitivity(43)(50)(51)))))
      (line__412(_architecture 40 0 412 (_assignment (_simple)(_target(53))(_sensitivity(14)(15)(16)(17)(18)))))
      (line__419(_architecture 41 0 419 (_process (_simple)(_target(10)(11)(24)(25)(38)(39)(40)(41)(54)(55))(_sensitivity(0)(9))(_read(4)(10)(30)(42)(47)(49)(52)(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (2 2 2 2 3 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 2 3 3 3 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 3 2 3 )
    (2 2 2 2 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 3 2 2 )
    (2 3 3 3 2 2 3 )
    (3 2 3 3 3 3 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 2 2 2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 3 )
    (2 2 3 2 )
    (3 3 )
    (2 3 3 2 )
    (3 3 )
    (3 2 3 2 )
    (3 3 2 3 3 3 3 2 )
    (3 3 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 2 )
    (3 3 )
    (3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 3 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . one 42 -1
  )
)
I 000044 55 8158          1464810975338 one
(_unit VHDL (shell 0 8 (one 0 26 ))
  (_version v35)
  (_time 1464810975338 2016.06.01 22:56:15)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605387611)
    (_use )
  )
  (_component
    (cpu
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal addr ~std_logic_vector{15~downto~0}~13 0 30 (_entity (_buffer ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 32 (_entity (_buffer ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 33 (_entity (_buffer ))))
        (_port (_internal sevseg ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
        (_port (_internal din ~std_logic_vector{15~downto~0}~132 0 37 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{7~downto~0}~134 0 38 (_entity (_out ))))
        (_port (_internal dsel ~std_logic_vector{1~downto~0}~13 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation u1 0 53 (_component cpu )
    (_port
      ((clk)(cpuclk))
      ((addr)(addr))
      ((data)(data))
      ((rd)(rd))
      ((wr)(wr))
      ((sevseg)(sevseg))
      ((din)(din))
      ((dout)(dout))
      ((dsel)(dsel))
    )
    (_use (_entity . cpu)
      (_port
        ((clk)(clk))
        ((rd)(rd))
        ((wr)(wr))
        ((addr)(addr))
        ((data)(data))
        ((sevseg)(sevseg))
        ((din)(din))
        ((dout)(dout))
        ((dsel)(dsel))
      )
    )
  )
  (_object
    (_port (_internal rxdat ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal xclk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal rxstb ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_event))))
    (_port (_internal txstb ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal txdat ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~12 0 17 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_inout ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 19 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 20 (_entity (_buffer ))))
    (_port (_internal ramcs ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal din ~std_logic_vector{15~downto~0}~136 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clksel ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal dsel ~std_logic_vector{1~downto~0}~138 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal dout ~std_logic_vector{7~downto~0}~1310 0 46 (_architecture (_uni ))))
    (_signal (_internal txshift ~std_logic_vector{7~downto~0}~1310 0 47 (_architecture (_uni ))))
    (_signal (_internal txshiftnext ~std_logic_vector{7~downto~0}~1310 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal rxshift ~std_logic_vector{22~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{23~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal cpuclk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{22{21~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{22{15~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{22{17~downto~16}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{22{22~downto~18}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 18))))))
    (_process
      (line__68(_architecture 0 0 68 (_assignment (_simple)(_alias((ramcs)(_string \"0"\)))(_target(10)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(17))(_sensitivity(3)(15)(16(d_6_0))))))
      (txrx(_architecture 2 0 73 (_process (_target(16)(18))(_sensitivity(1))(_read(0)(17)(18(d_21_0))))))
      (rx(_architecture 3 0 80 (_process (_target(12)(13)(14))(_sensitivity(2))(_read(18(d_22_18))(18(d_17_16))(18(d_15_0))))))
      (line__87(_architecture 4 0 87 (_assignment (_simple)(_alias((txdat)(txshift(7))))(_target(4))(_sensitivity(16(7))))))
      (line__90(_architecture 5 0 90 (_process (_target(19))(_sensitivity(5))(_read(19)))))
      (line__95(_architecture 6 0 95 (_assignment (_simple)(_target(20))(_sensitivity(5)(13)(19(23))(19(22))(19(21))(19(20))(19(19))(19(18))(19(17))(19(16))(19(15))(19(14))(19(13))(19(12))(19(11))(19(10))(19(9))(19(8))(19(7))(19(6))(19(5))(19(4))(19(3))(19(2))(19(1))(19(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
  )
  (_model . one 7 -1
  )
)
V 000044 55 17169         1464810975421 one
(_unit VHDL (cpu 0 135 (one 0 150 ))
  (_version v35)
  (_time 1464810975421 2016.06.01 22:56:15)
  (_source (\./src/1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461605388297)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in )(_event))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 138 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 139 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~1212 0 140 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1214 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~1214 0 141 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~1216 0 142 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal din ~std_logic_vector{15~downto~0}~1218 0 144 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1220 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal dout ~std_logic_vector{7~downto~0}~1220 0 145 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal dsel ~std_logic_vector{1~downto~0}~12 0 146 (_entity (_in ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal fetch ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal exec ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal ld ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal st ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal addi ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal add ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inand ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal isll ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal inot ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal clr ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal jal ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipn ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal skipz ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal br ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ir ~std_logic_vector{7~downto~0}~1322 0 163 (_architecture (_uni ))))
    (_signal (_internal pc ~std_logic_vector{7~downto~0}~1322 0 165 (_architecture (_uni ))))
    (_signal (_internal PCinSel ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal PCload ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCaddSel ~std_logic_vector{1~downto~0}~1324 0 171 (_architecture (_uni ))))
    (_signal (_internal PCinc ~std_logic_vector{7~downto~0}~1322 0 173 (_architecture (_uni ))))
    (_signal (_internal PCin ~std_logic_vector{7~downto~0}~1322 0 175 (_architecture (_uni ))))
    (_signal (_internal PCnew ~std_logic_vector{7~downto~0}~1322 0 177 (_architecture (_uni ))))
    (_signal (_internal DataImm ~std_logic_vector{7~downto~0}~1322 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal disp ~std_logic_vector{2~downto~0}~13 0 183 (_architecture (_uni ))))
    (_signal (_internal displacement ~std_logic_vector{7~downto~0}~1322 0 185 (_architecture (_uni ))))
    (_signal (_internal MASel ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal dataAddr ~std_logic_vector{7~downto~0}~1322 0 191 (_architecture (_uni ))))
    (_signal (_internal AtoBus ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal r0 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal r3 ~std_logic_vector{7~downto~0}~1322 0 197 (_architecture (_uni ))))
    (_signal (_internal rdata ~std_logic_vector{7~downto~0}~1322 0 198 (_architecture (_uni ))))
    (_signal (_internal Aout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal Bout ~std_logic_vector{7~downto~0}~1322 0 200 (_architecture (_uni ))))
    (_signal (_internal RegDSel ~std_logic_vector{1~downto~0}~1324 0 202 (_architecture (_uni ))))
    (_signal (_internal ALUBSel ~std_logic_vector{1~downto~0}~1324 0 204 (_architecture (_uni ))))
    (_signal (_internal ASel ~std_logic_vector{1~downto~0}~1324 0 206 (_architecture (_uni ))))
    (_signal (_internal BSel ~std_logic_vector{1~downto~0}~1324 0 208 (_architecture (_uni ))))
    (_signal (_internal we ~extieee.std_logic_1164.std_logic 0 210 (_architecture (_uni ))))
    (_signal (_internal Bin ~std_logic_vector{7~downto~0}~1322 0 214 (_architecture (_uni ))))
    (_signal (_internal ALUop ~std_logic_vector{1~downto~0}~1324 0 215 (_architecture (_uni ))))
    (_signal (_internal ALUout ~std_logic_vector{7~downto~0}~1322 0 217 (_architecture (_uni ))))
    (_signal (_internal zne ~extieee.std_logic_1164.std_logic 0 219 (_architecture (_uni ))))
    (_signal (_internal z ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_signal (_internal n ~extieee.std_logic_1164.std_logic 0 221 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 233 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 241 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~13 0 261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1325 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1326 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1327 0 267 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1329 0 270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1328 0 271 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1331 0 273 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1330 0 274 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1333 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1332 0 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1335 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1334 0 280 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1336 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~0}~1337 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~1339 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~1338 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{5~downto~2}~13 0 326 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_type (_internal ~std_logic_vector{7{5~downto~4}~13 0 361 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~2}~13 0 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1340 0 391 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~1341 0 409 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__230(_architecture 0 0 230 (_assignment (_simple)(_alias((reset)(din(0))))(_target(9))(_sensitivity(6(0))))))
      (line__232(_architecture 1 0 232 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)(3(d_7_0))(24)(25)))))
      (line__241(_architecture 2 0 241 (_assignment (_simple)(_target(5))(_sensitivity(41(d_3_0))))))
      (line__261(_architecture 3 0 261 (_assignment (_simple)(_target(12))(_sensitivity(24(d_7_6))))))
      (line__263(_architecture 4 0 263 (_assignment (_simple)(_target(13))(_sensitivity(24(d_7_6))))))
      (line__265(_architecture 5 0 265 (_assignment (_simple)(_target(14))(_sensitivity(24(d_7_6))))))
      (line__267(_architecture 6 0 267 (_assignment (_simple)(_target(15))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__270(_architecture 7 0 270 (_assignment (_simple)(_target(16))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__273(_architecture 8 0 273 (_assignment (_simple)(_target(17))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__276(_architecture 9 0 276 (_assignment (_simple)(_target(18))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__279(_architecture 10 0 279 (_assignment (_simple)(_target(19))(_sensitivity(24(d_3_0))(24(d_7_6))))))
      (line__282(_architecture 11 0 282 (_assignment (_simple)(_target(20))(_sensitivity(24(d_7_0))))))
      (line__284(_architecture 12 0 284 (_assignment (_simple)(_target(21))(_sensitivity(24(d_7_0))))))
      (line__286(_architecture 13 0 286 (_assignment (_simple)(_target(22))(_sensitivity(24(d_7_0))))))
      (line__288(_architecture 14 0 288 (_assignment (_simple)(_target(23))(_sensitivity(24(d_1_0))(24(d_7_6))))))
      (line__294(_architecture 15 0 294 (_assignment (_simple)(_alias((disp)(ir(d_2_0))))(_target(33))(_sensitivity(24(d_2_0))))))
      (line__295(_architecture 16 0 295 (_assignment (_simple)(_target(36))(_sensitivity(33)(44)))))
      (line__297(_architecture 17 0 297 (_assignment (_simple)(_target(35))(_sensitivity(11)))))
      (line__299(_architecture 18 0 299 (_assignment (_simple)(_target(3))(_sensitivity(25)(35)(36)))))
      (line__306(_architecture 19 0 306 (_assignment (_simple)(_target(1))(_sensitivity(0)(10)(11)(12)))))
      (line__310(_architecture 20 0 310 (_assignment (_simple)(_target(2))(_sensitivity(0)(11)(13)))))
      (line__314(_architecture 21 0 314 (_assignment (_simple)(_target(4))(_sensitivity(2)(43)))))
      (line__320(_architecture 22 0 320 (_assignment (_simple)(_target(28))(_sensitivity(21)(22)(23)(54)(55)))))
      (line__326(_architecture 23 0 326 (_assignment (_simple)(_alias((displacement)(ir(5))(ir(5))(ir(5))(ir(5))(ir(d_5_2))))(_target(34))(_sensitivity(24(d_5_2))(24(5))))))
      (line__328(_architecture 24 0 328 (_assignment (_simple)(_target(29))(_sensitivity(28)(34)))))
      (line__334(_architecture 25 0 334 (_assignment (_simple)(_target(31))(_sensitivity(25)(29)))))
      (line__336(_architecture 26 0 336 (_assignment (_simple)(_target(26))(_sensitivity(20)))))
      (line__338(_architecture 27 0 338 (_assignment (_simple)(_target(30))(_sensitivity(26)(31)(43)))))
      (line__347(_architecture 28 0 347 (_assignment (_simple)(_target(45))(_sensitivity(12)(19)(20)))))
      (line__353(_architecture 29 0 353 (_assignment (_simple)(_target(42))(_sensitivity(4)(31)(45)(52)))))
      (line__361(_architecture 30 0 361 (_assignment (_simple)(_target(47))(_sensitivity(20)(24(d_5_4))))))
      (line__364(_architecture 31 0 364 (_assignment (_simple)(_target(48))(_sensitivity(12)(13)(24(d_3_2))(24(3))))))
      (line__367(_architecture 32 0 367 (_assignment (_simple)(_target(49))(_sensitivity(13)(21)(22)(23)))))
      (line__370(_architecture 33 0 370 (_assignment (_simple)(_target(43))(_sensitivity(38)(39)(40)(41)(47)))))
      (line__377(_architecture 34 0 377 (_assignment (_simple)(_target(44))(_sensitivity(38)(39)(40)(41)(48)))))
      (line__387(_architecture 35 0 387 (_assignment (_simple)(_target(46))(_sensitivity(14)(18)))))
      (line__391(_architecture 36 0 391 (_assignment (_simple)(_target(32))(_sensitivity(24(d_3_0))))))
      (line__394(_architecture 37 0 394 (_assignment (_simple)(_target(50))(_sensitivity(32)(44)(46)))))
      (line__401(_architecture 38 0 401 (_assignment (_simple)(_target(51))(_sensitivity(14)(15)(16)(18)))))
      (line__406(_architecture 39 0 406 (_assignment (_simple)(_target(52))(_sensitivity(43)(50)(51)))))
      (line__412(_architecture 40 0 412 (_assignment (_simple)(_target(53))(_sensitivity(14)(15)(16)(17)(18)))))
      (line__419(_architecture 41 0 419 (_process (_simple)(_target(10)(11)(24)(25)(38)(39)(40)(41)(54)(55))(_sensitivity(0)(9))(_read(4)(10)(30)(42)(47)(49)(52)(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (2 2 2 2 3 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 2 3 3 3 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 3 2 3 )
    (2 2 2 2 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 3 2 2 )
    (2 3 3 3 2 2 3 )
    (3 2 3 3 3 3 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 2 2 2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 3 )
    (2 2 3 2 )
    (3 3 )
    (2 3 3 2 )
    (3 3 )
    (3 2 3 2 )
    (3 3 2 3 3 3 3 2 )
    (3 3 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 2 )
    (3 3 )
    (3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 3 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . one 42 -1
  )
)
V 000044 55 8169          1464810975502 one
(_unit VHDL (shell 0 25 (one 0 42 ))
  (_version v35)
  (_time 1464810975502 2016.06.01 22:56:15)
  (_source (\./compile/shell.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464810975458)
    (_use )
  )
  (_component
    (cpu
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal din ~std_logic_vector{15~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal dsel ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{7~downto~0}~13 0 51 (_entity (_out ))))
        (_port (_internal sevseg ~std_logic_vector{6~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~132 0 53 (_entity (_inout ))))
        (_port (_internal addr ~std_logic_vector{15~downto~0}~134 0 54 (_entity (_buffer ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 55 (_entity (_buffer ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 56 (_entity (_buffer ))))
      )
    )
  )
  (_instantiation u1 0 104 (_component cpu )
    (_port
      ((clk)(cpuclk))
      ((din)(din))
      ((dsel)(dsel))
      ((dout)(dout))
      ((sevseg)(sevseg))
      ((data)(data))
      ((addr)(addr))
      ((rd)(rd))
      ((wr)(wr))
    )
    (_use (_entity . cpu)
      (_port
        ((clk)(clk))
        ((rd)(rd))
        ((wr)(wr))
        ((addr)(addr))
        ((data)(data))
        ((sevseg)(sevseg))
        ((din)(din))
        ((dout)(dout))
        ((dsel)(dsel))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in )(_event))))
    (_port (_internal rxdat ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rxstb ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in )(_event))))
    (_port (_internal txstb ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal xclk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal ramcs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal txdat ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 35 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 36 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~12 0 37 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal cpuclk ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{23~downto~0}~13 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clksel ~std_logic_vector{4~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal din ~std_logic_vector{15~downto~0}~136 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal dout ~std_logic_vector{7~downto~0}~138 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal dsel ~std_logic_vector{1~downto~0}~1310 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal rxshift ~std_logic_vector{22~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal txshift ~std_logic_vector{7~downto~0}~138 0 69 (_architecture (_uni ))))
    (_signal (_internal txshiftnext ~std_logic_vector{7~downto~0}~138 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22{15~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{22{17~downto~16}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{22{22~downto~18}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 18))))))
    (_type (_internal ~std_logic_vector{22{21~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__76(_architecture 0 0 76 (_process (_target(13))(_sensitivity(0))(_read(13)))))
      (rx(_architecture 1 0 82 (_process (_target(14)(15)(17))(_sensitivity(2))(_read(18(d_22_18))(18(d_17_16))(18(d_15_0))))))
      (txrx(_architecture 2 0 90 (_process (_target(18)(19))(_sensitivity(4))(_read(1)(18(d_21_0))(20)))))
      (line__98(_architecture 3 0 98 (_assignment (_simple)(_alias((ramcs)(_string \"0"\)))(_target(5)))))
      (line__99(_architecture 4 0 99 (_assignment (_simple)(_target(20))(_sensitivity(3)(16)(19(d_6_0))))))
      (line__100(_architecture 5 0 100 (_assignment (_simple)(_target(12))(_sensitivity(0)(13(23))(13(22))(13(21))(13(20))(13(19))(13(18))(13(17))(13(16))(13(15))(13(14))(13(13))(13(12))(13(11))(13(10))(13(9))(13(8))(13(7))(13(6))(13(5))(13(4))(13(3))(13(2))(13(1))(13(0))(14)))))
      (line__121(_architecture 6 0 121 (_assignment (_simple)(_alias((txdat)(txshift(7))))(_target(6))(_sensitivity(19(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
  )
  (_model . one 7 -1
  )
)
V 000044 55 8169          1464811024133 one
(_unit VHDL (shell 0 25 (one 0 42 ))
  (_version v35)
  (_time 1464811024133 2016.06.01 22:57:04)
  (_source (\./compile/shell.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464811024108)
    (_use )
  )
  (_component
    (cpu
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal din ~std_logic_vector{15~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal dsel ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{7~downto~0}~13 0 51 (_entity (_out ))))
        (_port (_internal sevseg ~std_logic_vector{6~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~132 0 53 (_entity (_inout ))))
        (_port (_internal addr ~std_logic_vector{15~downto~0}~134 0 54 (_entity (_buffer ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 55 (_entity (_buffer ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 56 (_entity (_buffer ))))
      )
    )
  )
  (_instantiation u1 0 104 (_component cpu )
    (_port
      ((clk)(cpuclk))
      ((din)(din))
      ((dsel)(dsel))
      ((dout)(dout))
      ((sevseg)(sevseg))
      ((data)(data))
      ((addr)(addr))
      ((rd)(rd))
      ((wr)(wr))
    )
    (_use (_entity . cpu)
      (_port
        ((clk)(clk))
        ((rd)(rd))
        ((wr)(wr))
        ((addr)(addr))
        ((data)(data))
        ((sevseg)(sevseg))
        ((din)(din))
        ((dout)(dout))
        ((dsel)(dsel))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in )(_event))))
    (_port (_internal rxdat ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rxstb ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in )(_event))))
    (_port (_internal txstb ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal xclk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal ramcs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal txdat ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal sevseg ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 35 (_entity (_buffer ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 36 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal addr ~std_logic_vector{15~downto~0}~12 0 37 (_entity (_buffer ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal cpuclk ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{23~downto~0}~13 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clksel ~std_logic_vector{4~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal din ~std_logic_vector{15~downto~0}~136 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal dout ~std_logic_vector{7~downto~0}~138 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal dsel ~std_logic_vector{1~downto~0}~1310 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal rxshift ~std_logic_vector{22~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal txshift ~std_logic_vector{7~downto~0}~138 0 69 (_architecture (_uni ))))
    (_signal (_internal txshiftnext ~std_logic_vector{7~downto~0}~138 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22{15~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{22{17~downto~16}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{22{22~downto~18}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 18))))))
    (_type (_internal ~std_logic_vector{22{21~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__76(_architecture 0 0 76 (_process (_target(13))(_sensitivity(0))(_read(13)))))
      (rx(_architecture 1 0 82 (_process (_target(14)(15)(17))(_sensitivity(2))(_read(18(d_22_18))(18(d_17_16))(18(d_15_0))))))
      (txrx(_architecture 2 0 90 (_process (_target(18)(19))(_sensitivity(4))(_read(1)(18(d_21_0))(20)))))
      (line__98(_architecture 3 0 98 (_assignment (_simple)(_alias((ramcs)(_string \"0"\)))(_target(5)))))
      (line__99(_architecture 4 0 99 (_assignment (_simple)(_target(20))(_sensitivity(3)(16)(19(d_6_0))))))
      (line__100(_architecture 5 0 100 (_assignment (_simple)(_target(12))(_sensitivity(0)(13(23))(13(22))(13(21))(13(20))(13(19))(13(18))(13(17))(13(16))(13(15))(13(14))(13(13))(13(12))(13(11))(13(10))(13(9))(13(8))(13(7))(13(6))(13(5))(13(4))(13(3))(13(2))(13(1))(13(0))(14)))))
      (line__121(_architecture 6 0 121 (_assignment (_simple)(_alias((txdat)(txshift(7))))(_target(6))(_sensitivity(19(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
  )
  (_model . one 7 -1
  )
)
