INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'bsksh' on host 'desktop-fdtsdm6' (Windows NT_amd64 version 6.2) on Wed May 11 20:21:22 +0530 2022
INFO: [HLS 200-10] In directory 'C:/Users/bsksh/Documents/Vitis'
Sourcing Tcl script 'C:/Users/bsksh/Documents/Vitis/democode/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project democode 
INFO: [HLS 200-10] Opening project 'C:/Users/bsksh/Documents/Vitis/democode'.
INFO: [HLS 200-1510] Running: set_top fir 
INFO: [HLS 200-1510] Running: add_files demo.cpp 
INFO: [HLS 200-10] Adding design file 'demo.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/bsksh/Documents/Vitis/democode/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 97.541 MB.
INFO: [HLS 200-10] Analyzing design file 'demo.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.459 seconds; current allocated memory: 98.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<10, true>::mult operator*<16, true, 10, true>(ap_int_base<16, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<26>::ap_int<26, true>(ap_int_base<26, true> const&)' into 'ap_int_base<16, true>::RType<10, true>::mult operator*<16, true, 10, true>(ap_int_base<16, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<16, true>::RType<10, true>::mult operator*<16, true, 10, true>(ap_int_base<16, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>& ap_int_base<16, true>::operator+=<26, true>(ap_int_base<26, true> const&)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:16:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<10, true>::mult operator*<16, true, 10, true>(ap_int_base<16, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:16:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>& ap_int_base<16, true>::operator+=<26, true>(ap_int_base<26, true> const&)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:12:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<10, true>::mult operator*<16, true, 10, true>(ap_int_base<16, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:12:14)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:11:11)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:62)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:59)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:54)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:51)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:46)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:41)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:36)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:33)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:28)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:7:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_ints' into 'fir(ap_int<16>*, ap_int<16>)' (demo.cpp:18:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.505 seconds; current allocated memory: 100.185 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 100.186 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 103.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 107.519 MB.
INFO: [XFORM 203-510] Pipelining loop 'shift_accum_loop' (demo.cpp:9) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 132.486 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.V' (demo.cpp:15:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 126.618 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=acc_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln691) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'shift_accum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'shift_accum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 126.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 127.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 127.457 MB.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'fir_c_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.338 seconds; current allocated memory: 134.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.34 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 17.576 seconds; current allocated memory: 134.439 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 21.493 seconds; peak allocated memory: 134.324 MB.
