

================================================================
== Vivado HLS Report for 'hnn_fpga'
================================================================
* Date:           Fri Aug 13 19:06:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hnn_fpga
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.881 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95| 0.950 us | 0.950 us |   95|   95|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1848|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|     32|    3767|    7109|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1432|    -|
|Register         |        -|      -|    4224|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|     32|    7991|   10389|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------+-------------------------+---------+-------+------+------+-----+
    |hnn_fpga_AXILiteS_s_axi_U  |hnn_fpga_AXILiteS_s_axi  |        4|      0|   234|   244|    0|
    |hnn_fpga_dadd_64neOg_U4    |hnn_fpga_dadd_64neOg     |        0|      3|   445|   782|    0|
    |hnn_fpga_ddiv_64nfYi_U5    |hnn_fpga_ddiv_64nfYi     |        0|      0|  1710|  3253|    0|
    |hnn_fpga_dexp_64ng8j_U6    |hnn_fpga_dexp_64ng8j     |        0|     26|  1022|  2463|    0|
    |hnn_fpga_fmul_32nbkb_U1    |hnn_fpga_fmul_32nbkb     |        0|      3|   128|   135|    0|
    |hnn_fpga_fpext_32dEe_U3    |hnn_fpga_fpext_32dEe     |        0|      0|   100|   138|    0|
    |hnn_fpga_fptrunc_cud_U2    |hnn_fpga_fptrunc_cud     |        0|      0|   128|    94|    0|
    +---------------------------+-------------------------+---------+-------+------+------+-----+
    |Total                      |                         |        4|     32|  3767|  7109|    0|
    +---------------------------+-------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |xor_ln25_10_fu_1620_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_11_fu_1634_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_12_fu_1648_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_13_fu_1662_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_14_fu_1676_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_15_fu_1690_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_16_fu_1704_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_17_fu_1718_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_18_fu_1732_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_19_fu_1746_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_1_fu_1494_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_20_fu_1760_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_21_fu_1774_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_22_fu_1788_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_23_fu_1802_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_24_fu_1816_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_25_fu_1830_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_26_fu_1844_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_27_fu_1858_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_28_fu_1872_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_29_fu_1886_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_2_fu_1508_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_30_fu_1900_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_31_fu_1914_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_32_fu_1928_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_33_fu_1942_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_34_fu_1956_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_35_fu_1970_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_36_fu_1984_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_37_fu_1998_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_38_fu_2012_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_39_fu_2026_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_3_fu_1522_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_40_fu_2040_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_41_fu_2054_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_42_fu_2068_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_43_fu_2082_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_44_fu_2096_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_45_fu_2110_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_46_fu_2124_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_47_fu_2138_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_48_fu_2152_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_49_fu_2166_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_4_fu_1536_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_50_fu_2180_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_51_fu_2194_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_52_fu_2208_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_53_fu_2222_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_54_fu_2236_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_55_fu_2250_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_5_fu_1550_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_6_fu_1564_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_7_fu_1578_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_8_fu_1592_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_9_fu_1606_p2   |    xor   |      0|  0|  33|          32|          33|
    |xor_ln25_fu_1480_p2     |    xor   |      0|  0|  33|          32|          33|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1848|        1792|        1848|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |U_address0      |  245|         57|    6|        342|
    |V_address0      |  293|         65|    6|        390|
    |V_d0            |   15|          3|   32|         96|
    |ap_NS_fsm       |  429|         97|    1|         97|
    |grp_fu_1265_p0  |  245|         57|   32|       1824|
    |grp_fu_1269_p0  |   15|          3|   64|        192|
    |grp_fu_1273_p0  |   15|          3|   32|         96|
    |grp_fu_1276_p0  |   33|          6|   64|        384|
    |grp_fu_1281_p1  |   89|         18|   64|       1152|
    |grp_fu_1286_p1  |   53|         12|   64|        768|
    +----------------+-----+-----------+-----+-----------+
    |Total           | 1432|        321|  365|       5341|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  96|   0|   96|          0|
    |l_read_reg_2265       |  32|   0|   32|          0|
    |reg_1291              |  32|   0|   32|          0|
    |reg_1296              |  32|   0|   32|          0|
    |reg_1301              |  64|   0|   64|          0|
    |reg_1306              |  64|   0|   64|          0|
    |reg_1311              |  64|   0|   64|          0|
    |reg_1316              |  64|   0|   64|          0|
    |reg_1321              |  64|   0|   64|          0|
    |reg_1326              |  64|   0|   64|          0|
    |reg_1331              |  64|   0|   64|          0|
    |reg_1336              |  64|   0|   64|          0|
    |reg_1341              |  64|   0|   64|          0|
    |reg_1346              |  64|   0|   64|          0|
    |reg_1351              |  64|   0|   64|          0|
    |reg_1356              |  64|   0|   64|          0|
    |reg_1361              |  64|   0|   64|          0|
    |reg_1366              |  64|   0|   64|          0|
    |reg_1371              |  64|   0|   64|          0|
    |reg_1376              |  64|   0|   64|          0|
    |reg_1381              |  64|   0|   64|          0|
    |reg_1386              |  64|   0|   64|          0|
    |reg_1391              |  64|   0|   64|          0|
    |reg_1396              |  64|   0|   64|          0|
    |reg_1401              |  64|   0|   64|          0|
    |reg_1406              |  64|   0|   64|          0|
    |reg_1411              |  64|   0|   64|          0|
    |reg_1416              |  64|   0|   64|          0|
    |reg_1421              |  64|   0|   64|          0|
    |reg_1426              |  64|   0|   64|          0|
    |reg_1431              |  64|   0|   64|          0|
    |reg_1436              |  64|   0|   64|          0|
    |reg_1441              |  64|   0|   64|          0|
    |reg_1446              |  64|   0|   64|          0|
    |reg_1451              |  64|   0|   64|          0|
    |reg_1456              |  64|   0|   64|          0|
    |reg_1461              |  64|   0|   64|          0|
    |reg_1466              |  64|   0|   64|          0|
    |reg_1471              |  64|   0|   64|          0|
    |xor_ln25_10_reg_2420  |  32|   0|   32|          0|
    |xor_ln25_11_reg_2435  |  32|   0|   32|          0|
    |xor_ln25_12_reg_2450  |  32|   0|   32|          0|
    |xor_ln25_13_reg_2465  |  32|   0|   32|          0|
    |xor_ln25_14_reg_2480  |  32|   0|   32|          0|
    |xor_ln25_15_reg_2495  |  32|   0|   32|          0|
    |xor_ln25_16_reg_2510  |  32|   0|   32|          0|
    |xor_ln25_17_reg_2525  |  32|   0|   32|          0|
    |xor_ln25_18_reg_2540  |  32|   0|   32|          0|
    |xor_ln25_19_reg_2555  |  32|   0|   32|          0|
    |xor_ln25_1_reg_2285   |  32|   0|   32|          0|
    |xor_ln25_20_reg_2570  |  32|   0|   32|          0|
    |xor_ln25_21_reg_2585  |  32|   0|   32|          0|
    |xor_ln25_22_reg_2600  |  32|   0|   32|          0|
    |xor_ln25_23_reg_2615  |  32|   0|   32|          0|
    |xor_ln25_24_reg_2630  |  32|   0|   32|          0|
    |xor_ln25_25_reg_2645  |  32|   0|   32|          0|
    |xor_ln25_26_reg_2660  |  32|   0|   32|          0|
    |xor_ln25_27_reg_2675  |  32|   0|   32|          0|
    |xor_ln25_28_reg_2690  |  32|   0|   32|          0|
    |xor_ln25_29_reg_2705  |  32|   0|   32|          0|
    |xor_ln25_2_reg_2300   |  32|   0|   32|          0|
    |xor_ln25_30_reg_2720  |  32|   0|   32|          0|
    |xor_ln25_31_reg_2735  |  32|   0|   32|          0|
    |xor_ln25_32_reg_2750  |  32|   0|   32|          0|
    |xor_ln25_33_reg_2765  |  32|   0|   32|          0|
    |xor_ln25_34_reg_2780  |  32|   0|   32|          0|
    |xor_ln25_35_reg_2795  |  32|   0|   32|          0|
    |xor_ln25_36_reg_2810  |  32|   0|   32|          0|
    |xor_ln25_37_reg_2825  |  32|   0|   32|          0|
    |xor_ln25_38_reg_2840  |  32|   0|   32|          0|
    |xor_ln25_39_reg_2855  |  32|   0|   32|          0|
    |xor_ln25_3_reg_2315   |  32|   0|   32|          0|
    |xor_ln25_40_reg_2870  |  32|   0|   32|          0|
    |xor_ln25_41_reg_2885  |  32|   0|   32|          0|
    |xor_ln25_42_reg_2900  |  32|   0|   32|          0|
    |xor_ln25_43_reg_2915  |  32|   0|   32|          0|
    |xor_ln25_44_reg_2930  |  32|   0|   32|          0|
    |xor_ln25_45_reg_2945  |  32|   0|   32|          0|
    |xor_ln25_46_reg_2960  |  32|   0|   32|          0|
    |xor_ln25_47_reg_2975  |  32|   0|   32|          0|
    |xor_ln25_48_reg_2990  |  32|   0|   32|          0|
    |xor_ln25_49_reg_3005  |  32|   0|   32|          0|
    |xor_ln25_4_reg_2330   |  32|   0|   32|          0|
    |xor_ln25_50_reg_3020  |  32|   0|   32|          0|
    |xor_ln25_51_reg_3035  |  32|   0|   32|          0|
    |xor_ln25_52_reg_3050  |  32|   0|   32|          0|
    |xor_ln25_53_reg_3065  |  32|   0|   32|          0|
    |xor_ln25_54_reg_3080  |  32|   0|   32|          0|
    |xor_ln25_55_reg_3095  |  32|   0|   32|          0|
    |xor_ln25_5_reg_2345   |  32|   0|   32|          0|
    |xor_ln25_6_reg_2360   |  32|   0|   32|          0|
    |xor_ln25_7_reg_2375   |  32|   0|   32|          0|
    |xor_ln25_8_reg_2390   |  32|   0|   32|          0|
    |xor_ln25_9_reg_2405   |  32|   0|   32|          0|
    |xor_ln25_reg_2270     |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |4224|   0| 4224|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   hnn_fpga   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   hnn_fpga   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   hnn_fpga   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%U_addr = getelementptr [64 x float]* %U, i64 0, i64 1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 97 'getelementptr' 'U_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.67ns)   --->   "%U_load = load float* %U_addr, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 98 'load' 'U_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 99 [1/1] (1.00ns)   --->   "%l_read = call float @_ssdm_op_Read.s_axilite.float(float %l) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:6]   --->   Operation 99 'read' 'l_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 100 [1/2] (0.67ns)   --->   "%U_load = load float* %U_addr, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 100 'load' 'U_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast float %U_load to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 101 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.35ns)   --->   "%xor_ln25 = xor i32 %bitcast_ln25, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 102 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%U_addr_1 = getelementptr [64 x float]* %U, i64 0, i64 2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 103 'getelementptr' 'U_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (0.67ns)   --->   "%U_load_1 = load float* %U_addr_1, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 104 'load' 'U_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 8.88>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %xor_ln25 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 105 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (8.88ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln25_1, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 106 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (0.67ns)   --->   "%U_load_1 = load float* %U_addr_1, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 107 'load' 'U_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln25_2 = bitcast float %U_load_1 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 108 'bitcast' 'bitcast_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.35ns)   --->   "%xor_ln25_1 = xor i32 %bitcast_ln25_2, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 109 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%U_addr_2 = getelementptr [64 x float]* %U, i64 0, i64 3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 110 'getelementptr' 'U_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.67ns)   --->   "%U_load_2 = load float* %U_addr_2, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 111 'load' 'U_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.88>
ST_4 : Operation 112 [1/2] (8.41ns)   --->   "%tmp_2_0_1 = fmul float %bitcast_ln25_1, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 112 'fmul' 'tmp_2_0_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln25_3 = bitcast i32 %xor_ln25_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 113 'bitcast' 'bitcast_ln25_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (8.88ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln25_3, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 114 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (0.67ns)   --->   "%U_load_2 = load float* %U_addr_2, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 115 'load' 'U_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln25_4 = bitcast float %U_load_2 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 116 'bitcast' 'bitcast_ln25_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.35ns)   --->   "%xor_ln25_2 = xor i32 %bitcast_ln25_4, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 117 'xor' 'xor_ln25_2' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%U_addr_3 = getelementptr [64 x float]* %U, i64 0, i64 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 118 'getelementptr' 'U_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.67ns)   --->   "%U_load_3 = load float* %U_addr_3, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 119 'load' 'U_load_3' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 8.88>
ST_5 : Operation 120 [2/2] (2.30ns)   --->   "%tmp_3_0_1 = fpext float %tmp_2_0_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 120 'fpext' 'tmp_3_0_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (8.41ns)   --->   "%tmp_2_0_2 = fmul float %bitcast_ln25_3, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 121 'fmul' 'tmp_2_0_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln25_5 = bitcast i32 %xor_ln25_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 122 'bitcast' 'bitcast_ln25_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (8.88ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln25_5, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 123 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (0.67ns)   --->   "%U_load_3 = load float* %U_addr_3, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 124 'load' 'U_load_3' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln25_6 = bitcast float %U_load_3 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 125 'bitcast' 'bitcast_ln25_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.35ns)   --->   "%xor_ln25_3 = xor i32 %bitcast_ln25_6, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 126 'xor' 'xor_ln25_3' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%U_addr_4 = getelementptr [64 x float]* %U, i64 0, i64 5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 127 'getelementptr' 'U_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.67ns)   --->   "%U_load_4 = load float* %U_addr_4, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 128 'load' 'U_load_4' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.88>
ST_6 : Operation 129 [1/2] (2.30ns)   --->   "%tmp_3_0_1 = fpext float %tmp_2_0_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 129 'fpext' 'tmp_3_0_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 130 [2/2] (2.30ns)   --->   "%tmp_3_0_2 = fpext float %tmp_2_0_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 130 'fpext' 'tmp_3_0_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (8.41ns)   --->   "%tmp_2_0_3 = fmul float %bitcast_ln25_5, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 131 'fmul' 'tmp_2_0_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln25_7 = bitcast i32 %xor_ln25_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 132 'bitcast' 'bitcast_ln25_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (8.88ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln25_7, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 133 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/2] (0.67ns)   --->   "%U_load_4 = load float* %U_addr_4, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 134 'load' 'U_load_4' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln25_8 = bitcast float %U_load_4 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 135 'bitcast' 'bitcast_ln25_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.35ns)   --->   "%xor_ln25_4 = xor i32 %bitcast_ln25_8, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 136 'xor' 'xor_ln25_4' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%U_addr_5 = getelementptr [64 x float]* %U, i64 0, i64 6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 137 'getelementptr' 'U_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (0.67ns)   --->   "%U_load_5 = load float* %U_addr_5, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 138 'load' 'U_load_5' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 8.88>
ST_7 : Operation 139 [11/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 139 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 140 [1/2] (2.30ns)   --->   "%tmp_3_0_2 = fpext float %tmp_2_0_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 140 'fpext' 'tmp_3_0_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 141 [2/2] (2.30ns)   --->   "%tmp_3_0_3 = fpext float %tmp_2_0_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 141 'fpext' 'tmp_3_0_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 142 [1/2] (8.41ns)   --->   "%tmp_2_0_4 = fmul float %bitcast_ln25_7, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 142 'fmul' 'tmp_2_0_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln25_9 = bitcast i32 %xor_ln25_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 143 'bitcast' 'bitcast_ln25_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [2/2] (8.88ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln25_9, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 144 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/2] (0.67ns)   --->   "%U_load_5 = load float* %U_addr_5, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 145 'load' 'U_load_5' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln25_10 = bitcast float %U_load_5 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 146 'bitcast' 'bitcast_ln25_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.35ns)   --->   "%xor_ln25_5 = xor i32 %bitcast_ln25_10, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 147 'xor' 'xor_ln25_5' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%U_addr_6 = getelementptr [64 x float]* %U, i64 0, i64 7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 148 'getelementptr' 'U_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (0.67ns)   --->   "%U_load_6 = load float* %U_addr_6, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 149 'load' 'U_load_6' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 8.88>
ST_8 : Operation 150 [10/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 150 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 151 [11/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 151 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 152 [1/2] (2.30ns)   --->   "%tmp_3_0_3 = fpext float %tmp_2_0_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 152 'fpext' 'tmp_3_0_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 153 [2/2] (2.30ns)   --->   "%tmp_3_0_4 = fpext float %tmp_2_0_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 153 'fpext' 'tmp_3_0_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 154 [1/2] (8.41ns)   --->   "%tmp_2_0_5 = fmul float %bitcast_ln25_9, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 154 'fmul' 'tmp_2_0_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln25_11 = bitcast i32 %xor_ln25_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 155 'bitcast' 'bitcast_ln25_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (8.88ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln25_11, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 156 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/2] (0.67ns)   --->   "%U_load_6 = load float* %U_addr_6, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 157 'load' 'U_load_6' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln25_12 = bitcast float %U_load_6 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 158 'bitcast' 'bitcast_ln25_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.35ns)   --->   "%xor_ln25_6 = xor i32 %bitcast_ln25_12, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 159 'xor' 'xor_ln25_6' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%U_addr_7 = getelementptr [64 x float]* %U, i64 0, i64 8" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 160 'getelementptr' 'U_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (0.67ns)   --->   "%U_load_7 = load float* %U_addr_7, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 161 'load' 'U_load_7' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 8.88>
ST_9 : Operation 162 [9/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 162 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 163 [10/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 163 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 164 [11/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 164 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 165 [1/2] (2.30ns)   --->   "%tmp_3_0_4 = fpext float %tmp_2_0_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 165 'fpext' 'tmp_3_0_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 166 [2/2] (2.30ns)   --->   "%tmp_3_0_5 = fpext float %tmp_2_0_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 166 'fpext' 'tmp_3_0_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 167 [1/2] (8.41ns)   --->   "%tmp_2_0_6 = fmul float %bitcast_ln25_11, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 167 'fmul' 'tmp_2_0_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln25_13 = bitcast i32 %xor_ln25_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 168 'bitcast' 'bitcast_ln25_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [2/2] (8.88ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln25_13, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 169 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/2] (0.67ns)   --->   "%U_load_7 = load float* %U_addr_7, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 170 'load' 'U_load_7' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln25_14 = bitcast float %U_load_7 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 171 'bitcast' 'bitcast_ln25_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.35ns)   --->   "%xor_ln25_7 = xor i32 %bitcast_ln25_14, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 172 'xor' 'xor_ln25_7' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%U_addr_8 = getelementptr [64 x float]* %U, i64 0, i64 10" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 173 'getelementptr' 'U_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (0.67ns)   --->   "%U_load_8 = load float* %U_addr_8, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 174 'load' 'U_load_8' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 8.88>
ST_10 : Operation 175 [8/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 175 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 176 [9/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 176 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 177 [10/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 177 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 178 [11/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 178 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 179 [1/2] (2.30ns)   --->   "%tmp_3_0_5 = fpext float %tmp_2_0_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 179 'fpext' 'tmp_3_0_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 180 [2/2] (2.30ns)   --->   "%tmp_3_0_6 = fpext float %tmp_2_0_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 180 'fpext' 'tmp_3_0_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (8.41ns)   --->   "%tmp_2_0_7 = fmul float %bitcast_ln25_13, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 181 'fmul' 'tmp_2_0_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln25_15 = bitcast i32 %xor_ln25_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 182 'bitcast' 'bitcast_ln25_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (8.88ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln25_15, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 183 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/2] (0.67ns)   --->   "%U_load_8 = load float* %U_addr_8, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 184 'load' 'U_load_8' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln25_16 = bitcast float %U_load_8 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 185 'bitcast' 'bitcast_ln25_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.35ns)   --->   "%xor_ln25_8 = xor i32 %bitcast_ln25_16, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 186 'xor' 'xor_ln25_8' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%U_addr_9 = getelementptr [64 x float]* %U, i64 0, i64 11" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 187 'getelementptr' 'U_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [2/2] (0.67ns)   --->   "%U_load_9 = load float* %U_addr_9, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 188 'load' 'U_load_9' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 8.88>
ST_11 : Operation 189 [7/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 189 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 190 [8/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 190 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 191 [9/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 191 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 192 [10/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 192 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 193 [11/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 193 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 194 [1/2] (2.30ns)   --->   "%tmp_3_0_6 = fpext float %tmp_2_0_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 194 'fpext' 'tmp_3_0_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 195 [2/2] (2.30ns)   --->   "%tmp_3_0_7 = fpext float %tmp_2_0_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 195 'fpext' 'tmp_3_0_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 196 [1/2] (8.41ns)   --->   "%tmp_2_1 = fmul float %bitcast_ln25_15, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 196 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln25_17 = bitcast i32 %xor_ln25_8 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 197 'bitcast' 'bitcast_ln25_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (8.88ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln25_17, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 198 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/2] (0.67ns)   --->   "%U_load_9 = load float* %U_addr_9, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 199 'load' 'U_load_9' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln25_18 = bitcast float %U_load_9 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 200 'bitcast' 'bitcast_ln25_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.35ns)   --->   "%xor_ln25_9 = xor i32 %bitcast_ln25_18, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 201 'xor' 'xor_ln25_9' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%U_addr_10 = getelementptr [64 x float]* %U, i64 0, i64 12" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 202 'getelementptr' 'U_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (0.67ns)   --->   "%U_load_10 = load float* %U_addr_10, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 203 'load' 'U_load_10' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 8.88>
ST_12 : Operation 204 [6/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 204 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 205 [7/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 205 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 206 [8/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 206 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 207 [9/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 207 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 208 [10/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 208 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 209 [11/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 209 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 210 [1/2] (2.30ns)   --->   "%tmp_3_0_7 = fpext float %tmp_2_0_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 210 'fpext' 'tmp_3_0_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 211 [2/2] (2.30ns)   --->   "%tmp_3_1 = fpext float %tmp_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 211 'fpext' 'tmp_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 212 [1/2] (8.41ns)   --->   "%tmp_2_1_2 = fmul float %bitcast_ln25_17, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 212 'fmul' 'tmp_2_1_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln25_19 = bitcast i32 %xor_ln25_9 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 213 'bitcast' 'bitcast_ln25_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [2/2] (8.88ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln25_19, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 214 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/2] (0.67ns)   --->   "%U_load_10 = load float* %U_addr_10, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 215 'load' 'U_load_10' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln25_20 = bitcast float %U_load_10 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 216 'bitcast' 'bitcast_ln25_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.35ns)   --->   "%xor_ln25_10 = xor i32 %bitcast_ln25_20, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 217 'xor' 'xor_ln25_10' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%U_addr_11 = getelementptr [64 x float]* %U, i64 0, i64 13" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 218 'getelementptr' 'U_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (0.67ns)   --->   "%U_load_11 = load float* %U_addr_11, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 219 'load' 'U_load_11' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 8.88>
ST_13 : Operation 220 [5/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 220 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 221 [6/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 221 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 222 [7/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 222 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 223 [8/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 223 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 224 [9/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 224 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 225 [10/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 225 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 226 [11/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 226 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 227 [1/2] (2.30ns)   --->   "%tmp_3_1 = fpext float %tmp_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 227 'fpext' 'tmp_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 228 [2/2] (2.30ns)   --->   "%tmp_3_1_2 = fpext float %tmp_2_1_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 228 'fpext' 'tmp_3_1_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 229 [1/2] (8.41ns)   --->   "%tmp_2_1_3 = fmul float %bitcast_ln25_19, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 229 'fmul' 'tmp_2_1_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln25_21 = bitcast i32 %xor_ln25_10 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 230 'bitcast' 'bitcast_ln25_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [2/2] (8.88ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln25_21, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 231 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/2] (0.67ns)   --->   "%U_load_11 = load float* %U_addr_11, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 232 'load' 'U_load_11' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln25_22 = bitcast float %U_load_11 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 233 'bitcast' 'bitcast_ln25_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.35ns)   --->   "%xor_ln25_11 = xor i32 %bitcast_ln25_22, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 234 'xor' 'xor_ln25_11' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%U_addr_12 = getelementptr [64 x float]* %U, i64 0, i64 14" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 235 'getelementptr' 'U_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [2/2] (0.67ns)   --->   "%U_load_12 = load float* %U_addr_12, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 236 'load' 'U_load_12' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 8.88>
ST_14 : Operation 237 [4/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 237 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 238 [5/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 238 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 239 [6/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 239 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 240 [7/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 240 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 241 [8/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 241 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 242 [9/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 242 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 243 [10/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 243 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 244 [11/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 244 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 245 [1/2] (2.30ns)   --->   "%tmp_3_1_2 = fpext float %tmp_2_1_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 245 'fpext' 'tmp_3_1_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 246 [2/2] (2.30ns)   --->   "%tmp_3_1_3 = fpext float %tmp_2_1_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 246 'fpext' 'tmp_3_1_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 247 [1/2] (8.41ns)   --->   "%tmp_2_1_4 = fmul float %bitcast_ln25_21, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 247 'fmul' 'tmp_2_1_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln25_23 = bitcast i32 %xor_ln25_11 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 248 'bitcast' 'bitcast_ln25_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [2/2] (8.88ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln25_23, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 249 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/2] (0.67ns)   --->   "%U_load_12 = load float* %U_addr_12, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 250 'load' 'U_load_12' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln25_24 = bitcast float %U_load_12 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 251 'bitcast' 'bitcast_ln25_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.35ns)   --->   "%xor_ln25_12 = xor i32 %bitcast_ln25_24, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 252 'xor' 'xor_ln25_12' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%U_addr_13 = getelementptr [64 x float]* %U, i64 0, i64 15" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 253 'getelementptr' 'U_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [2/2] (0.67ns)   --->   "%U_load_13 = load float* %U_addr_13, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 254 'load' 'U_load_13' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 8.88>
ST_15 : Operation 255 [3/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 255 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 256 [4/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 256 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 257 [5/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 257 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 258 [6/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 258 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 259 [7/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 259 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 260 [8/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 260 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 261 [9/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 261 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 262 [10/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 262 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 263 [11/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 263 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 264 [1/2] (2.30ns)   --->   "%tmp_3_1_3 = fpext float %tmp_2_1_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 264 'fpext' 'tmp_3_1_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 265 [2/2] (2.30ns)   --->   "%tmp_3_1_4 = fpext float %tmp_2_1_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 265 'fpext' 'tmp_3_1_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 266 [1/2] (8.41ns)   --->   "%tmp_2_1_5 = fmul float %bitcast_ln25_23, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 266 'fmul' 'tmp_2_1_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln25_25 = bitcast i32 %xor_ln25_12 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 267 'bitcast' 'bitcast_ln25_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [2/2] (8.88ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln25_25, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 268 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/2] (0.67ns)   --->   "%U_load_13 = load float* %U_addr_13, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 269 'load' 'U_load_13' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln25_26 = bitcast float %U_load_13 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 270 'bitcast' 'bitcast_ln25_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.35ns)   --->   "%xor_ln25_13 = xor i32 %bitcast_ln25_26, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 271 'xor' 'xor_ln25_13' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%U_addr_14 = getelementptr [64 x float]* %U, i64 0, i64 16" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 272 'getelementptr' 'U_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [2/2] (0.67ns)   --->   "%U_load_14 = load float* %U_addr_14, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 273 'load' 'U_load_14' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 8.88>
ST_16 : Operation 274 [2/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 274 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 275 [3/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 275 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 276 [4/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 276 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 277 [5/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 277 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 278 [6/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 278 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 279 [7/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 279 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 280 [8/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 280 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 281 [9/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 281 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 282 [10/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 282 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 283 [11/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 283 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 284 [1/2] (2.30ns)   --->   "%tmp_3_1_4 = fpext float %tmp_2_1_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 284 'fpext' 'tmp_3_1_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 285 [2/2] (2.30ns)   --->   "%tmp_3_1_5 = fpext float %tmp_2_1_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 285 'fpext' 'tmp_3_1_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 286 [1/2] (8.41ns)   --->   "%tmp_2_1_6 = fmul float %bitcast_ln25_25, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 286 'fmul' 'tmp_2_1_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln25_27 = bitcast i32 %xor_ln25_13 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 287 'bitcast' 'bitcast_ln25_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [2/2] (8.88ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln25_27, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 288 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/2] (0.67ns)   --->   "%U_load_14 = load float* %U_addr_14, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 289 'load' 'U_load_14' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln25_28 = bitcast float %U_load_14 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 290 'bitcast' 'bitcast_ln25_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.35ns)   --->   "%xor_ln25_14 = xor i32 %bitcast_ln25_28, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 291 'xor' 'xor_ln25_14' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%U_addr_15 = getelementptr [64 x float]* %U, i64 0, i64 17" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 292 'getelementptr' 'U_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [2/2] (0.67ns)   --->   "%U_load_15 = load float* %U_addr_15, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 293 'load' 'U_load_15' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 8.88>
ST_17 : Operation 294 [1/11] (7.98ns)   --->   "%tmp_4_0_1 = call double @llvm.exp.f64(double %tmp_3_0_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 294 'dexp' 'tmp_4_0_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 295 [2/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 295 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 296 [3/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 296 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 297 [4/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 297 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 298 [5/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 298 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 299 [6/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 299 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 300 [7/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 300 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 301 [8/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 301 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 302 [9/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 302 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 303 [10/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 303 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 304 [11/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 304 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 305 [1/2] (2.30ns)   --->   "%tmp_3_1_5 = fpext float %tmp_2_1_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 305 'fpext' 'tmp_3_1_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 306 [2/2] (2.30ns)   --->   "%tmp_3_1_6 = fpext float %tmp_2_1_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 306 'fpext' 'tmp_3_1_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 307 [1/2] (8.41ns)   --->   "%tmp_2_1_7 = fmul float %bitcast_ln25_27, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 307 'fmul' 'tmp_2_1_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln25_29 = bitcast i32 %xor_ln25_14 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 308 'bitcast' 'bitcast_ln25_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [2/2] (8.88ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln25_29, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 309 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/2] (0.67ns)   --->   "%U_load_15 = load float* %U_addr_15, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 310 'load' 'U_load_15' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln25_30 = bitcast float %U_load_15 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 311 'bitcast' 'bitcast_ln25_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.35ns)   --->   "%xor_ln25_15 = xor i32 %bitcast_ln25_30, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 312 'xor' 'xor_ln25_15' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%U_addr_16 = getelementptr [64 x float]* %U, i64 0, i64 19" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 313 'getelementptr' 'U_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [2/2] (0.67ns)   --->   "%U_load_16 = load float* %U_addr_16, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 314 'load' 'U_load_16' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 8.88>
ST_18 : Operation 315 [5/5] (5.53ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 315 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/11] (7.98ns)   --->   "%tmp_4_0_2 = call double @llvm.exp.f64(double %tmp_3_0_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 316 'dexp' 'tmp_4_0_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 317 [2/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 317 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 318 [3/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 318 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 319 [4/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 319 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 320 [5/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 320 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 321 [6/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 321 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 322 [7/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 322 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 323 [8/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 323 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 324 [9/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 324 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 325 [10/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 325 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 326 [11/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 326 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 327 [1/2] (2.30ns)   --->   "%tmp_3_1_6 = fpext float %tmp_2_1_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 327 'fpext' 'tmp_3_1_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 328 [2/2] (2.30ns)   --->   "%tmp_3_1_7 = fpext float %tmp_2_1_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 328 'fpext' 'tmp_3_1_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 329 [1/2] (8.41ns)   --->   "%tmp_2_2 = fmul float %bitcast_ln25_29, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 329 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln25_31 = bitcast i32 %xor_ln25_15 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 330 'bitcast' 'bitcast_ln25_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [2/2] (8.88ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln25_31, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 331 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 332 [1/2] (0.67ns)   --->   "%U_load_16 = load float* %U_addr_16, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 332 'load' 'U_load_16' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln25_32 = bitcast float %U_load_16 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 333 'bitcast' 'bitcast_ln25_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (0.35ns)   --->   "%xor_ln25_16 = xor i32 %bitcast_ln25_32, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 334 'xor' 'xor_ln25_16' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%U_addr_17 = getelementptr [64 x float]* %U, i64 0, i64 20" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 335 'getelementptr' 'U_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 336 [2/2] (0.67ns)   --->   "%U_load_17 = load float* %U_addr_17, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 336 'load' 'U_load_17' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 8.88>
ST_19 : Operation 337 [4/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 337 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [5/5] (5.53ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 338 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [1/11] (7.98ns)   --->   "%tmp_4_0_3 = call double @llvm.exp.f64(double %tmp_3_0_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 339 'dexp' 'tmp_4_0_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 340 [2/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 340 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 341 [3/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 341 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 342 [4/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 342 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 343 [5/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 343 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 344 [6/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 344 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 345 [7/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 345 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 346 [8/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 346 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 347 [9/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 347 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 348 [10/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 348 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 349 [11/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 349 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 350 [1/2] (2.30ns)   --->   "%tmp_3_1_7 = fpext float %tmp_2_1_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 350 'fpext' 'tmp_3_1_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 351 [2/2] (2.30ns)   --->   "%tmp_3_2 = fpext float %tmp_2_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 351 'fpext' 'tmp_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 352 [1/2] (8.41ns)   --->   "%tmp_2_2_1 = fmul float %bitcast_ln25_31, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 352 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln25_33 = bitcast i32 %xor_ln25_16 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 353 'bitcast' 'bitcast_ln25_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [2/2] (8.88ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln25_33, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 354 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/2] (0.67ns)   --->   "%U_load_17 = load float* %U_addr_17, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 355 'load' 'U_load_17' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln25_34 = bitcast float %U_load_17 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 356 'bitcast' 'bitcast_ln25_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.35ns)   --->   "%xor_ln25_17 = xor i32 %bitcast_ln25_34, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 357 'xor' 'xor_ln25_17' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%U_addr_18 = getelementptr [64 x float]* %U, i64 0, i64 21" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 358 'getelementptr' 'U_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [2/2] (0.67ns)   --->   "%U_load_18 = load float* %U_addr_18, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 359 'load' 'U_load_18' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 8.88>
ST_20 : Operation 360 [3/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 360 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [4/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 361 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [5/5] (5.53ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 362 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/11] (7.98ns)   --->   "%tmp_4_0_4 = call double @llvm.exp.f64(double %tmp_3_0_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 363 'dexp' 'tmp_4_0_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 364 [2/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 364 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 365 [3/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 365 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 366 [4/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 366 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 367 [5/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 367 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 368 [6/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 368 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 369 [7/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 369 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 370 [8/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 370 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 371 [9/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 371 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 372 [10/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 372 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 373 [11/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 373 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 374 [1/2] (2.30ns)   --->   "%tmp_3_2 = fpext float %tmp_2_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 374 'fpext' 'tmp_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 375 [2/2] (2.30ns)   --->   "%tmp_3_2_1 = fpext float %tmp_2_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 375 'fpext' 'tmp_3_2_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 376 [1/2] (8.41ns)   --->   "%tmp_2_2_3 = fmul float %bitcast_ln25_33, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 376 'fmul' 'tmp_2_2_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%bitcast_ln25_35 = bitcast i32 %xor_ln25_17 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 377 'bitcast' 'bitcast_ln25_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 378 [2/2] (8.88ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln25_35, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 378 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [1/2] (0.67ns)   --->   "%U_load_18 = load float* %U_addr_18, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 379 'load' 'U_load_18' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln25_36 = bitcast float %U_load_18 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 380 'bitcast' 'bitcast_ln25_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.35ns)   --->   "%xor_ln25_18 = xor i32 %bitcast_ln25_36, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 381 'xor' 'xor_ln25_18' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%U_addr_19 = getelementptr [64 x float]* %U, i64 0, i64 22" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 382 'getelementptr' 'U_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [2/2] (0.67ns)   --->   "%U_load_19 = load float* %U_addr_19, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 383 'load' 'U_load_19' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 8.88>
ST_21 : Operation 384 [2/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 384 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [3/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 385 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [4/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 386 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [5/5] (5.53ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 387 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/11] (7.98ns)   --->   "%tmp_4_0_5 = call double @llvm.exp.f64(double %tmp_3_0_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 388 'dexp' 'tmp_4_0_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 389 [2/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 389 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 390 [3/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 390 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 391 [4/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 391 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 392 [5/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 392 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 393 [6/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 393 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 394 [7/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 394 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 395 [8/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 395 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 396 [9/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 396 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 397 [10/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 397 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 398 [11/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 398 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 399 [1/2] (2.30ns)   --->   "%tmp_3_2_1 = fpext float %tmp_2_2_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 399 'fpext' 'tmp_3_2_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 400 [2/2] (2.30ns)   --->   "%tmp_3_2_3 = fpext float %tmp_2_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 400 'fpext' 'tmp_3_2_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 401 [1/2] (8.41ns)   --->   "%tmp_2_2_4 = fmul float %bitcast_ln25_35, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 401 'fmul' 'tmp_2_2_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln25_37 = bitcast i32 %xor_ln25_18 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 402 'bitcast' 'bitcast_ln25_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 403 [2/2] (8.88ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln25_37, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 403 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/2] (0.67ns)   --->   "%U_load_19 = load float* %U_addr_19, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 404 'load' 'U_load_19' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln25_38 = bitcast float %U_load_19 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 405 'bitcast' 'bitcast_ln25_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.35ns)   --->   "%xor_ln25_19 = xor i32 %bitcast_ln25_38, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 406 'xor' 'xor_ln25_19' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%U_addr_20 = getelementptr [64 x float]* %U, i64 0, i64 23" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 407 'getelementptr' 'U_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [2/2] (0.67ns)   --->   "%U_load_20 = load float* %U_addr_20, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 408 'load' 'U_load_20' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 8.88>
ST_22 : Operation 409 [1/5] (5.06ns)   --->   "%tmp_5_0_1 = fadd double %tmp_4_0_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 409 'dadd' 'tmp_5_0_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [2/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 410 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 411 [3/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 411 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [4/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 412 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 413 [5/5] (5.53ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 413 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 414 [1/11] (7.98ns)   --->   "%tmp_4_0_6 = call double @llvm.exp.f64(double %tmp_3_0_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 414 'dexp' 'tmp_4_0_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 415 [2/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 415 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 416 [3/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 416 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 417 [4/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 417 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 418 [5/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 418 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 419 [6/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 419 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 420 [7/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 420 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 421 [8/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 421 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 422 [9/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 422 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 423 [10/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 423 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 424 [11/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 424 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 425 [1/2] (2.30ns)   --->   "%tmp_3_2_3 = fpext float %tmp_2_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 425 'fpext' 'tmp_3_2_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 426 [2/2] (2.30ns)   --->   "%tmp_3_2_4 = fpext float %tmp_2_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 426 'fpext' 'tmp_3_2_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 427 [1/2] (8.41ns)   --->   "%tmp_2_2_5 = fmul float %bitcast_ln25_37, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 427 'fmul' 'tmp_2_2_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln25_39 = bitcast i32 %xor_ln25_19 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 428 'bitcast' 'bitcast_ln25_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 429 [2/2] (8.88ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln25_39, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 429 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 430 [1/2] (0.67ns)   --->   "%U_load_20 = load float* %U_addr_20, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 430 'load' 'U_load_20' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln25_40 = bitcast float %U_load_20 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 431 'bitcast' 'bitcast_ln25_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 432 [1/1] (0.35ns)   --->   "%xor_ln25_20 = xor i32 %bitcast_ln25_40, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 432 'xor' 'xor_ln25_20' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [1/1] (0.00ns)   --->   "%U_addr_21 = getelementptr [64 x float]* %U, i64 0, i64 24" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 433 'getelementptr' 'U_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 434 [2/2] (0.67ns)   --->   "%U_load_21 = load float* %U_addr_21, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 434 'load' 'U_load_21' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 8.88>
ST_23 : Operation 435 [17/17] (8.46ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 435 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [1/5] (5.06ns)   --->   "%tmp_5_0_2 = fadd double %tmp_4_0_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 436 'dadd' 'tmp_5_0_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [2/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 437 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [3/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 438 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [4/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 439 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [5/5] (5.53ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 440 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [1/11] (7.98ns)   --->   "%tmp_4_0_7 = call double @llvm.exp.f64(double %tmp_3_0_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 441 'dexp' 'tmp_4_0_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 442 [2/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 442 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 443 [3/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 443 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 444 [4/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 444 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 445 [5/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 445 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 446 [6/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 446 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 447 [7/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 447 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 448 [8/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 448 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 449 [9/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 449 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 450 [10/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 450 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 451 [11/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 451 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 452 [1/2] (2.30ns)   --->   "%tmp_3_2_4 = fpext float %tmp_2_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 452 'fpext' 'tmp_3_2_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 453 [2/2] (2.30ns)   --->   "%tmp_3_2_5 = fpext float %tmp_2_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 453 'fpext' 'tmp_3_2_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 454 [1/2] (8.41ns)   --->   "%tmp_2_2_6 = fmul float %bitcast_ln25_39, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 454 'fmul' 'tmp_2_2_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln25_41 = bitcast i32 %xor_ln25_20 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 455 'bitcast' 'bitcast_ln25_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 456 [2/2] (8.88ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln25_41, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 456 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [1/2] (0.67ns)   --->   "%U_load_21 = load float* %U_addr_21, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 457 'load' 'U_load_21' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln25_42 = bitcast float %U_load_21 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 458 'bitcast' 'bitcast_ln25_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.35ns)   --->   "%xor_ln25_21 = xor i32 %bitcast_ln25_42, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 459 'xor' 'xor_ln25_21' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 460 [1/1] (0.00ns)   --->   "%U_addr_22 = getelementptr [64 x float]* %U, i64 0, i64 25" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 460 'getelementptr' 'U_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 461 [2/2] (0.67ns)   --->   "%U_load_22 = load float* %U_addr_22, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 461 'load' 'U_load_22' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 8.88>
ST_24 : Operation 462 [16/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 462 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [17/17] (8.46ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 463 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [1/5] (5.06ns)   --->   "%tmp_5_0_3 = fadd double %tmp_4_0_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 464 'dadd' 'tmp_5_0_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [2/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 465 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [3/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 466 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [4/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 467 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [5/5] (5.53ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 468 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [1/11] (7.98ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 469 'dexp' 'tmp_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 470 [2/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 470 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 471 [3/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 471 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 472 [4/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 472 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 473 [5/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 473 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 474 [6/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 474 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 475 [7/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 475 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 476 [8/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 476 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 477 [9/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 477 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 478 [10/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 478 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 479 [11/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 479 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 480 [1/2] (2.30ns)   --->   "%tmp_3_2_5 = fpext float %tmp_2_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 480 'fpext' 'tmp_3_2_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 481 [2/2] (2.30ns)   --->   "%tmp_3_2_6 = fpext float %tmp_2_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 481 'fpext' 'tmp_3_2_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 482 [1/2] (8.41ns)   --->   "%tmp_2_2_7 = fmul float %bitcast_ln25_41, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 482 'fmul' 'tmp_2_2_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln25_43 = bitcast i32 %xor_ln25_21 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 483 'bitcast' 'bitcast_ln25_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [2/2] (8.88ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln25_43, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 484 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/2] (0.67ns)   --->   "%U_load_22 = load float* %U_addr_22, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 485 'load' 'U_load_22' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln25_44 = bitcast float %U_load_22 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 486 'bitcast' 'bitcast_ln25_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.35ns)   --->   "%xor_ln25_22 = xor i32 %bitcast_ln25_44, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 487 'xor' 'xor_ln25_22' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%U_addr_23 = getelementptr [64 x float]* %U, i64 0, i64 26" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 488 'getelementptr' 'U_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 489 [2/2] (0.67ns)   --->   "%U_load_23 = load float* %U_addr_23, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 489 'load' 'U_load_23' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 8.88>
ST_25 : Operation 490 [15/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 490 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [16/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 491 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [17/17] (8.46ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 492 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 493 [1/5] (5.06ns)   --->   "%tmp_5_0_4 = fadd double %tmp_4_0_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 493 'dadd' 'tmp_5_0_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 494 [2/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 494 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 495 [3/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 495 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [4/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 496 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [5/5] (5.53ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 497 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/11] (7.98ns)   --->   "%tmp_4_1_2 = call double @llvm.exp.f64(double %tmp_3_1_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 498 'dexp' 'tmp_4_1_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 499 [2/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 499 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 500 [3/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 500 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 501 [4/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 501 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 502 [5/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 502 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 503 [6/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 503 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 504 [7/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 504 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 505 [8/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 505 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 506 [9/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 506 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 507 [10/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 507 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 508 [11/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 508 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 509 [1/2] (2.30ns)   --->   "%tmp_3_2_6 = fpext float %tmp_2_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 509 'fpext' 'tmp_3_2_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 510 [2/2] (2.30ns)   --->   "%tmp_3_2_7 = fpext float %tmp_2_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 510 'fpext' 'tmp_3_2_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 511 [1/2] (8.41ns)   --->   "%tmp_2_3 = fmul float %bitcast_ln25_43, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 511 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln25_45 = bitcast i32 %xor_ln25_22 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 512 'bitcast' 'bitcast_ln25_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 513 [2/2] (8.88ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln25_45, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 513 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 514 [1/2] (0.67ns)   --->   "%U_load_23 = load float* %U_addr_23, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 514 'load' 'U_load_23' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln25_46 = bitcast float %U_load_23 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 515 'bitcast' 'bitcast_ln25_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 516 [1/1] (0.35ns)   --->   "%xor_ln25_23 = xor i32 %bitcast_ln25_46, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 516 'xor' 'xor_ln25_23' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%U_addr_24 = getelementptr [64 x float]* %U, i64 0, i64 28" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 517 'getelementptr' 'U_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 518 [2/2] (0.67ns)   --->   "%U_load_24 = load float* %U_addr_24, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 518 'load' 'U_load_24' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 8.88>
ST_26 : Operation 519 [14/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 519 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [15/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 520 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 521 [16/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 521 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 522 [17/17] (8.46ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 522 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 523 [1/5] (5.06ns)   --->   "%tmp_5_0_5 = fadd double %tmp_4_0_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 523 'dadd' 'tmp_5_0_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [2/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 524 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [3/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 525 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [4/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 526 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 527 [5/5] (5.53ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 527 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 528 [1/11] (7.98ns)   --->   "%tmp_4_1_3 = call double @llvm.exp.f64(double %tmp_3_1_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 528 'dexp' 'tmp_4_1_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 529 [2/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 529 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 530 [3/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 530 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 531 [4/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 531 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 532 [5/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 532 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 533 [6/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 533 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 534 [7/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 534 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 535 [8/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 535 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 536 [9/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 536 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 537 [10/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 537 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 538 [11/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 538 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 539 [1/2] (2.30ns)   --->   "%tmp_3_2_7 = fpext float %tmp_2_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 539 'fpext' 'tmp_3_2_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 540 [2/2] (2.30ns)   --->   "%tmp_3_3 = fpext float %tmp_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 540 'fpext' 'tmp_3_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 541 [1/2] (8.41ns)   --->   "%tmp_2_3_1 = fmul float %bitcast_ln25_45, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 541 'fmul' 'tmp_2_3_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln25_47 = bitcast i32 %xor_ln25_23 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 542 'bitcast' 'bitcast_ln25_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 543 [2/2] (8.88ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln25_47, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 543 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 544 [1/2] (0.67ns)   --->   "%U_load_24 = load float* %U_addr_24, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 544 'load' 'U_load_24' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln25_48 = bitcast float %U_load_24 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 545 'bitcast' 'bitcast_ln25_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 546 [1/1] (0.35ns)   --->   "%xor_ln25_24 = xor i32 %bitcast_ln25_48, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 546 'xor' 'xor_ln25_24' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%U_addr_25 = getelementptr [64 x float]* %U, i64 0, i64 29" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 547 'getelementptr' 'U_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 548 [2/2] (0.67ns)   --->   "%U_load_25 = load float* %U_addr_25, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 548 'load' 'U_load_25' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 8.88>
ST_27 : Operation 549 [13/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 549 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 550 [14/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 550 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 551 [15/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 551 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 552 [16/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 552 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 553 [17/17] (8.46ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 553 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 554 [1/5] (5.06ns)   --->   "%tmp_5_0_6 = fadd double %tmp_4_0_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 554 'dadd' 'tmp_5_0_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 555 [2/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 555 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 556 [3/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 556 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 557 [4/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 557 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 558 [5/5] (5.53ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 558 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 559 [1/11] (7.98ns)   --->   "%tmp_4_1_4 = call double @llvm.exp.f64(double %tmp_3_1_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 559 'dexp' 'tmp_4_1_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 560 [2/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 560 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 561 [3/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 561 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 562 [4/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 562 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 563 [5/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 563 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 564 [6/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 564 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 565 [7/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 565 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 566 [8/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 566 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 567 [9/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 567 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 568 [10/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 568 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 569 [11/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 569 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 570 [1/2] (2.30ns)   --->   "%tmp_3_3 = fpext float %tmp_2_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 570 'fpext' 'tmp_3_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 571 [2/2] (2.30ns)   --->   "%tmp_3_3_1 = fpext float %tmp_2_3_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 571 'fpext' 'tmp_3_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 572 [1/2] (8.41ns)   --->   "%tmp_2_3_2 = fmul float %bitcast_ln25_47, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 572 'fmul' 'tmp_2_3_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln25_49 = bitcast i32 %xor_ln25_24 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 573 'bitcast' 'bitcast_ln25_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 574 [2/2] (8.88ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln25_49, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 574 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 575 [1/2] (0.67ns)   --->   "%U_load_25 = load float* %U_addr_25, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 575 'load' 'U_load_25' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln25_50 = bitcast float %U_load_25 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 576 'bitcast' 'bitcast_ln25_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 577 [1/1] (0.35ns)   --->   "%xor_ln25_25 = xor i32 %bitcast_ln25_50, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 577 'xor' 'xor_ln25_25' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%U_addr_26 = getelementptr [64 x float]* %U, i64 0, i64 30" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 578 'getelementptr' 'U_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 579 [2/2] (0.67ns)   --->   "%U_load_26 = load float* %U_addr_26, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 579 'load' 'U_load_26' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 8.88>
ST_28 : Operation 580 [12/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 580 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 581 [13/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 581 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [14/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 582 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [15/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 583 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [16/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 584 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 585 [17/17] (8.46ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 585 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [1/5] (5.06ns)   --->   "%tmp_5_0_7 = fadd double %tmp_4_0_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 586 'dadd' 'tmp_5_0_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 587 [2/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 587 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [3/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 588 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [4/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 589 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 590 [5/5] (5.53ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 590 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 591 [1/11] (7.98ns)   --->   "%tmp_4_1_5 = call double @llvm.exp.f64(double %tmp_3_1_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 591 'dexp' 'tmp_4_1_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 592 [2/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 592 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 593 [3/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 593 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 594 [4/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 594 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 595 [5/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 595 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 596 [6/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 596 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 597 [7/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 597 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 598 [8/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 598 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 599 [9/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 599 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 600 [10/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 600 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 601 [11/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 601 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 602 [1/2] (2.30ns)   --->   "%tmp_3_3_1 = fpext float %tmp_2_3_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 602 'fpext' 'tmp_3_3_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 603 [2/2] (2.30ns)   --->   "%tmp_3_3_2 = fpext float %tmp_2_3_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 603 'fpext' 'tmp_3_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 604 [1/2] (8.41ns)   --->   "%tmp_2_3_4 = fmul float %bitcast_ln25_49, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 604 'fmul' 'tmp_2_3_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "%bitcast_ln25_51 = bitcast i32 %xor_ln25_25 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 605 'bitcast' 'bitcast_ln25_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 606 [2/2] (8.88ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln25_51, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 606 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/2] (0.67ns)   --->   "%U_load_26 = load float* %U_addr_26, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 607 'load' 'U_load_26' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln25_52 = bitcast float %U_load_26 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 608 'bitcast' 'bitcast_ln25_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.35ns)   --->   "%xor_ln25_26 = xor i32 %bitcast_ln25_52, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 609 'xor' 'xor_ln25_26' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "%U_addr_27 = getelementptr [64 x float]* %U, i64 0, i64 31" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 610 'getelementptr' 'U_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 611 [2/2] (0.67ns)   --->   "%U_load_27 = load float* %U_addr_27, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 611 'load' 'U_load_27' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 8.88>
ST_29 : Operation 612 [11/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 612 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 613 [12/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 613 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [13/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 614 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [14/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 615 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 616 [15/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 616 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [16/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 617 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 618 [17/17] (8.46ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 618 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/5] (5.06ns)   --->   "%tmp_5_1 = fadd double %tmp_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 619 'dadd' 'tmp_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [2/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 620 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [3/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 621 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 622 [4/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 622 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 623 [5/5] (5.53ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 623 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 624 [1/11] (7.98ns)   --->   "%tmp_4_1_6 = call double @llvm.exp.f64(double %tmp_3_1_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 624 'dexp' 'tmp_4_1_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 625 [2/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 625 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 626 [3/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 626 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 627 [4/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 627 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 628 [5/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 628 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 629 [6/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 629 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 630 [7/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 630 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 631 [8/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 631 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 632 [9/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 632 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 633 [10/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 633 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 634 [11/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 634 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 635 [1/2] (2.30ns)   --->   "%tmp_3_3_2 = fpext float %tmp_2_3_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 635 'fpext' 'tmp_3_3_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 636 [2/2] (2.30ns)   --->   "%tmp_3_3_4 = fpext float %tmp_2_3_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 636 'fpext' 'tmp_3_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 637 [1/2] (8.41ns)   --->   "%tmp_2_3_5 = fmul float %bitcast_ln25_51, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 637 'fmul' 'tmp_2_3_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%bitcast_ln25_53 = bitcast i32 %xor_ln25_26 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 638 'bitcast' 'bitcast_ln25_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [2/2] (8.88ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln25_53, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 639 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/2] (0.67ns)   --->   "%U_load_27 = load float* %U_addr_27, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 640 'load' 'U_load_27' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln25_54 = bitcast float %U_load_27 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 641 'bitcast' 'bitcast_ln25_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/1] (0.35ns)   --->   "%xor_ln25_27 = xor i32 %bitcast_ln25_54, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 642 'xor' 'xor_ln25_27' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (0.00ns)   --->   "%U_addr_28 = getelementptr [64 x float]* %U, i64 0, i64 32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 643 'getelementptr' 'U_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 644 [2/2] (0.67ns)   --->   "%U_load_28 = load float* %U_addr_28, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 644 'load' 'U_load_28' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 8.88>
ST_30 : Operation 645 [10/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 645 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 646 [11/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 646 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 647 [12/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 647 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 648 [13/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 648 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 649 [14/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 649 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 650 [15/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 650 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [16/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 651 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [17/17] (8.46ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 652 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/5] (5.06ns)   --->   "%tmp_5_1_2 = fadd double %tmp_4_1_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 653 'dadd' 'tmp_5_1_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [2/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 654 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [3/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 655 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [4/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 656 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [5/5] (5.53ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 657 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/11] (7.98ns)   --->   "%tmp_4_1_7 = call double @llvm.exp.f64(double %tmp_3_1_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 658 'dexp' 'tmp_4_1_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 659 [2/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 659 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 660 [3/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 660 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 661 [4/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 661 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 662 [5/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 662 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 663 [6/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 663 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 664 [7/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 664 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 665 [8/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 665 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 666 [9/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 666 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 667 [10/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 667 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 668 [11/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 668 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 669 [1/2] (2.30ns)   --->   "%tmp_3_3_4 = fpext float %tmp_2_3_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 669 'fpext' 'tmp_3_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 670 [2/2] (2.30ns)   --->   "%tmp_3_3_5 = fpext float %tmp_2_3_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 670 'fpext' 'tmp_3_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 671 [1/2] (8.41ns)   --->   "%tmp_2_3_6 = fmul float %bitcast_ln25_53, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 671 'fmul' 'tmp_2_3_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln25_55 = bitcast i32 %xor_ln25_27 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 672 'bitcast' 'bitcast_ln25_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 673 [2/2] (8.88ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln25_55, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 673 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 674 [1/2] (0.67ns)   --->   "%U_load_28 = load float* %U_addr_28, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 674 'load' 'U_load_28' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln25_56 = bitcast float %U_load_28 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 675 'bitcast' 'bitcast_ln25_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 676 [1/1] (0.35ns)   --->   "%xor_ln25_28 = xor i32 %bitcast_ln25_56, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 676 'xor' 'xor_ln25_28' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 677 [1/1] (0.00ns)   --->   "%U_addr_29 = getelementptr [64 x float]* %U, i64 0, i64 33" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 677 'getelementptr' 'U_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 678 [2/2] (0.67ns)   --->   "%U_load_29 = load float* %U_addr_29, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 678 'load' 'U_load_29' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 8.88>
ST_31 : Operation 679 [9/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 679 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 680 [10/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 680 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 681 [11/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 681 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 682 [12/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 682 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 683 [13/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 683 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 684 [14/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 684 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 685 [15/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 685 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 686 [16/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 686 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 687 [17/17] (8.46ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 687 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 688 [1/5] (5.06ns)   --->   "%tmp_5_1_3 = fadd double %tmp_4_1_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 688 'dadd' 'tmp_5_1_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 689 [2/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 689 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [3/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 690 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 691 [4/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 691 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 692 [5/5] (5.53ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 692 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 693 [1/11] (7.98ns)   --->   "%tmp_4_2 = call double @llvm.exp.f64(double %tmp_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 693 'dexp' 'tmp_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 694 [2/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 694 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 695 [3/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 695 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 696 [4/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 696 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 697 [5/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 697 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 698 [6/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 698 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 699 [7/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 699 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 700 [8/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 700 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 701 [9/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 701 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 702 [10/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 702 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 703 [11/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 703 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 704 [1/2] (2.30ns)   --->   "%tmp_3_3_5 = fpext float %tmp_2_3_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 704 'fpext' 'tmp_3_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 705 [2/2] (2.30ns)   --->   "%tmp_3_3_6 = fpext float %tmp_2_3_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 705 'fpext' 'tmp_3_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 706 [1/2] (8.41ns)   --->   "%tmp_2_3_7 = fmul float %bitcast_ln25_55, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 706 'fmul' 'tmp_2_3_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln25_57 = bitcast i32 %xor_ln25_28 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 707 'bitcast' 'bitcast_ln25_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 708 [2/2] (8.88ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln25_57, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 708 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 709 [1/2] (0.67ns)   --->   "%U_load_29 = load float* %U_addr_29, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 709 'load' 'U_load_29' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln25_58 = bitcast float %U_load_29 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 710 'bitcast' 'bitcast_ln25_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 711 [1/1] (0.35ns)   --->   "%xor_ln25_29 = xor i32 %bitcast_ln25_58, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 711 'xor' 'xor_ln25_29' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%U_addr_30 = getelementptr [64 x float]* %U, i64 0, i64 34" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 712 'getelementptr' 'U_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 713 [2/2] (0.67ns)   --->   "%U_load_30 = load float* %U_addr_30, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 713 'load' 'U_load_30' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 8.88>
ST_32 : Operation 714 [8/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 714 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 715 [9/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 715 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [10/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 716 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [11/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 717 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 718 [12/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 718 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 719 [13/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 719 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 720 [14/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 720 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 721 [15/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 721 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 722 [16/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 722 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 723 [17/17] (8.46ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 723 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 724 [1/5] (5.06ns)   --->   "%tmp_5_1_4 = fadd double %tmp_4_1_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 724 'dadd' 'tmp_5_1_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 725 [2/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 725 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 726 [3/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 726 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 727 [4/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 727 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 728 [5/5] (5.53ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 728 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 729 [1/11] (7.98ns)   --->   "%tmp_4_2_1 = call double @llvm.exp.f64(double %tmp_3_2_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 729 'dexp' 'tmp_4_2_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 730 [2/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 730 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 731 [3/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 731 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 732 [4/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 732 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 733 [5/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 733 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 734 [6/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 734 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 735 [7/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 735 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 736 [8/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 736 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 737 [9/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 737 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 738 [10/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 738 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 739 [11/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 739 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 740 [1/2] (2.30ns)   --->   "%tmp_3_3_6 = fpext float %tmp_2_3_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 740 'fpext' 'tmp_3_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 741 [2/2] (2.30ns)   --->   "%tmp_3_3_7 = fpext float %tmp_2_3_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 741 'fpext' 'tmp_3_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 742 [1/2] (8.41ns)   --->   "%tmp_2_4 = fmul float %bitcast_ln25_57, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 742 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln25_59 = bitcast i32 %xor_ln25_29 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 743 'bitcast' 'bitcast_ln25_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 744 [2/2] (8.88ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln25_59, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 744 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 745 [1/2] (0.67ns)   --->   "%U_load_30 = load float* %U_addr_30, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 745 'load' 'U_load_30' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln25_60 = bitcast float %U_load_30 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 746 'bitcast' 'bitcast_ln25_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 747 [1/1] (0.35ns)   --->   "%xor_ln25_30 = xor i32 %bitcast_ln25_60, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 747 'xor' 'xor_ln25_30' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 748 [1/1] (0.00ns)   --->   "%U_addr_31 = getelementptr [64 x float]* %U, i64 0, i64 35" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 748 'getelementptr' 'U_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 749 [2/2] (0.67ns)   --->   "%U_load_31 = load float* %U_addr_31, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 749 'load' 'U_load_31' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 8.88>
ST_33 : Operation 750 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [64 x float]* %V, i64 0, i64 0" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 750 'getelementptr' 'V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 751 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 751 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 752 [7/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 752 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 753 [8/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 753 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 754 [9/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 754 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 755 [10/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 755 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [11/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 756 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 757 [12/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 757 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [13/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 758 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 759 [14/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 759 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 760 [15/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 760 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [16/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 761 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 762 [17/17] (8.46ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 762 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 763 [1/5] (5.06ns)   --->   "%tmp_5_1_5 = fadd double %tmp_4_1_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 763 'dadd' 'tmp_5_1_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 764 [2/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 764 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 765 [3/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 765 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 766 [4/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 766 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 767 [5/5] (5.53ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 767 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 768 [1/11] (7.98ns)   --->   "%tmp_4_2_3 = call double @llvm.exp.f64(double %tmp_3_2_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 768 'dexp' 'tmp_4_2_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 769 [2/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 769 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 770 [3/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 770 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 771 [4/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 771 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 772 [5/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 772 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 773 [6/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 773 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 774 [7/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 774 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 775 [8/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 775 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 776 [9/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 776 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 777 [10/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 777 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 778 [11/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 778 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 779 [1/2] (2.30ns)   --->   "%tmp_3_3_7 = fpext float %tmp_2_3_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 779 'fpext' 'tmp_3_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 780 [2/2] (2.30ns)   --->   "%tmp_3_4 = fpext float %tmp_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 780 'fpext' 'tmp_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 781 [1/2] (8.41ns)   --->   "%tmp_2_4_1 = fmul float %bitcast_ln25_59, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 781 'fmul' 'tmp_2_4_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln25_61 = bitcast i32 %xor_ln25_30 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 782 'bitcast' 'bitcast_ln25_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 783 [2/2] (8.88ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln25_61, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 783 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 784 [1/2] (0.67ns)   --->   "%U_load_31 = load float* %U_addr_31, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 784 'load' 'U_load_31' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln25_62 = bitcast float %U_load_31 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 785 'bitcast' 'bitcast_ln25_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 786 [1/1] (0.35ns)   --->   "%xor_ln25_31 = xor i32 %bitcast_ln25_62, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 786 'xor' 'xor_ln25_31' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 787 [1/1] (0.00ns)   --->   "%U_addr_32 = getelementptr [64 x float]* %U, i64 0, i64 37" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 787 'getelementptr' 'U_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 788 [2/2] (0.67ns)   --->   "%U_load_32 = load float* %U_addr_32, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 788 'load' 'U_load_32' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 8.88>
ST_34 : Operation 789 [6/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 789 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 790 [7/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 790 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 791 [8/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 791 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 792 [9/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 792 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [10/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 793 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 794 [11/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 794 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 795 [12/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 795 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 796 [13/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 796 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 797 [1/1] (0.00ns)   --->   "%V_addr_9 = getelementptr [64 x float]* %V, i64 0, i64 9" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 797 'getelementptr' 'V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 798 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_9, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 798 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 799 [14/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 799 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 800 [15/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 800 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 801 [16/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 801 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 802 [17/17] (8.46ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 802 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 803 [1/5] (5.06ns)   --->   "%tmp_5_1_6 = fadd double %tmp_4_1_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 803 'dadd' 'tmp_5_1_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 804 [2/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 804 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 805 [3/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 805 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 806 [4/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 806 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 807 [5/5] (5.53ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 807 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 808 [1/11] (7.98ns)   --->   "%tmp_4_2_4 = call double @llvm.exp.f64(double %tmp_3_2_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 808 'dexp' 'tmp_4_2_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 809 [2/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 809 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 810 [3/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 810 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 811 [4/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 811 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 812 [5/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 812 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 813 [6/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 813 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 814 [7/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 814 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 815 [8/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 815 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 816 [9/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 816 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 817 [10/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 817 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 818 [11/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 818 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 819 [1/2] (2.30ns)   --->   "%tmp_3_4 = fpext float %tmp_2_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 819 'fpext' 'tmp_3_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 820 [2/2] (2.30ns)   --->   "%tmp_3_4_1 = fpext float %tmp_2_4_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 820 'fpext' 'tmp_3_4_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 821 [1/2] (8.41ns)   --->   "%tmp_2_4_2 = fmul float %bitcast_ln25_61, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 821 'fmul' 'tmp_2_4_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln25_63 = bitcast i32 %xor_ln25_31 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 822 'bitcast' 'bitcast_ln25_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 823 [2/2] (8.88ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln25_63, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 823 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 824 [1/2] (0.67ns)   --->   "%U_load_32 = load float* %U_addr_32, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 824 'load' 'U_load_32' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 825 [1/1] (0.00ns)   --->   "%bitcast_ln25_64 = bitcast float %U_load_32 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 825 'bitcast' 'bitcast_ln25_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 826 [1/1] (0.35ns)   --->   "%xor_ln25_32 = xor i32 %bitcast_ln25_64, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 826 'xor' 'xor_ln25_32' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 827 [1/1] (0.00ns)   --->   "%U_addr_33 = getelementptr [64 x float]* %U, i64 0, i64 38" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 827 'getelementptr' 'U_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 828 [2/2] (0.67ns)   --->   "%U_load_33 = load float* %U_addr_33, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 828 'load' 'U_load_33' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 8.88>
ST_35 : Operation 829 [5/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 829 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 830 [6/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 830 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 831 [7/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 831 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 832 [8/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 832 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 833 [9/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 833 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 834 [10/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 834 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 835 [11/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 835 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 836 [12/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 836 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 837 [13/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 837 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 838 [14/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 838 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 839 [15/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 839 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 840 [16/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 840 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 841 [17/17] (8.46ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 841 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 842 [1/5] (5.06ns)   --->   "%tmp_5_1_7 = fadd double %tmp_4_1_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 842 'dadd' 'tmp_5_1_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 843 [2/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 843 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 844 [3/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 844 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "%V_addr_18 = getelementptr [64 x float]* %V, i64 0, i64 18" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 845 'getelementptr' 'V_addr_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_18, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 846 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 847 [4/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 847 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [5/5] (5.53ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 848 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 849 [1/11] (7.98ns)   --->   "%tmp_4_2_5 = call double @llvm.exp.f64(double %tmp_3_2_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 849 'dexp' 'tmp_4_2_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 850 [2/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 850 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 851 [3/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 851 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 852 [4/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 852 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 853 [5/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 853 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 854 [6/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 854 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 855 [7/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 855 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 856 [8/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 856 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 857 [9/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 857 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 858 [10/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 858 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 859 [11/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 859 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 860 [1/2] (2.30ns)   --->   "%tmp_3_4_1 = fpext float %tmp_2_4_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 860 'fpext' 'tmp_3_4_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 861 [2/2] (2.30ns)   --->   "%tmp_3_4_2 = fpext float %tmp_2_4_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 861 'fpext' 'tmp_3_4_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 862 [1/2] (8.41ns)   --->   "%tmp_2_4_3 = fmul float %bitcast_ln25_63, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 862 'fmul' 'tmp_2_4_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln25_65 = bitcast i32 %xor_ln25_32 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 863 'bitcast' 'bitcast_ln25_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 864 [2/2] (8.88ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln25_65, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 864 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 865 [1/2] (0.67ns)   --->   "%U_load_33 = load float* %U_addr_33, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 865 'load' 'U_load_33' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln25_66 = bitcast float %U_load_33 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 866 'bitcast' 'bitcast_ln25_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 867 [1/1] (0.35ns)   --->   "%xor_ln25_33 = xor i32 %bitcast_ln25_66, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 867 'xor' 'xor_ln25_33' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 868 [1/1] (0.00ns)   --->   "%U_addr_34 = getelementptr [64 x float]* %U, i64 0, i64 39" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 868 'getelementptr' 'U_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 869 [2/2] (0.67ns)   --->   "%U_load_34 = load float* %U_addr_34, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 869 'load' 'U_load_34' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 8.88>
ST_36 : Operation 870 [4/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 870 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 871 [5/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 871 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 872 [6/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 872 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 873 [7/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 873 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 874 [8/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 874 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 875 [9/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 875 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 876 [10/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 876 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 877 [11/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 877 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 878 [12/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 878 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 879 [13/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 879 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 880 [14/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 880 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 881 [15/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 881 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 882 [16/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 882 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 883 [17/17] (8.46ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 883 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 884 [1/5] (5.06ns)   --->   "%tmp_5_2 = fadd double %tmp_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 884 'dadd' 'tmp_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 885 [2/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 885 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 886 [3/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 886 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 887 [4/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 887 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 888 [5/5] (5.53ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 888 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 889 [1/11] (7.98ns)   --->   "%tmp_4_2_6 = call double @llvm.exp.f64(double %tmp_3_2_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 889 'dexp' 'tmp_4_2_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 890 [2/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 890 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 891 [3/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 891 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 892 [4/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 892 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 893 [5/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 893 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 894 [1/1] (0.00ns)   --->   "%V_addr_27 = getelementptr [64 x float]* %V, i64 0, i64 27" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 894 'getelementptr' 'V_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 895 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_27, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 895 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 896 [6/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 896 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 897 [7/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 897 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 898 [8/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 898 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 899 [9/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 899 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 900 [10/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 900 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 901 [11/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 901 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 902 [1/2] (2.30ns)   --->   "%tmp_3_4_2 = fpext float %tmp_2_4_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 902 'fpext' 'tmp_3_4_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 903 [2/2] (2.30ns)   --->   "%tmp_3_4_3 = fpext float %tmp_2_4_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 903 'fpext' 'tmp_3_4_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 904 [1/2] (8.41ns)   --->   "%tmp_2_4_5 = fmul float %bitcast_ln25_65, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 904 'fmul' 'tmp_2_4_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln25_67 = bitcast i32 %xor_ln25_33 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 905 'bitcast' 'bitcast_ln25_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 906 [2/2] (8.88ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln25_67, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 906 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 907 [1/2] (0.67ns)   --->   "%U_load_34 = load float* %U_addr_34, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 907 'load' 'U_load_34' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln25_68 = bitcast float %U_load_34 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 908 'bitcast' 'bitcast_ln25_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 909 [1/1] (0.35ns)   --->   "%xor_ln25_34 = xor i32 %bitcast_ln25_68, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 909 'xor' 'xor_ln25_34' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 910 [1/1] (0.00ns)   --->   "%U_addr_35 = getelementptr [64 x float]* %U, i64 0, i64 40" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 910 'getelementptr' 'U_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 911 [2/2] (0.67ns)   --->   "%U_load_35 = load float* %U_addr_35, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 911 'load' 'U_load_35' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 8.88>
ST_37 : Operation 912 [3/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 912 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 913 [4/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 913 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 914 [5/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 914 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 915 [6/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 915 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 916 [7/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 916 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 917 [8/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 917 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 918 [9/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 918 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 919 [10/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 919 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 920 [11/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 920 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 921 [12/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 921 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 922 [13/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 922 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 923 [14/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 923 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 924 [15/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 924 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 925 [16/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 925 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 926 [17/17] (8.46ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 926 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 927 [1/5] (5.06ns)   --->   "%tmp_5_2_1 = fadd double %tmp_4_2_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 927 'dadd' 'tmp_5_2_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 928 [2/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 928 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 929 [3/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 929 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 930 [4/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 930 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 931 [5/5] (5.53ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 931 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 932 [1/11] (7.98ns)   --->   "%tmp_4_2_7 = call double @llvm.exp.f64(double %tmp_3_2_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 932 'dexp' 'tmp_4_2_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 933 [2/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 933 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 934 [3/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 934 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 935 [4/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 935 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 936 [5/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 936 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 937 [6/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 937 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 938 [7/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 938 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 939 [8/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 939 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 940 [9/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 940 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 941 [10/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 941 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 942 [11/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 942 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 943 [1/2] (2.30ns)   --->   "%tmp_3_4_3 = fpext float %tmp_2_4_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 943 'fpext' 'tmp_3_4_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 944 [1/1] (0.00ns)   --->   "%V_addr_36 = getelementptr [64 x float]* %V, i64 0, i64 36" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 944 'getelementptr' 'V_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 945 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_36, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 945 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 946 [2/2] (2.30ns)   --->   "%tmp_3_4_5 = fpext float %tmp_2_4_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 946 'fpext' 'tmp_3_4_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 947 [1/2] (8.41ns)   --->   "%tmp_2_4_6 = fmul float %bitcast_ln25_67, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 947 'fmul' 'tmp_2_4_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln25_69 = bitcast i32 %xor_ln25_34 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 948 'bitcast' 'bitcast_ln25_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 949 [2/2] (8.88ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln25_69, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 949 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 950 [1/2] (0.67ns)   --->   "%U_load_35 = load float* %U_addr_35, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 950 'load' 'U_load_35' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln25_70 = bitcast float %U_load_35 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 951 'bitcast' 'bitcast_ln25_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 952 [1/1] (0.35ns)   --->   "%xor_ln25_35 = xor i32 %bitcast_ln25_70, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 952 'xor' 'xor_ln25_35' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 953 [1/1] (0.00ns)   --->   "%U_addr_36 = getelementptr [64 x float]* %U, i64 0, i64 41" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 953 'getelementptr' 'U_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 954 [2/2] (0.67ns)   --->   "%U_load_36 = load float* %U_addr_36, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 954 'load' 'U_load_36' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 8.88>
ST_38 : Operation 955 [2/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 955 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 956 [3/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 956 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 957 [4/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 957 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 958 [5/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 958 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 959 [6/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 959 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 960 [7/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 960 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 961 [8/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 961 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 962 [9/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 962 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 963 [10/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 963 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 964 [11/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 964 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 965 [12/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 965 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 966 [13/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 966 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 967 [14/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 967 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 968 [15/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 968 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 969 [16/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 969 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 970 [17/17] (8.46ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 970 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [1/5] (5.06ns)   --->   "%tmp_5_2_3 = fadd double %tmp_4_2_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 971 'dadd' 'tmp_5_2_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 972 [2/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 972 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 973 [3/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 973 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 974 [4/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 974 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 975 [5/5] (5.53ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 975 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 976 [1/11] (7.98ns)   --->   "%tmp_4_3 = call double @llvm.exp.f64(double %tmp_3_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 976 'dexp' 'tmp_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 977 [2/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 977 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 978 [3/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 978 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 979 [4/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 979 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 980 [5/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 980 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 981 [6/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 981 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 982 [7/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 982 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 983 [8/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 983 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 984 [9/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 984 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 985 [10/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 985 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 986 [11/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 986 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 987 [1/2] (2.30ns)   --->   "%tmp_3_4_5 = fpext float %tmp_2_4_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 987 'fpext' 'tmp_3_4_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 988 [2/2] (2.30ns)   --->   "%tmp_3_4_6 = fpext float %tmp_2_4_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 988 'fpext' 'tmp_3_4_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 989 [1/2] (8.41ns)   --->   "%tmp_2_4_7 = fmul float %bitcast_ln25_69, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 989 'fmul' 'tmp_2_4_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln25_71 = bitcast i32 %xor_ln25_35 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 990 'bitcast' 'bitcast_ln25_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 991 [2/2] (8.88ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln25_71, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 991 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 992 [1/2] (0.67ns)   --->   "%U_load_36 = load float* %U_addr_36, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 992 'load' 'U_load_36' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln25_72 = bitcast float %U_load_36 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 993 'bitcast' 'bitcast_ln25_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 994 [1/1] (0.35ns)   --->   "%xor_ln25_36 = xor i32 %bitcast_ln25_72, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 994 'xor' 'xor_ln25_36' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 995 [1/1] (0.00ns)   --->   "%U_addr_37 = getelementptr [64 x float]* %U, i64 0, i64 42" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 995 'getelementptr' 'U_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 996 [2/2] (0.67ns)   --->   "%U_load_37 = load float* %U_addr_37, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 996 'load' 'U_load_37' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 997 [1/1] (0.00ns)   --->   "%V_addr_45 = getelementptr [64 x float]* %V, i64 0, i64 45" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 997 'getelementptr' 'V_addr_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 998 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_45, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 998 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 8.88>
ST_39 : Operation 999 [1/17] (7.99ns)   --->   "%tmp_6_0_1 = fdiv double 1.000000e+00, %tmp_5_0_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 999 'ddiv' 'tmp_6_0_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1000 [2/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1000 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1001 [3/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1001 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1002 [4/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1002 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1003 [5/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1003 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1004 [6/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1004 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1005 [7/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1005 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1006 [8/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1006 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1007 [9/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1007 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1008 [10/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1008 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1009 [11/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1009 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1010 [12/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1010 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1011 [13/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1011 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1012 [14/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1012 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1013 [15/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1013 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1014 [16/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1014 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1015 [17/17] (8.46ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1015 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1016 [1/5] (5.06ns)   --->   "%tmp_5_2_4 = fadd double %tmp_4_2_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1016 'dadd' 'tmp_5_2_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1017 [2/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1017 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1018 [3/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1018 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1019 [4/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1019 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1020 [5/5] (5.53ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1020 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1021 [1/11] (7.98ns)   --->   "%tmp_4_3_1 = call double @llvm.exp.f64(double %tmp_3_3_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1021 'dexp' 'tmp_4_3_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1022 [2/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1022 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1023 [3/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1023 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1024 [4/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1024 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1025 [5/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1025 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1026 [6/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1026 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1027 [7/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1027 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1028 [8/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1028 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1029 [9/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1029 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1030 [10/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1030 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1031 [11/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1031 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1032 [1/2] (2.30ns)   --->   "%tmp_3_4_6 = fpext float %tmp_2_4_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1032 'fpext' 'tmp_3_4_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1033 [2/2] (2.30ns)   --->   "%tmp_3_4_7 = fpext float %tmp_2_4_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1033 'fpext' 'tmp_3_4_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1034 [1/2] (8.41ns)   --->   "%tmp_2_5 = fmul float %bitcast_ln25_71, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1034 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1035 [1/1] (0.00ns)   --->   "%bitcast_ln25_73 = bitcast i32 %xor_ln25_36 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1035 'bitcast' 'bitcast_ln25_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1036 [2/2] (8.88ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln25_73, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1036 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1037 [1/2] (0.67ns)   --->   "%U_load_37 = load float* %U_addr_37, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1037 'load' 'U_load_37' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1038 [1/1] (0.00ns)   --->   "%bitcast_ln25_74 = bitcast float %U_load_37 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1038 'bitcast' 'bitcast_ln25_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1039 [1/1] (0.35ns)   --->   "%xor_ln25_37 = xor i32 %bitcast_ln25_74, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1039 'xor' 'xor_ln25_37' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1040 [1/1] (0.00ns)   --->   "%U_addr_38 = getelementptr [64 x float]* %U, i64 0, i64 43" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1040 'getelementptr' 'U_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1041 [2/2] (0.67ns)   --->   "%U_load_38 = load float* %U_addr_38, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1041 'load' 'U_load_38' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1042 [1/1] (0.00ns)   --->   "%V_addr_54 = getelementptr [64 x float]* %V, i64 0, i64 54" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1042 'getelementptr' 'V_addr_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1043 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_54, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1043 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 8.88>
ST_40 : Operation 1044 [2/2] (2.89ns)   --->   "%tmp_7_0_1 = fptrunc double %tmp_6_0_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1044 'fptrunc' 'tmp_7_0_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1045 [1/17] (7.99ns)   --->   "%tmp_6_0_2 = fdiv double 1.000000e+00, %tmp_5_0_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1045 'ddiv' 'tmp_6_0_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1046 [2/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1046 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1047 [3/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1047 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1048 [4/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1048 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1049 [5/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1049 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1050 [6/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1050 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1051 [7/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1051 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1052 [8/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1052 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1053 [9/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1053 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1054 [10/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1054 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1055 [11/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1055 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1056 [12/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1056 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1057 [13/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1057 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1058 [14/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1058 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1059 [15/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1059 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [16/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1060 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1061 [17/17] (8.46ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1061 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1062 [1/5] (5.06ns)   --->   "%tmp_5_2_5 = fadd double %tmp_4_2_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1062 'dadd' 'tmp_5_2_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1063 [2/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1063 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1064 [3/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1064 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1065 [4/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1065 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1066 [5/5] (5.53ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1066 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1067 [1/11] (7.98ns)   --->   "%tmp_4_3_2 = call double @llvm.exp.f64(double %tmp_3_3_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1067 'dexp' 'tmp_4_3_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1068 [2/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1068 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1069 [3/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1069 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1070 [4/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1070 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1071 [5/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1071 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1072 [6/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1072 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1073 [7/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1073 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1074 [8/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1074 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1075 [9/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1075 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1076 [10/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1076 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1077 [11/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1077 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1078 [1/2] (2.30ns)   --->   "%tmp_3_4_7 = fpext float %tmp_2_4_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1078 'fpext' 'tmp_3_4_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1079 [2/2] (2.30ns)   --->   "%tmp_3_5 = fpext float %tmp_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1079 'fpext' 'tmp_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1080 [1/2] (8.41ns)   --->   "%tmp_2_5_1 = fmul float %bitcast_ln25_73, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1080 'fmul' 'tmp_2_5_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1081 [1/1] (0.00ns)   --->   "%bitcast_ln25_75 = bitcast i32 %xor_ln25_37 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1081 'bitcast' 'bitcast_ln25_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1082 [2/2] (8.88ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln25_75, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1082 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1083 [1/2] (0.67ns)   --->   "%U_load_38 = load float* %U_addr_38, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1083 'load' 'U_load_38' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1084 [1/1] (0.00ns)   --->   "%bitcast_ln25_76 = bitcast float %U_load_38 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1084 'bitcast' 'bitcast_ln25_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1085 [1/1] (0.35ns)   --->   "%xor_ln25_38 = xor i32 %bitcast_ln25_76, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1085 'xor' 'xor_ln25_38' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1086 [1/1] (0.00ns)   --->   "%U_addr_39 = getelementptr [64 x float]* %U, i64 0, i64 44" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1086 'getelementptr' 'U_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1087 [2/2] (0.67ns)   --->   "%U_load_39 = load float* %U_addr_39, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1087 'load' 'U_load_39' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1088 [1/1] (0.00ns)   --->   "%V_addr_63 = getelementptr [64 x float]* %V, i64 0, i64 63" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1088 'getelementptr' 'V_addr_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1089 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %V_addr_63, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:23]   --->   Operation 1089 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 8.88>
ST_41 : Operation 1090 [1/2] (2.89ns)   --->   "%tmp_7_0_1 = fptrunc double %tmp_6_0_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1090 'fptrunc' 'tmp_7_0_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1091 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1091 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1092 [1/1] (0.67ns)   --->   "store float %tmp_7_0_1, float* %V_addr_1, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1092 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1093 [2/2] (2.89ns)   --->   "%tmp_7_0_2 = fptrunc double %tmp_6_0_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1093 'fptrunc' 'tmp_7_0_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1094 [1/17] (7.99ns)   --->   "%tmp_6_0_3 = fdiv double 1.000000e+00, %tmp_5_0_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1094 'ddiv' 'tmp_6_0_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1095 [2/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1095 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1096 [3/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1096 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1097 [4/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1097 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1098 [5/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1098 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1099 [6/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1099 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1100 [7/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1100 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1101 [8/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1101 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1102 [9/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1102 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1103 [10/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1103 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1104 [11/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1104 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1105 [12/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1105 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1106 [13/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1106 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1107 [14/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1107 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1108 [15/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1108 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1109 [16/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1109 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1110 [17/17] (8.46ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1110 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1111 [1/5] (5.06ns)   --->   "%tmp_5_2_6 = fadd double %tmp_4_2_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1111 'dadd' 'tmp_5_2_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1112 [2/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1112 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1113 [3/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1113 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1114 [4/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1114 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1115 [5/5] (5.53ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1115 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1116 [1/11] (7.98ns)   --->   "%tmp_4_3_4 = call double @llvm.exp.f64(double %tmp_3_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1116 'dexp' 'tmp_4_3_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1117 [2/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1117 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1118 [3/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1118 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1119 [4/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1119 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1120 [5/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1120 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1121 [6/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1121 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1122 [7/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1122 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1123 [8/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1123 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1124 [9/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1124 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1125 [10/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1125 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1126 [11/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1126 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1127 [1/2] (2.30ns)   --->   "%tmp_3_5 = fpext float %tmp_2_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1127 'fpext' 'tmp_3_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1128 [2/2] (2.30ns)   --->   "%tmp_3_5_1 = fpext float %tmp_2_5_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1128 'fpext' 'tmp_3_5_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1129 [1/2] (8.41ns)   --->   "%tmp_2_5_2 = fmul float %bitcast_ln25_75, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1129 'fmul' 'tmp_2_5_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln25_77 = bitcast i32 %xor_ln25_38 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1130 'bitcast' 'bitcast_ln25_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1131 [2/2] (8.88ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln25_77, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1131 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [1/2] (0.67ns)   --->   "%U_load_39 = load float* %U_addr_39, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1132 'load' 'U_load_39' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln25_78 = bitcast float %U_load_39 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1133 'bitcast' 'bitcast_ln25_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1134 [1/1] (0.35ns)   --->   "%xor_ln25_39 = xor i32 %bitcast_ln25_78, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1134 'xor' 'xor_ln25_39' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1135 [1/1] (0.00ns)   --->   "%U_addr_40 = getelementptr [64 x float]* %U, i64 0, i64 46" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1135 'getelementptr' 'U_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1136 [2/2] (0.67ns)   --->   "%U_load_40 = load float* %U_addr_40, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1136 'load' 'U_load_40' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 8.88>
ST_42 : Operation 1137 [1/2] (2.89ns)   --->   "%tmp_7_0_2 = fptrunc double %tmp_6_0_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1137 'fptrunc' 'tmp_7_0_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1138 [1/1] (0.00ns)   --->   "%V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1138 'getelementptr' 'V_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1139 [1/1] (0.67ns)   --->   "store float %tmp_7_0_2, float* %V_addr_2, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1139 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1140 [2/2] (2.89ns)   --->   "%tmp_7_0_3 = fptrunc double %tmp_6_0_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1140 'fptrunc' 'tmp_7_0_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1141 [1/17] (7.99ns)   --->   "%tmp_6_0_4 = fdiv double 1.000000e+00, %tmp_5_0_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1141 'ddiv' 'tmp_6_0_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1142 [2/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1142 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1143 [3/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1143 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1144 [4/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1144 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1145 [5/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1145 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1146 [6/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1146 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1147 [7/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1147 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1148 [8/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1148 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1149 [9/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1149 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1150 [10/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1150 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1151 [11/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1151 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1152 [12/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1152 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1153 [13/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1153 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1154 [14/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1154 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1155 [15/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1155 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1156 [16/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1156 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1157 [17/17] (8.46ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1157 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1158 [1/5] (5.06ns)   --->   "%tmp_5_2_7 = fadd double %tmp_4_2_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1158 'dadd' 'tmp_5_2_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1159 [2/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1159 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1160 [3/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1160 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1161 [4/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1161 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1162 [5/5] (5.53ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1162 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1163 [1/11] (7.98ns)   --->   "%tmp_4_3_5 = call double @llvm.exp.f64(double %tmp_3_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1163 'dexp' 'tmp_4_3_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1164 [2/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1164 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1165 [3/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1165 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1166 [4/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1166 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1167 [5/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1167 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1168 [6/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1168 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1169 [7/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1169 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1170 [8/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1170 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1171 [9/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1171 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1172 [10/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1172 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1173 [11/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1173 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1174 [1/2] (2.30ns)   --->   "%tmp_3_5_1 = fpext float %tmp_2_5_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1174 'fpext' 'tmp_3_5_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1175 [2/2] (2.30ns)   --->   "%tmp_3_5_2 = fpext float %tmp_2_5_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1175 'fpext' 'tmp_3_5_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1176 [1/2] (8.41ns)   --->   "%tmp_2_5_3 = fmul float %bitcast_ln25_77, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1176 'fmul' 'tmp_2_5_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1177 [1/1] (0.00ns)   --->   "%bitcast_ln25_79 = bitcast i32 %xor_ln25_39 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1177 'bitcast' 'bitcast_ln25_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1178 [2/2] (8.88ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln25_79, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1178 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1179 [1/2] (0.67ns)   --->   "%U_load_40 = load float* %U_addr_40, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1179 'load' 'U_load_40' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1180 [1/1] (0.00ns)   --->   "%bitcast_ln25_80 = bitcast float %U_load_40 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1180 'bitcast' 'bitcast_ln25_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1181 [1/1] (0.35ns)   --->   "%xor_ln25_40 = xor i32 %bitcast_ln25_80, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1181 'xor' 'xor_ln25_40' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1182 [1/1] (0.00ns)   --->   "%U_addr_41 = getelementptr [64 x float]* %U, i64 0, i64 47" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1182 'getelementptr' 'U_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1183 [2/2] (0.67ns)   --->   "%U_load_41 = load float* %U_addr_41, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1183 'load' 'U_load_41' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 8.88>
ST_43 : Operation 1184 [1/2] (2.89ns)   --->   "%tmp_7_0_3 = fptrunc double %tmp_6_0_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1184 'fptrunc' 'tmp_7_0_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1185 [1/1] (0.00ns)   --->   "%V_addr_3 = getelementptr [64 x float]* %V, i64 0, i64 3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1185 'getelementptr' 'V_addr_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1186 [1/1] (0.67ns)   --->   "store float %tmp_7_0_3, float* %V_addr_3, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1186 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1187 [2/2] (2.89ns)   --->   "%tmp_7_0_4 = fptrunc double %tmp_6_0_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1187 'fptrunc' 'tmp_7_0_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1188 [1/17] (7.99ns)   --->   "%tmp_6_0_5 = fdiv double 1.000000e+00, %tmp_5_0_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1188 'ddiv' 'tmp_6_0_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1189 [2/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1189 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1190 [3/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1190 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1191 [4/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1191 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1192 [5/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1192 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1193 [6/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1193 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1194 [7/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1194 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1195 [8/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1195 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1196 [9/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1196 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1197 [10/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1197 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1198 [11/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1198 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1199 [12/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1199 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1200 [13/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1200 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1201 [14/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1201 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1202 [15/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1202 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1203 [16/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1203 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1204 [17/17] (8.46ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1204 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1205 [1/5] (5.06ns)   --->   "%tmp_5_3 = fadd double %tmp_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1205 'dadd' 'tmp_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1206 [2/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1206 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1207 [3/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1207 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1208 [4/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1208 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1209 [5/5] (5.53ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1209 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1210 [1/11] (7.98ns)   --->   "%tmp_4_3_6 = call double @llvm.exp.f64(double %tmp_3_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1210 'dexp' 'tmp_4_3_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1211 [2/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1211 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1212 [3/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1212 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1213 [4/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1213 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1214 [5/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1214 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1215 [6/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1215 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1216 [7/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1216 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1217 [8/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1217 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1218 [9/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1218 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1219 [10/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1219 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1220 [11/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1220 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1221 [1/2] (2.30ns)   --->   "%tmp_3_5_2 = fpext float %tmp_2_5_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1221 'fpext' 'tmp_3_5_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1222 [2/2] (2.30ns)   --->   "%tmp_3_5_3 = fpext float %tmp_2_5_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1222 'fpext' 'tmp_3_5_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1223 [1/2] (8.41ns)   --->   "%tmp_2_5_4 = fmul float %bitcast_ln25_79, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1223 'fmul' 'tmp_2_5_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln25_81 = bitcast i32 %xor_ln25_40 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1224 'bitcast' 'bitcast_ln25_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1225 [2/2] (8.88ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln25_81, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1225 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1226 [1/2] (0.67ns)   --->   "%U_load_41 = load float* %U_addr_41, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1226 'load' 'U_load_41' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln25_82 = bitcast float %U_load_41 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1227 'bitcast' 'bitcast_ln25_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1228 [1/1] (0.35ns)   --->   "%xor_ln25_41 = xor i32 %bitcast_ln25_82, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1228 'xor' 'xor_ln25_41' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1229 [1/1] (0.00ns)   --->   "%U_addr_42 = getelementptr [64 x float]* %U, i64 0, i64 48" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1229 'getelementptr' 'U_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1230 [2/2] (0.67ns)   --->   "%U_load_42 = load float* %U_addr_42, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1230 'load' 'U_load_42' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 8.88>
ST_44 : Operation 1231 [1/2] (2.89ns)   --->   "%tmp_7_0_4 = fptrunc double %tmp_6_0_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1231 'fptrunc' 'tmp_7_0_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1232 [1/1] (0.00ns)   --->   "%V_addr_4 = getelementptr [64 x float]* %V, i64 0, i64 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1232 'getelementptr' 'V_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1233 [1/1] (0.67ns)   --->   "store float %tmp_7_0_4, float* %V_addr_4, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1233 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1234 [2/2] (2.89ns)   --->   "%tmp_7_0_5 = fptrunc double %tmp_6_0_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1234 'fptrunc' 'tmp_7_0_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1235 [1/17] (7.99ns)   --->   "%tmp_6_0_6 = fdiv double 1.000000e+00, %tmp_5_0_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1235 'ddiv' 'tmp_6_0_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1236 [2/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1236 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1237 [3/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1237 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1238 [4/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1238 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1239 [5/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1239 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1240 [6/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1240 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1241 [7/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1241 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1242 [8/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1242 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1243 [9/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1243 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1244 [10/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1244 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1245 [11/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1245 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1246 [12/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1246 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1247 [13/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1247 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1248 [14/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1248 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1249 [15/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1249 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1250 [16/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1250 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1251 [17/17] (8.46ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1251 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1252 [1/5] (5.06ns)   --->   "%tmp_5_3_1 = fadd double %tmp_4_3_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1252 'dadd' 'tmp_5_3_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1253 [2/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1253 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1254 [3/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1254 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1255 [4/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1255 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1256 [5/5] (5.53ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1256 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1257 [1/11] (7.98ns)   --->   "%tmp_4_3_7 = call double @llvm.exp.f64(double %tmp_3_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1257 'dexp' 'tmp_4_3_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1258 [2/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1258 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1259 [3/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1259 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1260 [4/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1260 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1261 [5/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1261 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1262 [6/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1262 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1263 [7/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1263 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1264 [8/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1264 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1265 [9/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1265 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1266 [10/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1266 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1267 [11/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1267 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1268 [1/2] (2.30ns)   --->   "%tmp_3_5_3 = fpext float %tmp_2_5_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1268 'fpext' 'tmp_3_5_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1269 [2/2] (2.30ns)   --->   "%tmp_3_5_4 = fpext float %tmp_2_5_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1269 'fpext' 'tmp_3_5_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1270 [1/2] (8.41ns)   --->   "%tmp_2_5_6 = fmul float %bitcast_ln25_81, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1270 'fmul' 'tmp_2_5_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1271 [1/1] (0.00ns)   --->   "%bitcast_ln25_83 = bitcast i32 %xor_ln25_41 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1271 'bitcast' 'bitcast_ln25_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1272 [2/2] (8.88ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln25_83, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1272 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1273 [1/2] (0.67ns)   --->   "%U_load_42 = load float* %U_addr_42, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1273 'load' 'U_load_42' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln25_84 = bitcast float %U_load_42 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1274 'bitcast' 'bitcast_ln25_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1275 [1/1] (0.35ns)   --->   "%xor_ln25_42 = xor i32 %bitcast_ln25_84, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1275 'xor' 'xor_ln25_42' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1276 [1/1] (0.00ns)   --->   "%U_addr_43 = getelementptr [64 x float]* %U, i64 0, i64 49" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1276 'getelementptr' 'U_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1277 [2/2] (0.67ns)   --->   "%U_load_43 = load float* %U_addr_43, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1277 'load' 'U_load_43' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 8.88>
ST_45 : Operation 1278 [1/2] (2.89ns)   --->   "%tmp_7_0_5 = fptrunc double %tmp_6_0_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1278 'fptrunc' 'tmp_7_0_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1279 [1/1] (0.00ns)   --->   "%V_addr_5 = getelementptr [64 x float]* %V, i64 0, i64 5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1279 'getelementptr' 'V_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1280 [1/1] (0.67ns)   --->   "store float %tmp_7_0_5, float* %V_addr_5, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1280 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1281 [2/2] (2.89ns)   --->   "%tmp_7_0_6 = fptrunc double %tmp_6_0_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1281 'fptrunc' 'tmp_7_0_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1282 [1/17] (7.99ns)   --->   "%tmp_6_0_7 = fdiv double 1.000000e+00, %tmp_5_0_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1282 'ddiv' 'tmp_6_0_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1283 [2/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1283 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1284 [3/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1284 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1285 [4/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1285 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1286 [5/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1286 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1287 [6/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1287 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1288 [7/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1288 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1289 [8/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1289 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1290 [9/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1290 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1291 [10/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1291 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1292 [11/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1292 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1293 [12/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1293 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1294 [13/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1294 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1295 [14/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1295 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1296 [15/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1296 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1297 [16/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1297 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1298 [17/17] (8.46ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1298 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1299 [1/5] (5.06ns)   --->   "%tmp_5_3_2 = fadd double %tmp_4_3_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1299 'dadd' 'tmp_5_3_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1300 [2/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1300 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1301 [3/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1301 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1302 [4/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1302 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1303 [5/5] (5.53ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1303 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1304 [1/11] (7.98ns)   --->   "%tmp_4_4 = call double @llvm.exp.f64(double %tmp_3_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1304 'dexp' 'tmp_4_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1305 [2/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1305 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1306 [3/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1306 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1307 [4/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1307 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1308 [5/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1308 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1309 [6/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1309 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1310 [7/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1310 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1311 [8/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1311 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1312 [9/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1312 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1313 [10/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1313 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1314 [11/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1314 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1315 [1/2] (2.30ns)   --->   "%tmp_3_5_4 = fpext float %tmp_2_5_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1315 'fpext' 'tmp_3_5_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1316 [2/2] (2.30ns)   --->   "%tmp_3_5_6 = fpext float %tmp_2_5_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1316 'fpext' 'tmp_3_5_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1317 [1/2] (8.41ns)   --->   "%tmp_2_5_7 = fmul float %bitcast_ln25_83, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1317 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln25_85 = bitcast i32 %xor_ln25_42 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1318 'bitcast' 'bitcast_ln25_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1319 [2/2] (8.88ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln25_85, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1319 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1320 [1/2] (0.67ns)   --->   "%U_load_43 = load float* %U_addr_43, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1320 'load' 'U_load_43' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1321 [1/1] (0.00ns)   --->   "%bitcast_ln25_86 = bitcast float %U_load_43 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1321 'bitcast' 'bitcast_ln25_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1322 [1/1] (0.35ns)   --->   "%xor_ln25_43 = xor i32 %bitcast_ln25_86, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1322 'xor' 'xor_ln25_43' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1323 [1/1] (0.00ns)   --->   "%U_addr_44 = getelementptr [64 x float]* %U, i64 0, i64 50" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1323 'getelementptr' 'U_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1324 [2/2] (0.67ns)   --->   "%U_load_44 = load float* %U_addr_44, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1324 'load' 'U_load_44' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 8.88>
ST_46 : Operation 1325 [1/2] (2.89ns)   --->   "%tmp_7_0_6 = fptrunc double %tmp_6_0_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1325 'fptrunc' 'tmp_7_0_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1326 [1/1] (0.00ns)   --->   "%V_addr_6 = getelementptr [64 x float]* %V, i64 0, i64 6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1326 'getelementptr' 'V_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1327 [1/1] (0.67ns)   --->   "store float %tmp_7_0_6, float* %V_addr_6, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1327 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1328 [2/2] (2.89ns)   --->   "%tmp_7_0_7 = fptrunc double %tmp_6_0_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1328 'fptrunc' 'tmp_7_0_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1329 [1/17] (7.99ns)   --->   "%tmp_6_1 = fdiv double 1.000000e+00, %tmp_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1329 'ddiv' 'tmp_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1330 [2/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1330 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1331 [3/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1331 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1332 [4/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1332 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1333 [5/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1333 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1334 [6/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1334 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1335 [7/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1335 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1336 [8/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1336 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1337 [9/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1337 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1338 [10/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1338 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1339 [11/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1339 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1340 [12/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1340 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1341 [13/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1341 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1342 [14/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1342 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1343 [15/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1343 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1344 [16/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1344 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1345 [17/17] (8.46ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1345 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1346 [1/5] (5.06ns)   --->   "%tmp_5_3_4 = fadd double %tmp_4_3_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1346 'dadd' 'tmp_5_3_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1347 [2/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1347 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1348 [3/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1348 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1349 [4/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1349 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1350 [5/5] (5.53ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1350 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1351 [1/11] (7.98ns)   --->   "%tmp_4_4_1 = call double @llvm.exp.f64(double %tmp_3_4_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1351 'dexp' 'tmp_4_4_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1352 [2/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1352 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1353 [3/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1353 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1354 [4/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1354 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1355 [5/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1355 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1356 [6/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1356 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1357 [7/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1357 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1358 [8/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1358 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1359 [9/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1359 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1360 [10/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1360 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1361 [11/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1361 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1362 [1/2] (2.30ns)   --->   "%tmp_3_5_6 = fpext float %tmp_2_5_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1362 'fpext' 'tmp_3_5_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1363 [2/2] (2.30ns)   --->   "%tmp_3_5_7 = fpext float %tmp_2_5_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1363 'fpext' 'tmp_3_5_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1364 [1/2] (8.41ns)   --->   "%tmp_2_6 = fmul float %bitcast_ln25_85, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1364 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1365 [1/1] (0.00ns)   --->   "%bitcast_ln25_87 = bitcast i32 %xor_ln25_43 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1365 'bitcast' 'bitcast_ln25_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1366 [2/2] (8.88ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln25_87, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1366 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1367 [1/2] (0.67ns)   --->   "%U_load_44 = load float* %U_addr_44, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1367 'load' 'U_load_44' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1368 [1/1] (0.00ns)   --->   "%bitcast_ln25_88 = bitcast float %U_load_44 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1368 'bitcast' 'bitcast_ln25_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1369 [1/1] (0.35ns)   --->   "%xor_ln25_44 = xor i32 %bitcast_ln25_88, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1369 'xor' 'xor_ln25_44' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1370 [1/1] (0.00ns)   --->   "%U_addr_45 = getelementptr [64 x float]* %U, i64 0, i64 51" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1370 'getelementptr' 'U_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1371 [2/2] (0.67ns)   --->   "%U_load_45 = load float* %U_addr_45, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1371 'load' 'U_load_45' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 8.88>
ST_47 : Operation 1372 [1/2] (2.89ns)   --->   "%tmp_7_0_7 = fptrunc double %tmp_6_0_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1372 'fptrunc' 'tmp_7_0_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1373 [1/1] (0.00ns)   --->   "%V_addr_7 = getelementptr [64 x float]* %V, i64 0, i64 7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1373 'getelementptr' 'V_addr_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1374 [1/1] (0.67ns)   --->   "store float %tmp_7_0_7, float* %V_addr_7, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1374 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1375 [2/2] (2.89ns)   --->   "%tmp_7_1 = fptrunc double %tmp_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1375 'fptrunc' 'tmp_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1376 [1/17] (7.99ns)   --->   "%tmp_6_1_2 = fdiv double 1.000000e+00, %tmp_5_1_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1376 'ddiv' 'tmp_6_1_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1377 [2/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1377 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1378 [3/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1378 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1379 [4/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1379 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1380 [5/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1380 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1381 [6/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1381 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1382 [7/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1382 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1383 [8/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1383 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1384 [9/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1384 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1385 [10/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1385 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1386 [11/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1386 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1387 [12/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1387 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1388 [13/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1388 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1389 [14/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1389 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1390 [15/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1390 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1391 [16/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1391 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1392 [17/17] (8.46ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1392 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1393 [1/5] (5.06ns)   --->   "%tmp_5_3_5 = fadd double %tmp_4_3_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1393 'dadd' 'tmp_5_3_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1394 [2/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1394 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1395 [3/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1395 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1396 [4/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1396 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1397 [5/5] (5.53ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1397 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1398 [1/11] (7.98ns)   --->   "%tmp_4_4_2 = call double @llvm.exp.f64(double %tmp_3_4_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1398 'dexp' 'tmp_4_4_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1399 [2/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1399 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1400 [3/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1400 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1401 [4/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1401 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1402 [5/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1402 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1403 [6/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1403 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1404 [7/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1404 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1405 [8/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1405 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1406 [9/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1406 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1407 [10/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1407 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1408 [11/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1408 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1409 [1/2] (2.30ns)   --->   "%tmp_3_5_7 = fpext float %tmp_2_5_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1409 'fpext' 'tmp_3_5_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1410 [2/2] (2.30ns)   --->   "%tmp_3_6 = fpext float %tmp_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1410 'fpext' 'tmp_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1411 [1/2] (8.41ns)   --->   "%tmp_2_6_1 = fmul float %bitcast_ln25_87, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1411 'fmul' 'tmp_2_6_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln25_89 = bitcast i32 %xor_ln25_44 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1412 'bitcast' 'bitcast_ln25_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1413 [2/2] (8.88ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln25_89, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1413 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1414 [1/2] (0.67ns)   --->   "%U_load_45 = load float* %U_addr_45, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1414 'load' 'U_load_45' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln25_90 = bitcast float %U_load_45 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1415 'bitcast' 'bitcast_ln25_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1416 [1/1] (0.35ns)   --->   "%xor_ln25_45 = xor i32 %bitcast_ln25_90, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1416 'xor' 'xor_ln25_45' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1417 [1/1] (0.00ns)   --->   "%U_addr_46 = getelementptr [64 x float]* %U, i64 0, i64 52" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1417 'getelementptr' 'U_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1418 [2/2] (0.67ns)   --->   "%U_load_46 = load float* %U_addr_46, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1418 'load' 'U_load_46' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 8.88>
ST_48 : Operation 1419 [1/2] (2.89ns)   --->   "%tmp_7_1 = fptrunc double %tmp_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1419 'fptrunc' 'tmp_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1420 [1/1] (0.00ns)   --->   "%V_addr_8 = getelementptr [64 x float]* %V, i64 0, i64 8" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1420 'getelementptr' 'V_addr_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1421 [1/1] (0.67ns)   --->   "store float %tmp_7_1, float* %V_addr_8, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1421 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1422 [2/2] (2.89ns)   --->   "%tmp_7_1_2 = fptrunc double %tmp_6_1_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1422 'fptrunc' 'tmp_7_1_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1423 [1/17] (7.99ns)   --->   "%tmp_6_1_3 = fdiv double 1.000000e+00, %tmp_5_1_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1423 'ddiv' 'tmp_6_1_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1424 [2/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1424 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1425 [3/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1425 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1426 [4/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1426 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1427 [5/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1427 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1428 [6/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1428 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1429 [7/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1429 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1430 [8/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1430 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1431 [9/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1431 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1432 [10/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1432 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1433 [11/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1433 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1434 [12/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1434 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1435 [13/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1435 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1436 [14/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1436 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1437 [15/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1437 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1438 [16/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1438 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1439 [17/17] (8.46ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1439 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1440 [1/5] (5.06ns)   --->   "%tmp_5_3_6 = fadd double %tmp_4_3_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1440 'dadd' 'tmp_5_3_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1441 [2/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1441 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1442 [3/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1442 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1443 [4/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1443 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1444 [5/5] (5.53ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1444 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1445 [1/11] (7.98ns)   --->   "%tmp_4_4_3 = call double @llvm.exp.f64(double %tmp_3_4_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1445 'dexp' 'tmp_4_4_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1446 [2/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1446 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1447 [3/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1447 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1448 [4/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1448 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1449 [5/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1449 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1450 [6/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1450 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1451 [7/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1451 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1452 [8/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1452 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1453 [9/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1453 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1454 [10/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1454 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1455 [11/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1455 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1456 [1/2] (2.30ns)   --->   "%tmp_3_6 = fpext float %tmp_2_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1456 'fpext' 'tmp_3_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1457 [2/2] (2.30ns)   --->   "%tmp_3_6_1 = fpext float %tmp_2_6_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1457 'fpext' 'tmp_3_6_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1458 [1/2] (8.41ns)   --->   "%tmp_2_6_2 = fmul float %bitcast_ln25_89, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1458 'fmul' 'tmp_2_6_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1459 [1/1] (0.00ns)   --->   "%bitcast_ln25_91 = bitcast i32 %xor_ln25_45 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1459 'bitcast' 'bitcast_ln25_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1460 [2/2] (8.88ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln25_91, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1460 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1461 [1/2] (0.67ns)   --->   "%U_load_46 = load float* %U_addr_46, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1461 'load' 'U_load_46' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1462 [1/1] (0.00ns)   --->   "%bitcast_ln25_92 = bitcast float %U_load_46 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1462 'bitcast' 'bitcast_ln25_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1463 [1/1] (0.35ns)   --->   "%xor_ln25_46 = xor i32 %bitcast_ln25_92, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1463 'xor' 'xor_ln25_46' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1464 [1/1] (0.00ns)   --->   "%U_addr_47 = getelementptr [64 x float]* %U, i64 0, i64 53" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1464 'getelementptr' 'U_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1465 [2/2] (0.67ns)   --->   "%U_load_47 = load float* %U_addr_47, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1465 'load' 'U_load_47' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 8.88>
ST_49 : Operation 1466 [1/2] (2.89ns)   --->   "%tmp_7_1_2 = fptrunc double %tmp_6_1_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1466 'fptrunc' 'tmp_7_1_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1467 [1/1] (0.00ns)   --->   "%V_addr_10 = getelementptr [64 x float]* %V, i64 0, i64 10" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1467 'getelementptr' 'V_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1468 [1/1] (0.67ns)   --->   "store float %tmp_7_1_2, float* %V_addr_10, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1468 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1469 [2/2] (2.89ns)   --->   "%tmp_7_1_3 = fptrunc double %tmp_6_1_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1469 'fptrunc' 'tmp_7_1_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1470 [1/17] (7.99ns)   --->   "%tmp_6_1_4 = fdiv double 1.000000e+00, %tmp_5_1_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1470 'ddiv' 'tmp_6_1_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1471 [2/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1471 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1472 [3/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1472 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1473 [4/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1473 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1474 [5/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1474 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1475 [6/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1475 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1476 [7/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1476 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1477 [8/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1477 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1478 [9/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1478 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1479 [10/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1479 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1480 [11/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1480 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1481 [12/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1481 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1482 [13/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1482 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1483 [14/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1483 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1484 [15/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1484 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1485 [16/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1485 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1486 [17/17] (8.46ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1486 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1487 [1/5] (5.06ns)   --->   "%tmp_5_3_7 = fadd double %tmp_4_3_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1487 'dadd' 'tmp_5_3_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1488 [2/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1488 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1489 [3/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1489 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1490 [4/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1490 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1491 [5/5] (5.53ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1491 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1492 [1/11] (7.98ns)   --->   "%tmp_4_4_5 = call double @llvm.exp.f64(double %tmp_3_4_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1492 'dexp' 'tmp_4_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1493 [2/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1493 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1494 [3/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1494 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1495 [4/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1495 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1496 [5/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1496 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1497 [6/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1497 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1498 [7/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1498 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1499 [8/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1499 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1500 [9/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1500 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1501 [10/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1501 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1502 [11/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1502 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1503 [1/2] (2.30ns)   --->   "%tmp_3_6_1 = fpext float %tmp_2_6_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1503 'fpext' 'tmp_3_6_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1504 [2/2] (2.30ns)   --->   "%tmp_3_6_2 = fpext float %tmp_2_6_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1504 'fpext' 'tmp_3_6_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1505 [1/2] (8.41ns)   --->   "%tmp_2_6_3 = fmul float %bitcast_ln25_91, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1505 'fmul' 'tmp_2_6_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1506 [1/1] (0.00ns)   --->   "%bitcast_ln25_93 = bitcast i32 %xor_ln25_46 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1506 'bitcast' 'bitcast_ln25_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1507 [2/2] (8.88ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln25_93, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1507 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1508 [1/2] (0.67ns)   --->   "%U_load_47 = load float* %U_addr_47, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1508 'load' 'U_load_47' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1509 [1/1] (0.00ns)   --->   "%bitcast_ln25_94 = bitcast float %U_load_47 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1509 'bitcast' 'bitcast_ln25_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1510 [1/1] (0.35ns)   --->   "%xor_ln25_47 = xor i32 %bitcast_ln25_94, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1510 'xor' 'xor_ln25_47' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1511 [1/1] (0.00ns)   --->   "%U_addr_48 = getelementptr [64 x float]* %U, i64 0, i64 55" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1511 'getelementptr' 'U_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1512 [2/2] (0.67ns)   --->   "%U_load_48 = load float* %U_addr_48, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1512 'load' 'U_load_48' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 8.88>
ST_50 : Operation 1513 [1/2] (2.89ns)   --->   "%tmp_7_1_3 = fptrunc double %tmp_6_1_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1513 'fptrunc' 'tmp_7_1_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1514 [1/1] (0.00ns)   --->   "%V_addr_11 = getelementptr [64 x float]* %V, i64 0, i64 11" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1514 'getelementptr' 'V_addr_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1515 [1/1] (0.67ns)   --->   "store float %tmp_7_1_3, float* %V_addr_11, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1515 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1516 [2/2] (2.89ns)   --->   "%tmp_7_1_4 = fptrunc double %tmp_6_1_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1516 'fptrunc' 'tmp_7_1_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1517 [1/17] (7.99ns)   --->   "%tmp_6_1_5 = fdiv double 1.000000e+00, %tmp_5_1_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1517 'ddiv' 'tmp_6_1_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1518 [2/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1518 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1519 [3/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1519 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1520 [4/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1520 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1521 [5/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1521 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1522 [6/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1522 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1523 [7/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1523 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1524 [8/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1524 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1525 [9/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1525 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1526 [10/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1526 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1527 [11/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1527 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1528 [12/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1528 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1529 [13/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1529 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1530 [14/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1530 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1531 [15/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1531 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1532 [16/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1532 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1533 [17/17] (8.46ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1533 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1534 [1/5] (5.06ns)   --->   "%tmp_5_4 = fadd double %tmp_4_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1534 'dadd' 'tmp_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1535 [2/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1535 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1536 [3/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1536 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1537 [4/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1537 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1538 [5/5] (5.53ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1538 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1539 [1/11] (7.98ns)   --->   "%tmp_4_4_6 = call double @llvm.exp.f64(double %tmp_3_4_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1539 'dexp' 'tmp_4_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1540 [2/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1540 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1541 [3/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1541 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1542 [4/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1542 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1543 [5/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1543 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1544 [6/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1544 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1545 [7/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1545 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1546 [8/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1546 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1547 [9/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1547 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1548 [10/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1548 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1549 [11/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1549 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1550 [1/2] (2.30ns)   --->   "%tmp_3_6_2 = fpext float %tmp_2_6_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1550 'fpext' 'tmp_3_6_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1551 [2/2] (2.30ns)   --->   "%tmp_3_6_3 = fpext float %tmp_2_6_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1551 'fpext' 'tmp_3_6_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1552 [1/2] (8.41ns)   --->   "%tmp_2_6_4 = fmul float %bitcast_ln25_93, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1552 'fmul' 'tmp_2_6_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1553 [1/1] (0.00ns)   --->   "%bitcast_ln25_95 = bitcast i32 %xor_ln25_47 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1553 'bitcast' 'bitcast_ln25_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1554 [2/2] (8.88ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln25_95, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1554 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1555 [1/2] (0.67ns)   --->   "%U_load_48 = load float* %U_addr_48, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1555 'load' 'U_load_48' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1556 [1/1] (0.00ns)   --->   "%bitcast_ln25_96 = bitcast float %U_load_48 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1556 'bitcast' 'bitcast_ln25_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1557 [1/1] (0.35ns)   --->   "%xor_ln25_48 = xor i32 %bitcast_ln25_96, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1557 'xor' 'xor_ln25_48' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1558 [1/1] (0.00ns)   --->   "%U_addr_49 = getelementptr [64 x float]* %U, i64 0, i64 56" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1558 'getelementptr' 'U_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1559 [2/2] (0.67ns)   --->   "%U_load_49 = load float* %U_addr_49, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1559 'load' 'U_load_49' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 8.88>
ST_51 : Operation 1560 [1/2] (2.89ns)   --->   "%tmp_7_1_4 = fptrunc double %tmp_6_1_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1560 'fptrunc' 'tmp_7_1_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1561 [1/1] (0.00ns)   --->   "%V_addr_12 = getelementptr [64 x float]* %V, i64 0, i64 12" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1561 'getelementptr' 'V_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1562 [1/1] (0.67ns)   --->   "store float %tmp_7_1_4, float* %V_addr_12, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1562 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1563 [2/2] (2.89ns)   --->   "%tmp_7_1_5 = fptrunc double %tmp_6_1_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1563 'fptrunc' 'tmp_7_1_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1564 [1/17] (7.99ns)   --->   "%tmp_6_1_6 = fdiv double 1.000000e+00, %tmp_5_1_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1564 'ddiv' 'tmp_6_1_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1565 [2/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1565 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1566 [3/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1566 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1567 [4/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1567 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1568 [5/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1568 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1569 [6/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1569 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1570 [7/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1570 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1571 [8/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1571 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1572 [9/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1572 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1573 [10/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1573 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1574 [11/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1574 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1575 [12/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1575 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1576 [13/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1576 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1577 [14/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1577 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1578 [15/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1578 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1579 [16/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1579 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1580 [17/17] (8.46ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1580 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1581 [1/5] (5.06ns)   --->   "%tmp_5_4_1 = fadd double %tmp_4_4_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1581 'dadd' 'tmp_5_4_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1582 [2/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1582 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1583 [3/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1583 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1584 [4/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1584 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1585 [5/5] (5.53ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1585 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1586 [1/11] (7.98ns)   --->   "%tmp_4_4_7 = call double @llvm.exp.f64(double %tmp_3_4_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1586 'dexp' 'tmp_4_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1587 [2/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1587 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1588 [3/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1588 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1589 [4/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1589 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1590 [5/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1590 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1591 [6/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1591 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1592 [7/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1592 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1593 [8/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1593 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1594 [9/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1594 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1595 [10/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1595 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1596 [11/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1596 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1597 [1/2] (2.30ns)   --->   "%tmp_3_6_3 = fpext float %tmp_2_6_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1597 'fpext' 'tmp_3_6_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1598 [2/2] (2.30ns)   --->   "%tmp_3_6_4 = fpext float %tmp_2_6_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1598 'fpext' 'tmp_3_6_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1599 [1/2] (8.41ns)   --->   "%tmp_2_6_5 = fmul float %bitcast_ln25_95, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1599 'fmul' 'tmp_2_6_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1600 [1/1] (0.00ns)   --->   "%bitcast_ln25_97 = bitcast i32 %xor_ln25_48 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1600 'bitcast' 'bitcast_ln25_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1601 [2/2] (8.88ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln25_97, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1601 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1602 [1/2] (0.67ns)   --->   "%U_load_49 = load float* %U_addr_49, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1602 'load' 'U_load_49' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1603 [1/1] (0.00ns)   --->   "%bitcast_ln25_98 = bitcast float %U_load_49 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1603 'bitcast' 'bitcast_ln25_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1604 [1/1] (0.35ns)   --->   "%xor_ln25_49 = xor i32 %bitcast_ln25_98, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1604 'xor' 'xor_ln25_49' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1605 [1/1] (0.00ns)   --->   "%U_addr_50 = getelementptr [64 x float]* %U, i64 0, i64 57" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1605 'getelementptr' 'U_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1606 [2/2] (0.67ns)   --->   "%U_load_50 = load float* %U_addr_50, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1606 'load' 'U_load_50' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 8.88>
ST_52 : Operation 1607 [1/2] (2.89ns)   --->   "%tmp_7_1_5 = fptrunc double %tmp_6_1_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1607 'fptrunc' 'tmp_7_1_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1608 [1/1] (0.00ns)   --->   "%V_addr_13 = getelementptr [64 x float]* %V, i64 0, i64 13" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1608 'getelementptr' 'V_addr_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1609 [1/1] (0.67ns)   --->   "store float %tmp_7_1_5, float* %V_addr_13, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1609 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1610 [2/2] (2.89ns)   --->   "%tmp_7_1_6 = fptrunc double %tmp_6_1_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1610 'fptrunc' 'tmp_7_1_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1611 [1/17] (7.99ns)   --->   "%tmp_6_1_7 = fdiv double 1.000000e+00, %tmp_5_1_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1611 'ddiv' 'tmp_6_1_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1612 [2/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1612 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1613 [3/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1613 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1614 [4/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1614 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1615 [5/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1615 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1616 [6/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1616 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1617 [7/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1617 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1618 [8/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1618 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1619 [9/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1619 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1620 [10/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1620 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1621 [11/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1621 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1622 [12/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1622 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1623 [13/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1623 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1624 [14/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1624 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1625 [15/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1625 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1626 [16/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1626 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1627 [17/17] (8.46ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1627 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1628 [1/5] (5.06ns)   --->   "%tmp_5_4_2 = fadd double %tmp_4_4_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1628 'dadd' 'tmp_5_4_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1629 [2/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1629 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1630 [3/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1630 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1631 [4/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1631 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1632 [5/5] (5.53ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1632 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1633 [1/11] (7.98ns)   --->   "%tmp_4_5 = call double @llvm.exp.f64(double %tmp_3_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1633 'dexp' 'tmp_4_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1634 [2/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1634 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1635 [3/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1635 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1636 [4/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1636 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1637 [5/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1637 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1638 [6/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1638 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1639 [7/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1639 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1640 [8/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1640 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1641 [9/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1641 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1642 [10/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1642 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1643 [11/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1643 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1644 [1/2] (2.30ns)   --->   "%tmp_3_6_4 = fpext float %tmp_2_6_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1644 'fpext' 'tmp_3_6_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1645 [2/2] (2.30ns)   --->   "%tmp_3_6_5 = fpext float %tmp_2_6_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1645 'fpext' 'tmp_3_6_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1646 [1/2] (8.41ns)   --->   "%tmp_2_6_7 = fmul float %bitcast_ln25_97, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1646 'fmul' 'tmp_2_6_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1647 [1/1] (0.00ns)   --->   "%bitcast_ln25_99 = bitcast i32 %xor_ln25_49 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1647 'bitcast' 'bitcast_ln25_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1648 [2/2] (8.88ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln25_99, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1648 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1649 [1/2] (0.67ns)   --->   "%U_load_50 = load float* %U_addr_50, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1649 'load' 'U_load_50' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1650 [1/1] (0.00ns)   --->   "%bitcast_ln25_100 = bitcast float %U_load_50 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1650 'bitcast' 'bitcast_ln25_100' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1651 [1/1] (0.35ns)   --->   "%xor_ln25_50 = xor i32 %bitcast_ln25_100, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1651 'xor' 'xor_ln25_50' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1652 [1/1] (0.00ns)   --->   "%U_addr_51 = getelementptr [64 x float]* %U, i64 0, i64 58" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1652 'getelementptr' 'U_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1653 [2/2] (0.67ns)   --->   "%U_load_51 = load float* %U_addr_51, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1653 'load' 'U_load_51' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 8.88>
ST_53 : Operation 1654 [1/2] (2.89ns)   --->   "%tmp_7_1_6 = fptrunc double %tmp_6_1_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1654 'fptrunc' 'tmp_7_1_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1655 [1/1] (0.00ns)   --->   "%V_addr_14 = getelementptr [64 x float]* %V, i64 0, i64 14" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1655 'getelementptr' 'V_addr_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1656 [1/1] (0.67ns)   --->   "store float %tmp_7_1_6, float* %V_addr_14, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1656 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1657 [2/2] (2.89ns)   --->   "%tmp_7_1_7 = fptrunc double %tmp_6_1_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1657 'fptrunc' 'tmp_7_1_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1658 [1/17] (7.99ns)   --->   "%tmp_6_2 = fdiv double 1.000000e+00, %tmp_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1658 'ddiv' 'tmp_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1659 [2/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1659 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1660 [3/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1660 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1661 [4/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1661 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1662 [5/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1662 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1663 [6/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1663 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1664 [7/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1664 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1665 [8/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1665 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1666 [9/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1666 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1667 [10/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1667 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1668 [11/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1668 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1669 [12/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1669 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1670 [13/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1670 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1671 [14/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1671 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1672 [15/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1672 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1673 [16/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1673 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1674 [17/17] (8.46ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1674 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1675 [1/5] (5.06ns)   --->   "%tmp_5_4_3 = fadd double %tmp_4_4_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1675 'dadd' 'tmp_5_4_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1676 [2/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1676 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1677 [3/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1677 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1678 [4/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1678 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1679 [5/5] (5.53ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1679 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1680 [1/11] (7.98ns)   --->   "%tmp_4_5_1 = call double @llvm.exp.f64(double %tmp_3_5_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1680 'dexp' 'tmp_4_5_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1681 [2/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1681 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1682 [3/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1682 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1683 [4/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1683 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1684 [5/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1684 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1685 [6/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1685 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1686 [7/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1686 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1687 [8/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1687 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1688 [9/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1688 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1689 [10/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1689 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1690 [11/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1690 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1691 [1/2] (2.30ns)   --->   "%tmp_3_6_5 = fpext float %tmp_2_6_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1691 'fpext' 'tmp_3_6_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1692 [2/2] (2.30ns)   --->   "%tmp_3_6_7 = fpext float %tmp_2_6_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1692 'fpext' 'tmp_3_6_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1693 [1/2] (8.41ns)   --->   "%tmp_2_7 = fmul float %bitcast_ln25_99, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1693 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1694 [1/1] (0.00ns)   --->   "%bitcast_ln25_101 = bitcast i32 %xor_ln25_50 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1694 'bitcast' 'bitcast_ln25_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1695 [2/2] (8.88ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln25_101, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1695 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1696 [1/2] (0.67ns)   --->   "%U_load_51 = load float* %U_addr_51, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1696 'load' 'U_load_51' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1697 [1/1] (0.00ns)   --->   "%bitcast_ln25_102 = bitcast float %U_load_51 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1697 'bitcast' 'bitcast_ln25_102' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1698 [1/1] (0.35ns)   --->   "%xor_ln25_51 = xor i32 %bitcast_ln25_102, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1698 'xor' 'xor_ln25_51' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1699 [1/1] (0.00ns)   --->   "%U_addr_52 = getelementptr [64 x float]* %U, i64 0, i64 59" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1699 'getelementptr' 'U_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1700 [2/2] (0.67ns)   --->   "%U_load_52 = load float* %U_addr_52, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1700 'load' 'U_load_52' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 8.88>
ST_54 : Operation 1701 [1/2] (2.89ns)   --->   "%tmp_7_1_7 = fptrunc double %tmp_6_1_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1701 'fptrunc' 'tmp_7_1_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1702 [1/1] (0.00ns)   --->   "%V_addr_15 = getelementptr [64 x float]* %V, i64 0, i64 15" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1702 'getelementptr' 'V_addr_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1703 [1/1] (0.67ns)   --->   "store float %tmp_7_1_7, float* %V_addr_15, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1703 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1704 [2/2] (2.89ns)   --->   "%tmp_7_2 = fptrunc double %tmp_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1704 'fptrunc' 'tmp_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1705 [1/17] (7.99ns)   --->   "%tmp_6_2_1 = fdiv double 1.000000e+00, %tmp_5_2_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1705 'ddiv' 'tmp_6_2_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1706 [2/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1706 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1707 [3/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1707 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1708 [4/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1708 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1709 [5/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1709 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1710 [6/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1710 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1711 [7/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1711 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1712 [8/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1712 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1713 [9/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1713 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1714 [10/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1714 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1715 [11/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1715 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1716 [12/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1716 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1717 [13/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1717 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1718 [14/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1718 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1719 [15/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1719 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1720 [16/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1720 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1721 [17/17] (8.46ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1721 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1722 [1/5] (5.06ns)   --->   "%tmp_5_4_5 = fadd double %tmp_4_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1722 'dadd' 'tmp_5_4_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1723 [2/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1723 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1724 [3/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1724 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1725 [4/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1725 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1726 [5/5] (5.53ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1726 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1727 [1/11] (7.98ns)   --->   "%tmp_4_5_2 = call double @llvm.exp.f64(double %tmp_3_5_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1727 'dexp' 'tmp_4_5_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1728 [2/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1728 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1729 [3/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1729 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1730 [4/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1730 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1731 [5/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1731 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1732 [6/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1732 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1733 [7/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1733 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1734 [8/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1734 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1735 [9/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1735 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1736 [10/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1736 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1737 [11/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1737 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1738 [1/2] (2.30ns)   --->   "%tmp_3_6_7 = fpext float %tmp_2_6_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1738 'fpext' 'tmp_3_6_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1739 [2/2] (2.30ns)   --->   "%tmp_3_7 = fpext float %tmp_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1739 'fpext' 'tmp_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1740 [1/2] (8.41ns)   --->   "%tmp_2_7_1 = fmul float %bitcast_ln25_101, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1740 'fmul' 'tmp_2_7_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1741 [1/1] (0.00ns)   --->   "%bitcast_ln25_103 = bitcast i32 %xor_ln25_51 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1741 'bitcast' 'bitcast_ln25_103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1742 [2/2] (8.88ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln25_103, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1742 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1743 [1/2] (0.67ns)   --->   "%U_load_52 = load float* %U_addr_52, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1743 'load' 'U_load_52' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1744 [1/1] (0.00ns)   --->   "%bitcast_ln25_104 = bitcast float %U_load_52 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1744 'bitcast' 'bitcast_ln25_104' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1745 [1/1] (0.35ns)   --->   "%xor_ln25_52 = xor i32 %bitcast_ln25_104, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1745 'xor' 'xor_ln25_52' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1746 [1/1] (0.00ns)   --->   "%U_addr_53 = getelementptr [64 x float]* %U, i64 0, i64 60" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1746 'getelementptr' 'U_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1747 [2/2] (0.67ns)   --->   "%U_load_53 = load float* %U_addr_53, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1747 'load' 'U_load_53' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 8.88>
ST_55 : Operation 1748 [1/2] (2.89ns)   --->   "%tmp_7_2 = fptrunc double %tmp_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1748 'fptrunc' 'tmp_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1749 [1/1] (0.00ns)   --->   "%V_addr_16 = getelementptr [64 x float]* %V, i64 0, i64 16" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1749 'getelementptr' 'V_addr_16' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1750 [1/1] (0.67ns)   --->   "store float %tmp_7_2, float* %V_addr_16, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1750 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1751 [2/2] (2.89ns)   --->   "%tmp_7_2_1 = fptrunc double %tmp_6_2_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1751 'fptrunc' 'tmp_7_2_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1752 [1/17] (7.99ns)   --->   "%tmp_6_2_3 = fdiv double 1.000000e+00, %tmp_5_2_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1752 'ddiv' 'tmp_6_2_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1753 [2/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1753 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1754 [3/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1754 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1755 [4/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1755 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1756 [5/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1756 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1757 [6/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1757 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1758 [7/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1758 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1759 [8/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1759 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1760 [9/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1760 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1761 [10/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1761 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1762 [11/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1762 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1763 [12/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1763 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1764 [13/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1764 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1765 [14/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1765 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1766 [15/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1766 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1767 [16/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1767 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1768 [17/17] (8.46ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1768 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1769 [1/5] (5.06ns)   --->   "%tmp_5_4_6 = fadd double %tmp_4_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1769 'dadd' 'tmp_5_4_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1770 [2/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1770 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1771 [3/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1771 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1772 [4/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1772 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1773 [5/5] (5.53ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1773 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1774 [1/11] (7.98ns)   --->   "%tmp_4_5_3 = call double @llvm.exp.f64(double %tmp_3_5_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1774 'dexp' 'tmp_4_5_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1775 [2/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1775 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1776 [3/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1776 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1777 [4/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1777 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1778 [5/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1778 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1779 [6/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1779 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1780 [7/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1780 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1781 [8/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1781 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1782 [9/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1782 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1783 [10/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1783 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1784 [11/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1784 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1785 [1/2] (2.30ns)   --->   "%tmp_3_7 = fpext float %tmp_2_7 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1785 'fpext' 'tmp_3_7' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1786 [2/2] (2.30ns)   --->   "%tmp_3_7_1 = fpext float %tmp_2_7_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1786 'fpext' 'tmp_3_7_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1787 [1/2] (8.41ns)   --->   "%tmp_2_7_2 = fmul float %bitcast_ln25_103, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1787 'fmul' 'tmp_2_7_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1788 [1/1] (0.00ns)   --->   "%bitcast_ln25_105 = bitcast i32 %xor_ln25_52 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1788 'bitcast' 'bitcast_ln25_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1789 [2/2] (8.88ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln25_105, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1789 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1790 [1/2] (0.67ns)   --->   "%U_load_53 = load float* %U_addr_53, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1790 'load' 'U_load_53' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1791 [1/1] (0.00ns)   --->   "%bitcast_ln25_106 = bitcast float %U_load_53 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1791 'bitcast' 'bitcast_ln25_106' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1792 [1/1] (0.35ns)   --->   "%xor_ln25_53 = xor i32 %bitcast_ln25_106, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1792 'xor' 'xor_ln25_53' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1793 [1/1] (0.00ns)   --->   "%U_addr_54 = getelementptr [64 x float]* %U, i64 0, i64 61" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1793 'getelementptr' 'U_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1794 [2/2] (0.67ns)   --->   "%U_load_54 = load float* %U_addr_54, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1794 'load' 'U_load_54' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 8.88>
ST_56 : Operation 1795 [1/2] (2.89ns)   --->   "%tmp_7_2_1 = fptrunc double %tmp_6_2_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1795 'fptrunc' 'tmp_7_2_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1796 [1/1] (0.00ns)   --->   "%V_addr_17 = getelementptr [64 x float]* %V, i64 0, i64 17" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1796 'getelementptr' 'V_addr_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1797 [1/1] (0.67ns)   --->   "store float %tmp_7_2_1, float* %V_addr_17, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1797 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1798 [2/2] (2.89ns)   --->   "%tmp_7_2_3 = fptrunc double %tmp_6_2_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1798 'fptrunc' 'tmp_7_2_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1799 [1/17] (7.99ns)   --->   "%tmp_6_2_4 = fdiv double 1.000000e+00, %tmp_5_2_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1799 'ddiv' 'tmp_6_2_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1800 [2/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1800 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1801 [3/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1801 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1802 [4/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1802 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1803 [5/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1803 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1804 [6/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1804 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1805 [7/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1805 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1806 [8/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1806 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1807 [9/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1807 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1808 [10/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1808 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1809 [11/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1809 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1810 [12/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1810 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1811 [13/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1811 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1812 [14/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1812 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1813 [15/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1813 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1814 [16/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1814 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1815 [17/17] (8.46ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1815 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1816 [1/5] (5.06ns)   --->   "%tmp_5_4_7 = fadd double %tmp_4_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1816 'dadd' 'tmp_5_4_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1817 [2/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1817 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1818 [3/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1818 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1819 [4/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1819 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1820 [5/5] (5.53ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1820 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1821 [1/11] (7.98ns)   --->   "%tmp_4_5_4 = call double @llvm.exp.f64(double %tmp_3_5_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1821 'dexp' 'tmp_4_5_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1822 [2/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1822 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1823 [3/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1823 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1824 [4/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1824 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1825 [5/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1825 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1826 [6/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1826 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1827 [7/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1827 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1828 [8/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1828 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1829 [9/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1829 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1830 [10/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1830 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1831 [11/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1831 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1832 [1/2] (2.30ns)   --->   "%tmp_3_7_1 = fpext float %tmp_2_7_1 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1832 'fpext' 'tmp_3_7_1' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1833 [2/2] (2.30ns)   --->   "%tmp_3_7_2 = fpext float %tmp_2_7_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1833 'fpext' 'tmp_3_7_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1834 [1/2] (8.41ns)   --->   "%tmp_2_7_3 = fmul float %bitcast_ln25_105, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1834 'fmul' 'tmp_2_7_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1835 [1/1] (0.00ns)   --->   "%bitcast_ln25_107 = bitcast i32 %xor_ln25_53 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1835 'bitcast' 'bitcast_ln25_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1836 [2/2] (8.88ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln25_107, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1836 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1837 [1/2] (0.67ns)   --->   "%U_load_54 = load float* %U_addr_54, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1837 'load' 'U_load_54' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1838 [1/1] (0.00ns)   --->   "%bitcast_ln25_108 = bitcast float %U_load_54 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1838 'bitcast' 'bitcast_ln25_108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1839 [1/1] (0.35ns)   --->   "%xor_ln25_54 = xor i32 %bitcast_ln25_108, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1839 'xor' 'xor_ln25_54' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1840 [1/1] (0.00ns)   --->   "%U_addr_55 = getelementptr [64 x float]* %U, i64 0, i64 62" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1840 'getelementptr' 'U_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1841 [2/2] (0.67ns)   --->   "%U_load_55 = load float* %U_addr_55, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1841 'load' 'U_load_55' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 8.88>
ST_57 : Operation 1842 [1/2] (2.89ns)   --->   "%tmp_7_2_3 = fptrunc double %tmp_6_2_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1842 'fptrunc' 'tmp_7_2_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1843 [1/1] (0.00ns)   --->   "%V_addr_19 = getelementptr [64 x float]* %V, i64 0, i64 19" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1843 'getelementptr' 'V_addr_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1844 [1/1] (0.67ns)   --->   "store float %tmp_7_2_3, float* %V_addr_19, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1844 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1845 [2/2] (2.89ns)   --->   "%tmp_7_2_4 = fptrunc double %tmp_6_2_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1845 'fptrunc' 'tmp_7_2_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1846 [1/17] (7.99ns)   --->   "%tmp_6_2_5 = fdiv double 1.000000e+00, %tmp_5_2_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1846 'ddiv' 'tmp_6_2_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1847 [2/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1847 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1848 [3/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1848 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1849 [4/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1849 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1850 [5/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1850 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1851 [6/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1851 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1852 [7/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1852 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1853 [8/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1853 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1854 [9/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1854 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1855 [10/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1855 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1856 [11/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1856 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1857 [12/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1857 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1858 [13/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1858 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1859 [14/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1859 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1860 [15/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1860 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1861 [16/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1861 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1862 [17/17] (8.46ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1862 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1863 [1/5] (5.06ns)   --->   "%tmp_5_5 = fadd double %tmp_4_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1863 'dadd' 'tmp_5_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1864 [2/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1864 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1865 [3/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1865 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1866 [4/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1866 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1867 [5/5] (5.53ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1867 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1868 [1/11] (7.98ns)   --->   "%tmp_4_5_6 = call double @llvm.exp.f64(double %tmp_3_5_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1868 'dexp' 'tmp_4_5_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1869 [2/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1869 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1870 [3/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1870 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1871 [4/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1871 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1872 [5/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1872 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1873 [6/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1873 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1874 [7/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1874 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1875 [8/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1875 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1876 [9/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1876 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1877 [10/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1877 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1878 [11/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1878 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1879 [1/2] (2.30ns)   --->   "%tmp_3_7_2 = fpext float %tmp_2_7_2 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1879 'fpext' 'tmp_3_7_2' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1880 [2/2] (2.30ns)   --->   "%tmp_3_7_3 = fpext float %tmp_2_7_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1880 'fpext' 'tmp_3_7_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1881 [1/2] (8.41ns)   --->   "%tmp_2_7_4 = fmul float %bitcast_ln25_107, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1881 'fmul' 'tmp_2_7_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1882 [1/1] (0.00ns)   --->   "%bitcast_ln25_109 = bitcast i32 %xor_ln25_54 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1882 'bitcast' 'bitcast_ln25_109' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1883 [2/2] (8.88ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln25_109, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1883 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1884 [1/2] (0.67ns)   --->   "%U_load_55 = load float* %U_addr_55, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1884 'load' 'U_load_55' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1885 [1/1] (0.00ns)   --->   "%bitcast_ln25_110 = bitcast float %U_load_55 to i32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1885 'bitcast' 'bitcast_ln25_110' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1886 [1/1] (0.35ns)   --->   "%xor_ln25_55 = xor i32 %bitcast_ln25_110, -2147483648" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1886 'xor' 'xor_ln25_55' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.88>
ST_58 : Operation 1887 [1/2] (2.89ns)   --->   "%tmp_7_2_4 = fptrunc double %tmp_6_2_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1887 'fptrunc' 'tmp_7_2_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1888 [1/1] (0.00ns)   --->   "%V_addr_20 = getelementptr [64 x float]* %V, i64 0, i64 20" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1888 'getelementptr' 'V_addr_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1889 [1/1] (0.67ns)   --->   "store float %tmp_7_2_4, float* %V_addr_20, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1889 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 1890 [2/2] (2.89ns)   --->   "%tmp_7_2_5 = fptrunc double %tmp_6_2_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1890 'fptrunc' 'tmp_7_2_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1891 [1/17] (7.99ns)   --->   "%tmp_6_2_6 = fdiv double 1.000000e+00, %tmp_5_2_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1891 'ddiv' 'tmp_6_2_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1892 [2/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1892 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1893 [3/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1893 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1894 [4/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1894 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1895 [5/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1895 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1896 [6/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1896 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1897 [7/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1897 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1898 [8/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1898 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1899 [9/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1899 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1900 [10/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1900 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1901 [11/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1901 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1902 [12/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1902 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1903 [13/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1903 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1904 [14/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1904 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1905 [15/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1905 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1906 [16/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1906 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1907 [17/17] (8.46ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1907 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1908 [1/5] (5.06ns)   --->   "%tmp_5_5_1 = fadd double %tmp_4_5_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1908 'dadd' 'tmp_5_5_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1909 [2/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1909 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1910 [3/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1910 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1911 [4/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1911 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1912 [5/5] (5.53ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1912 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1913 [1/11] (7.98ns)   --->   "%tmp_4_5_7 = call double @llvm.exp.f64(double %tmp_3_5_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1913 'dexp' 'tmp_4_5_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1914 [2/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1914 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1915 [3/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1915 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1916 [4/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1916 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1917 [5/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1917 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1918 [6/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1918 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1919 [7/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1919 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1920 [8/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1920 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1921 [9/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1921 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1922 [10/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1922 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1923 [11/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1923 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1924 [1/2] (2.30ns)   --->   "%tmp_3_7_3 = fpext float %tmp_2_7_3 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1924 'fpext' 'tmp_3_7_3' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1925 [2/2] (2.30ns)   --->   "%tmp_3_7_4 = fpext float %tmp_2_7_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1925 'fpext' 'tmp_3_7_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1926 [1/2] (8.41ns)   --->   "%tmp_2_7_5 = fmul float %bitcast_ln25_109, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1926 'fmul' 'tmp_2_7_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1927 [1/1] (0.00ns)   --->   "%bitcast_ln25_111 = bitcast i32 %xor_ln25_55 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1927 'bitcast' 'bitcast_ln25_111' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1928 [2/2] (8.88ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln25_111, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1928 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 8.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.46>
ST_59 : Operation 1929 [1/2] (2.89ns)   --->   "%tmp_7_2_5 = fptrunc double %tmp_6_2_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1929 'fptrunc' 'tmp_7_2_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1930 [1/1] (0.00ns)   --->   "%V_addr_21 = getelementptr [64 x float]* %V, i64 0, i64 21" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1930 'getelementptr' 'V_addr_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1931 [1/1] (0.67ns)   --->   "store float %tmp_7_2_5, float* %V_addr_21, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1931 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 1932 [2/2] (2.89ns)   --->   "%tmp_7_2_6 = fptrunc double %tmp_6_2_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1932 'fptrunc' 'tmp_7_2_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1933 [1/17] (7.99ns)   --->   "%tmp_6_2_7 = fdiv double 1.000000e+00, %tmp_5_2_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1933 'ddiv' 'tmp_6_2_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1934 [2/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1934 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1935 [3/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1935 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1936 [4/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1936 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1937 [5/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1937 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1938 [6/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1938 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1939 [7/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1939 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1940 [8/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1940 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1941 [9/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1941 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1942 [10/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1942 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1943 [11/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1943 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1944 [12/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1944 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1945 [13/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1945 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1946 [14/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1946 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1947 [15/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1947 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1948 [16/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1948 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1949 [17/17] (8.46ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1949 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1950 [1/5] (5.06ns)   --->   "%tmp_5_5_2 = fadd double %tmp_4_5_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1950 'dadd' 'tmp_5_5_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1951 [2/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1951 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1952 [3/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1952 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1953 [4/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1953 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1954 [5/5] (5.53ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1954 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1955 [1/11] (7.98ns)   --->   "%tmp_4_6 = call double @llvm.exp.f64(double %tmp_3_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1955 'dexp' 'tmp_4_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1956 [2/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1956 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1957 [3/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1957 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1958 [4/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1958 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1959 [5/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1959 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1960 [6/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1960 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1961 [7/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1961 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1962 [8/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1962 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1963 [9/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1963 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1964 [10/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1964 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1965 [11/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1965 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1966 [1/2] (2.30ns)   --->   "%tmp_3_7_4 = fpext float %tmp_2_7_4 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1966 'fpext' 'tmp_3_7_4' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1967 [2/2] (2.30ns)   --->   "%tmp_3_7_5 = fpext float %tmp_2_7_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1967 'fpext' 'tmp_3_7_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1968 [1/2] (8.41ns)   --->   "%tmp_2_7_6 = fmul float %bitcast_ln25_111, %l_read" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1968 'fmul' 'tmp_2_7_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.46>
ST_60 : Operation 1969 [1/2] (2.89ns)   --->   "%tmp_7_2_6 = fptrunc double %tmp_6_2_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1969 'fptrunc' 'tmp_7_2_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1970 [1/1] (0.00ns)   --->   "%V_addr_22 = getelementptr [64 x float]* %V, i64 0, i64 22" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1970 'getelementptr' 'V_addr_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1971 [1/1] (0.67ns)   --->   "store float %tmp_7_2_6, float* %V_addr_22, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1971 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 1972 [2/2] (2.89ns)   --->   "%tmp_7_2_7 = fptrunc double %tmp_6_2_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1972 'fptrunc' 'tmp_7_2_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1973 [1/17] (7.99ns)   --->   "%tmp_6_3 = fdiv double 1.000000e+00, %tmp_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1973 'ddiv' 'tmp_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1974 [2/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1974 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1975 [3/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1975 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1976 [4/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1976 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1977 [5/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1977 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1978 [6/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1978 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1979 [7/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1979 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1980 [8/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1980 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1981 [9/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1981 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1982 [10/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1982 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1983 [11/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1983 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1984 [12/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1984 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1985 [13/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1985 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1986 [14/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1986 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1987 [15/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1987 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1988 [16/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1988 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1989 [17/17] (8.46ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1989 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1990 [1/5] (5.06ns)   --->   "%tmp_5_5_3 = fadd double %tmp_4_5_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1990 'dadd' 'tmp_5_5_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1991 [2/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1991 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1992 [3/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1992 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1993 [4/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1993 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1994 [5/5] (5.53ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1994 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1995 [1/11] (7.98ns)   --->   "%tmp_4_6_1 = call double @llvm.exp.f64(double %tmp_3_6_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1995 'dexp' 'tmp_4_6_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1996 [2/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1996 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1997 [3/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1997 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1998 [4/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1998 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1999 [5/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 1999 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2000 [6/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2000 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2001 [7/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2001 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2002 [8/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2002 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2003 [9/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2003 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2004 [10/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2004 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2005 [11/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2005 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2006 [1/2] (2.30ns)   --->   "%tmp_3_7_5 = fpext float %tmp_2_7_5 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2006 'fpext' 'tmp_3_7_5' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 2007 [2/2] (2.30ns)   --->   "%tmp_3_7_6 = fpext float %tmp_2_7_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2007 'fpext' 'tmp_3_7_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.46>
ST_61 : Operation 2008 [1/2] (2.89ns)   --->   "%tmp_7_2_7 = fptrunc double %tmp_6_2_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2008 'fptrunc' 'tmp_7_2_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2009 [1/1] (0.00ns)   --->   "%V_addr_23 = getelementptr [64 x float]* %V, i64 0, i64 23" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2009 'getelementptr' 'V_addr_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2010 [1/1] (0.67ns)   --->   "store float %tmp_7_2_7, float* %V_addr_23, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2010 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 2011 [2/2] (2.89ns)   --->   "%tmp_7_3 = fptrunc double %tmp_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2011 'fptrunc' 'tmp_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2012 [1/17] (7.99ns)   --->   "%tmp_6_3_1 = fdiv double 1.000000e+00, %tmp_5_3_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2012 'ddiv' 'tmp_6_3_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2013 [2/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2013 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2014 [3/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2014 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2015 [4/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2015 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2016 [5/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2016 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2017 [6/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2017 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2018 [7/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2018 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2019 [8/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2019 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2020 [9/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2020 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2021 [10/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2021 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2022 [11/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2022 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2023 [12/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2023 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2024 [13/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2024 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2025 [14/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2025 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2026 [15/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2026 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2027 [16/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2027 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2028 [17/17] (8.46ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2028 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2029 [1/5] (5.06ns)   --->   "%tmp_5_5_4 = fadd double %tmp_4_5_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2029 'dadd' 'tmp_5_5_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2030 [2/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2030 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2031 [3/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2031 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2032 [4/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2032 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2033 [5/5] (5.53ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2033 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2034 [1/11] (7.98ns)   --->   "%tmp_4_6_2 = call double @llvm.exp.f64(double %tmp_3_6_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2034 'dexp' 'tmp_4_6_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2035 [2/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2035 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2036 [3/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2036 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2037 [4/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2037 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2038 [5/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2038 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2039 [6/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2039 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2040 [7/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2040 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2041 [8/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2041 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2042 [9/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2042 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2043 [10/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2043 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2044 [11/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2044 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 2045 [1/2] (2.30ns)   --->   "%tmp_3_7_6 = fpext float %tmp_2_7_6 to double" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2045 'fpext' 'tmp_3_7_6' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.46>
ST_62 : Operation 2046 [1/2] (2.89ns)   --->   "%tmp_7_3 = fptrunc double %tmp_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2046 'fptrunc' 'tmp_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2047 [1/1] (0.00ns)   --->   "%V_addr_24 = getelementptr [64 x float]* %V, i64 0, i64 24" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2047 'getelementptr' 'V_addr_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2048 [1/1] (0.67ns)   --->   "store float %tmp_7_3, float* %V_addr_24, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2048 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 2049 [2/2] (2.89ns)   --->   "%tmp_7_3_1 = fptrunc double %tmp_6_3_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2049 'fptrunc' 'tmp_7_3_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2050 [1/17] (7.99ns)   --->   "%tmp_6_3_2 = fdiv double 1.000000e+00, %tmp_5_3_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2050 'ddiv' 'tmp_6_3_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2051 [2/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2051 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2052 [3/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2052 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2053 [4/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2053 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2054 [5/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2054 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2055 [6/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2055 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2056 [7/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2056 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2057 [8/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2057 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2058 [9/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2058 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2059 [10/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2059 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2060 [11/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2060 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2061 [12/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2061 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2062 [13/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2062 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2063 [14/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2063 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2064 [15/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2064 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2065 [16/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2065 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2066 [17/17] (8.46ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2066 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2067 [1/5] (5.06ns)   --->   "%tmp_5_5_6 = fadd double %tmp_4_5_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2067 'dadd' 'tmp_5_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2068 [2/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2068 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2069 [3/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2069 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2070 [4/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2070 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2071 [5/5] (5.53ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2071 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2072 [1/11] (7.98ns)   --->   "%tmp_4_6_3 = call double @llvm.exp.f64(double %tmp_3_6_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2072 'dexp' 'tmp_4_6_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2073 [2/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2073 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2074 [3/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2074 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2075 [4/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2075 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2076 [5/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2076 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2077 [6/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2077 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2078 [7/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2078 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2079 [8/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2079 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2080 [9/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2080 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2081 [10/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2081 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 2082 [11/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2082 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.46>
ST_63 : Operation 2083 [1/2] (2.89ns)   --->   "%tmp_7_3_1 = fptrunc double %tmp_6_3_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2083 'fptrunc' 'tmp_7_3_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2084 [1/1] (0.00ns)   --->   "%V_addr_25 = getelementptr [64 x float]* %V, i64 0, i64 25" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2084 'getelementptr' 'V_addr_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2085 [1/1] (0.67ns)   --->   "store float %tmp_7_3_1, float* %V_addr_25, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2085 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 2086 [2/2] (2.89ns)   --->   "%tmp_7_3_2 = fptrunc double %tmp_6_3_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2086 'fptrunc' 'tmp_7_3_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2087 [1/17] (7.99ns)   --->   "%tmp_6_3_4 = fdiv double 1.000000e+00, %tmp_5_3_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2087 'ddiv' 'tmp_6_3_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2088 [2/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2088 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2089 [3/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2089 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2090 [4/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2090 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2091 [5/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2091 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2092 [6/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2092 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2093 [7/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2093 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2094 [8/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2094 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2095 [9/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2095 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2096 [10/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2096 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2097 [11/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2097 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2098 [12/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2098 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2099 [13/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2099 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2100 [14/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2100 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2101 [15/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2101 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2102 [16/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2102 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2103 [17/17] (8.46ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2103 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2104 [1/5] (5.06ns)   --->   "%tmp_5_5_7 = fadd double %tmp_4_5_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2104 'dadd' 'tmp_5_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2105 [2/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2105 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2106 [3/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2106 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2107 [4/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2107 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2108 [5/5] (5.53ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2108 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2109 [1/11] (7.98ns)   --->   "%tmp_4_6_4 = call double @llvm.exp.f64(double %tmp_3_6_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2109 'dexp' 'tmp_4_6_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2110 [2/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2110 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2111 [3/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2111 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2112 [4/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2112 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2113 [5/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2113 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2114 [6/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2114 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2115 [7/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2115 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2116 [8/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2116 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2117 [9/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2117 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 2118 [10/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2118 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.46>
ST_64 : Operation 2119 [1/2] (2.89ns)   --->   "%tmp_7_3_2 = fptrunc double %tmp_6_3_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2119 'fptrunc' 'tmp_7_3_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2120 [1/1] (0.00ns)   --->   "%V_addr_26 = getelementptr [64 x float]* %V, i64 0, i64 26" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2120 'getelementptr' 'V_addr_26' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2121 [1/1] (0.67ns)   --->   "store float %tmp_7_3_2, float* %V_addr_26, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2121 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 2122 [2/2] (2.89ns)   --->   "%tmp_7_3_4 = fptrunc double %tmp_6_3_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2122 'fptrunc' 'tmp_7_3_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2123 [1/17] (7.99ns)   --->   "%tmp_6_3_5 = fdiv double 1.000000e+00, %tmp_5_3_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2123 'ddiv' 'tmp_6_3_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2124 [2/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2124 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2125 [3/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2125 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2126 [4/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2126 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2127 [5/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2127 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2128 [6/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2128 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2129 [7/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2129 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2130 [8/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2130 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2131 [9/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2131 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2132 [10/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2132 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2133 [11/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2133 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2134 [12/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2134 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2135 [13/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2135 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2136 [14/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2136 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2137 [15/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2137 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2138 [16/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2138 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2139 [17/17] (8.46ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2139 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2140 [1/5] (5.06ns)   --->   "%tmp_5_6 = fadd double %tmp_4_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2140 'dadd' 'tmp_5_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2141 [2/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2141 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2142 [3/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2142 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2143 [4/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2143 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2144 [5/5] (5.53ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2144 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2145 [1/11] (7.98ns)   --->   "%tmp_4_6_5 = call double @llvm.exp.f64(double %tmp_3_6_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2145 'dexp' 'tmp_4_6_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2146 [2/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2146 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2147 [3/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2147 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2148 [4/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2148 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2149 [5/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2149 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2150 [6/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2150 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2151 [7/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2151 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2152 [8/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2152 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2153 [9/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2153 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.46>
ST_65 : Operation 2154 [1/2] (2.89ns)   --->   "%tmp_7_3_4 = fptrunc double %tmp_6_3_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2154 'fptrunc' 'tmp_7_3_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2155 [1/1] (0.00ns)   --->   "%V_addr_28 = getelementptr [64 x float]* %V, i64 0, i64 28" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2155 'getelementptr' 'V_addr_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2156 [1/1] (0.67ns)   --->   "store float %tmp_7_3_4, float* %V_addr_28, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2156 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 2157 [2/2] (2.89ns)   --->   "%tmp_7_3_5 = fptrunc double %tmp_6_3_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2157 'fptrunc' 'tmp_7_3_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2158 [1/17] (7.99ns)   --->   "%tmp_6_3_6 = fdiv double 1.000000e+00, %tmp_5_3_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2158 'ddiv' 'tmp_6_3_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2159 [2/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2159 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2160 [3/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2160 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2161 [4/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2161 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2162 [5/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2162 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2163 [6/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2163 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2164 [7/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2164 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2165 [8/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2165 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2166 [9/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2166 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2167 [10/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2167 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2168 [11/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2168 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2169 [12/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2169 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2170 [13/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2170 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2171 [14/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2171 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2172 [15/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2172 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2173 [16/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2173 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2174 [17/17] (8.46ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2174 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2175 [1/5] (5.06ns)   --->   "%tmp_5_6_1 = fadd double %tmp_4_6_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2175 'dadd' 'tmp_5_6_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2176 [2/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2176 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2177 [3/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2177 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2178 [4/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2178 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2179 [5/5] (5.53ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2179 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2180 [1/11] (7.98ns)   --->   "%tmp_4_6_7 = call double @llvm.exp.f64(double %tmp_3_6_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2180 'dexp' 'tmp_4_6_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2181 [2/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2181 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2182 [3/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2182 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2183 [4/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2183 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2184 [5/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2184 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2185 [6/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2185 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2186 [7/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2186 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2187 [8/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2187 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.46>
ST_66 : Operation 2188 [1/2] (2.89ns)   --->   "%tmp_7_3_5 = fptrunc double %tmp_6_3_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2188 'fptrunc' 'tmp_7_3_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2189 [1/1] (0.00ns)   --->   "%V_addr_29 = getelementptr [64 x float]* %V, i64 0, i64 29" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2189 'getelementptr' 'V_addr_29' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2190 [1/1] (0.67ns)   --->   "store float %tmp_7_3_5, float* %V_addr_29, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2190 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 2191 [2/2] (2.89ns)   --->   "%tmp_7_3_6 = fptrunc double %tmp_6_3_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2191 'fptrunc' 'tmp_7_3_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2192 [1/17] (7.99ns)   --->   "%tmp_6_3_7 = fdiv double 1.000000e+00, %tmp_5_3_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2192 'ddiv' 'tmp_6_3_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2193 [2/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2193 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2194 [3/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2194 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2195 [4/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2195 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2196 [5/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2196 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2197 [6/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2197 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2198 [7/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2198 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2199 [8/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2199 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2200 [9/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2200 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2201 [10/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2201 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2202 [11/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2202 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2203 [12/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2203 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2204 [13/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2204 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2205 [14/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2205 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2206 [15/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2206 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2207 [16/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2207 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2208 [17/17] (8.46ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2208 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2209 [1/5] (5.06ns)   --->   "%tmp_5_6_2 = fadd double %tmp_4_6_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2209 'dadd' 'tmp_5_6_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2210 [2/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2210 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2211 [3/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2211 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2212 [4/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2212 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2213 [5/5] (5.53ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2213 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2214 [1/11] (7.98ns)   --->   "%tmp_4_7 = call double @llvm.exp.f64(double %tmp_3_7)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2214 'dexp' 'tmp_4_7' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2215 [2/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2215 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2216 [3/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2216 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2217 [4/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2217 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2218 [5/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2218 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2219 [6/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2219 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2220 [7/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2220 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.46>
ST_67 : Operation 2221 [1/2] (2.89ns)   --->   "%tmp_7_3_6 = fptrunc double %tmp_6_3_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2221 'fptrunc' 'tmp_7_3_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2222 [1/1] (0.00ns)   --->   "%V_addr_30 = getelementptr [64 x float]* %V, i64 0, i64 30" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2222 'getelementptr' 'V_addr_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2223 [1/1] (0.67ns)   --->   "store float %tmp_7_3_6, float* %V_addr_30, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2223 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 2224 [2/2] (2.89ns)   --->   "%tmp_7_3_7 = fptrunc double %tmp_6_3_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2224 'fptrunc' 'tmp_7_3_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2225 [1/17] (7.99ns)   --->   "%tmp_6_4 = fdiv double 1.000000e+00, %tmp_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2225 'ddiv' 'tmp_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2226 [2/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2226 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2227 [3/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2227 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2228 [4/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2228 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2229 [5/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2229 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2230 [6/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2230 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2231 [7/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2231 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2232 [8/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2232 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2233 [9/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2233 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2234 [10/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2234 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2235 [11/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2235 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2236 [12/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2236 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2237 [13/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2237 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2238 [14/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2238 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2239 [15/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2239 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2240 [16/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2240 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2241 [17/17] (8.46ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2241 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2242 [1/5] (5.06ns)   --->   "%tmp_5_6_3 = fadd double %tmp_4_6_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2242 'dadd' 'tmp_5_6_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2243 [2/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2243 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2244 [3/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2244 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2245 [4/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2245 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2246 [5/5] (5.53ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2246 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2247 [1/11] (7.98ns)   --->   "%tmp_4_7_1 = call double @llvm.exp.f64(double %tmp_3_7_1)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2247 'dexp' 'tmp_4_7_1' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2248 [2/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2248 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2249 [3/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2249 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2250 [4/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2250 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2251 [5/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2251 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2252 [6/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2252 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.46>
ST_68 : Operation 2253 [1/2] (2.89ns)   --->   "%tmp_7_3_7 = fptrunc double %tmp_6_3_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2253 'fptrunc' 'tmp_7_3_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2254 [1/1] (0.00ns)   --->   "%V_addr_31 = getelementptr [64 x float]* %V, i64 0, i64 31" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2254 'getelementptr' 'V_addr_31' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2255 [1/1] (0.67ns)   --->   "store float %tmp_7_3_7, float* %V_addr_31, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2255 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 2256 [2/2] (2.89ns)   --->   "%tmp_7_4 = fptrunc double %tmp_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2256 'fptrunc' 'tmp_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2257 [1/17] (7.99ns)   --->   "%tmp_6_4_1 = fdiv double 1.000000e+00, %tmp_5_4_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2257 'ddiv' 'tmp_6_4_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2258 [2/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2258 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2259 [3/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2259 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2260 [4/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2260 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2261 [5/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2261 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2262 [6/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2262 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2263 [7/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2263 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2264 [8/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2264 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2265 [9/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2265 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2266 [10/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2266 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2267 [11/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2267 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2268 [12/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2268 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2269 [13/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2269 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2270 [14/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2270 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2271 [15/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2271 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2272 [16/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2272 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2273 [17/17] (8.46ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2273 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2274 [1/5] (5.06ns)   --->   "%tmp_5_6_4 = fadd double %tmp_4_6_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2274 'dadd' 'tmp_5_6_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2275 [2/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2275 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2276 [3/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2276 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2277 [4/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2277 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2278 [5/5] (5.53ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2278 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2279 [1/11] (7.98ns)   --->   "%tmp_4_7_2 = call double @llvm.exp.f64(double %tmp_3_7_2)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2279 'dexp' 'tmp_4_7_2' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2280 [2/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2280 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2281 [3/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2281 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2282 [4/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2282 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2283 [5/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2283 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.46>
ST_69 : Operation 2284 [1/2] (2.89ns)   --->   "%tmp_7_4 = fptrunc double %tmp_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2284 'fptrunc' 'tmp_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2285 [1/1] (0.00ns)   --->   "%V_addr_32 = getelementptr [64 x float]* %V, i64 0, i64 32" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2285 'getelementptr' 'V_addr_32' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2286 [1/1] (0.67ns)   --->   "store float %tmp_7_4, float* %V_addr_32, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2286 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2287 [2/2] (2.89ns)   --->   "%tmp_7_4_1 = fptrunc double %tmp_6_4_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2287 'fptrunc' 'tmp_7_4_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2288 [1/17] (7.99ns)   --->   "%tmp_6_4_2 = fdiv double 1.000000e+00, %tmp_5_4_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2288 'ddiv' 'tmp_6_4_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2289 [2/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2289 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2290 [3/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2290 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2291 [4/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2291 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2292 [5/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2292 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2293 [6/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2293 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2294 [7/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2294 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2295 [8/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2295 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2296 [9/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2296 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2297 [10/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2297 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2298 [11/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2298 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2299 [12/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2299 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2300 [13/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2300 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2301 [14/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2301 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2302 [15/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2302 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2303 [16/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2303 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2304 [17/17] (8.46ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2304 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2305 [1/5] (5.06ns)   --->   "%tmp_5_6_5 = fadd double %tmp_4_6_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2305 'dadd' 'tmp_5_6_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2306 [2/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2306 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2307 [3/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2307 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2308 [4/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2308 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2309 [5/5] (5.53ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2309 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2310 [1/11] (7.98ns)   --->   "%tmp_4_7_3 = call double @llvm.exp.f64(double %tmp_3_7_3)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2310 'dexp' 'tmp_4_7_3' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2311 [2/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2311 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2312 [3/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2312 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2313 [4/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2313 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.46>
ST_70 : Operation 2314 [1/2] (2.89ns)   --->   "%tmp_7_4_1 = fptrunc double %tmp_6_4_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2314 'fptrunc' 'tmp_7_4_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2315 [1/1] (0.00ns)   --->   "%V_addr_33 = getelementptr [64 x float]* %V, i64 0, i64 33" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2315 'getelementptr' 'V_addr_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2316 [1/1] (0.67ns)   --->   "store float %tmp_7_4_1, float* %V_addr_33, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2316 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 2317 [2/2] (2.89ns)   --->   "%tmp_7_4_2 = fptrunc double %tmp_6_4_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2317 'fptrunc' 'tmp_7_4_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2318 [1/17] (7.99ns)   --->   "%tmp_6_4_3 = fdiv double 1.000000e+00, %tmp_5_4_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2318 'ddiv' 'tmp_6_4_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2319 [2/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2319 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2320 [3/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2320 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2321 [4/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2321 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2322 [5/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2322 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2323 [6/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2323 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2324 [7/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2324 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2325 [8/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2325 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2326 [9/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2326 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2327 [10/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2327 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2328 [11/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2328 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2329 [12/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2329 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2330 [13/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2330 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2331 [14/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2331 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2332 [15/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2332 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2333 [16/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2333 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2334 [17/17] (8.46ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2334 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2335 [1/5] (5.06ns)   --->   "%tmp_5_6_7 = fadd double %tmp_4_6_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2335 'dadd' 'tmp_5_6_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2336 [2/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2336 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2337 [3/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2337 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2338 [4/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2338 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2339 [5/5] (5.53ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2339 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2340 [1/11] (7.98ns)   --->   "%tmp_4_7_4 = call double @llvm.exp.f64(double %tmp_3_7_4)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2340 'dexp' 'tmp_4_7_4' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2341 [2/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2341 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 2342 [3/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2342 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.46>
ST_71 : Operation 2343 [1/2] (2.89ns)   --->   "%tmp_7_4_2 = fptrunc double %tmp_6_4_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2343 'fptrunc' 'tmp_7_4_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2344 [1/1] (0.00ns)   --->   "%V_addr_34 = getelementptr [64 x float]* %V, i64 0, i64 34" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2344 'getelementptr' 'V_addr_34' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2345 [1/1] (0.67ns)   --->   "store float %tmp_7_4_2, float* %V_addr_34, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2345 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 2346 [2/2] (2.89ns)   --->   "%tmp_7_4_3 = fptrunc double %tmp_6_4_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2346 'fptrunc' 'tmp_7_4_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2347 [1/17] (7.99ns)   --->   "%tmp_6_4_5 = fdiv double 1.000000e+00, %tmp_5_4_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2347 'ddiv' 'tmp_6_4_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2348 [2/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2348 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2349 [3/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2349 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2350 [4/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2350 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2351 [5/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2351 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2352 [6/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2352 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2353 [7/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2353 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2354 [8/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2354 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2355 [9/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2355 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2356 [10/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2356 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2357 [11/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2357 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2358 [12/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2358 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2359 [13/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2359 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2360 [14/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2360 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2361 [15/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2361 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2362 [16/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2362 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2363 [17/17] (8.46ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2363 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2364 [1/5] (5.06ns)   --->   "%tmp_5_7 = fadd double %tmp_4_7, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2364 'dadd' 'tmp_5_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2365 [2/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2365 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2366 [3/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2366 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2367 [4/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2367 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2368 [5/5] (5.53ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2368 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2369 [1/11] (7.98ns)   --->   "%tmp_4_7_5 = call double @llvm.exp.f64(double %tmp_3_7_5)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2369 'dexp' 'tmp_4_7_5' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 2370 [2/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2370 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.46>
ST_72 : Operation 2371 [1/2] (2.89ns)   --->   "%tmp_7_4_3 = fptrunc double %tmp_6_4_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2371 'fptrunc' 'tmp_7_4_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2372 [1/1] (0.00ns)   --->   "%V_addr_35 = getelementptr [64 x float]* %V, i64 0, i64 35" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2372 'getelementptr' 'V_addr_35' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2373 [1/1] (0.67ns)   --->   "store float %tmp_7_4_3, float* %V_addr_35, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2373 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 2374 [2/2] (2.89ns)   --->   "%tmp_7_4_5 = fptrunc double %tmp_6_4_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2374 'fptrunc' 'tmp_7_4_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 2375 [1/17] (7.99ns)   --->   "%tmp_6_4_6 = fdiv double 1.000000e+00, %tmp_5_4_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2375 'ddiv' 'tmp_6_4_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2376 [2/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2376 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2377 [3/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2377 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2378 [4/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2378 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2379 [5/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2379 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2380 [6/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2380 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2381 [7/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2381 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2382 [8/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2382 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2383 [9/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2383 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2384 [10/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2384 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2385 [11/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2385 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2386 [12/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2386 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2387 [13/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2387 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2388 [14/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2388 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2389 [15/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2389 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2390 [16/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2390 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2391 [17/17] (8.46ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2391 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2392 [1/5] (5.06ns)   --->   "%tmp_5_7_1 = fadd double %tmp_4_7_1, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2392 'dadd' 'tmp_5_7_1' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2393 [2/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2393 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2394 [3/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2394 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2395 [4/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2395 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2396 [5/5] (5.53ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2396 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2397 [1/11] (7.98ns)   --->   "%tmp_4_7_6 = call double @llvm.exp.f64(double %tmp_3_7_6)" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2397 'dexp' 'tmp_4_7_6' <Predicate = true> <Delay = 7.98> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 10> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.46>
ST_73 : Operation 2398 [1/2] (2.89ns)   --->   "%tmp_7_4_5 = fptrunc double %tmp_6_4_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2398 'fptrunc' 'tmp_7_4_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2399 [1/1] (0.00ns)   --->   "%V_addr_37 = getelementptr [64 x float]* %V, i64 0, i64 37" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2399 'getelementptr' 'V_addr_37' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2400 [1/1] (0.67ns)   --->   "store float %tmp_7_4_5, float* %V_addr_37, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2400 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 2401 [2/2] (2.89ns)   --->   "%tmp_7_4_6 = fptrunc double %tmp_6_4_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2401 'fptrunc' 'tmp_7_4_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 2402 [1/17] (7.99ns)   --->   "%tmp_6_4_7 = fdiv double 1.000000e+00, %tmp_5_4_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2402 'ddiv' 'tmp_6_4_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2403 [2/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2403 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2404 [3/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2404 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2405 [4/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2405 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2406 [5/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2406 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2407 [6/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2407 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2408 [7/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2408 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2409 [8/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2409 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2410 [9/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2410 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2411 [10/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2411 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2412 [11/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2412 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2413 [12/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2413 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2414 [13/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2414 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2415 [14/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2415 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2416 [15/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2416 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2417 [16/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2417 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2418 [17/17] (8.46ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2418 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2419 [1/5] (5.06ns)   --->   "%tmp_5_7_2 = fadd double %tmp_4_7_2, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2419 'dadd' 'tmp_5_7_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2420 [2/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2420 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2421 [3/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2421 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2422 [4/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2422 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2423 [5/5] (5.53ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2423 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.53> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.46>
ST_74 : Operation 2424 [1/2] (2.89ns)   --->   "%tmp_7_4_6 = fptrunc double %tmp_6_4_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2424 'fptrunc' 'tmp_7_4_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2425 [1/1] (0.00ns)   --->   "%V_addr_38 = getelementptr [64 x float]* %V, i64 0, i64 38" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2425 'getelementptr' 'V_addr_38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2426 [1/1] (0.67ns)   --->   "store float %tmp_7_4_6, float* %V_addr_38, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2426 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 2427 [2/2] (2.89ns)   --->   "%tmp_7_4_7 = fptrunc double %tmp_6_4_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2427 'fptrunc' 'tmp_7_4_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2428 [1/17] (7.99ns)   --->   "%tmp_6_5 = fdiv double 1.000000e+00, %tmp_5_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2428 'ddiv' 'tmp_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2429 [2/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2429 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2430 [3/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2430 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2431 [4/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2431 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2432 [5/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2432 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2433 [6/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2433 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2434 [7/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2434 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2435 [8/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2435 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2436 [9/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2436 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2437 [10/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2437 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2438 [11/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2438 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2439 [12/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2439 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2440 [13/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2440 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2441 [14/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2441 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2442 [15/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2442 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2443 [16/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2443 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2444 [17/17] (8.46ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2444 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2445 [1/5] (5.06ns)   --->   "%tmp_5_7_3 = fadd double %tmp_4_7_3, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2445 'dadd' 'tmp_5_7_3' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2446 [2/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2446 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2447 [3/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2447 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2448 [4/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2448 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.46>
ST_75 : Operation 2449 [1/2] (2.89ns)   --->   "%tmp_7_4_7 = fptrunc double %tmp_6_4_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2449 'fptrunc' 'tmp_7_4_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2450 [1/1] (0.00ns)   --->   "%V_addr_39 = getelementptr [64 x float]* %V, i64 0, i64 39" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2450 'getelementptr' 'V_addr_39' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2451 [1/1] (0.67ns)   --->   "store float %tmp_7_4_7, float* %V_addr_39, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2451 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 2452 [2/2] (2.89ns)   --->   "%tmp_7_5 = fptrunc double %tmp_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2452 'fptrunc' 'tmp_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 2453 [1/17] (7.99ns)   --->   "%tmp_6_5_1 = fdiv double 1.000000e+00, %tmp_5_5_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2453 'ddiv' 'tmp_6_5_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2454 [2/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2454 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2455 [3/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2455 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2456 [4/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2456 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2457 [5/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2457 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2458 [6/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2458 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2459 [7/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2459 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2460 [8/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2460 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2461 [9/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2461 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2462 [10/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2462 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2463 [11/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2463 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2464 [12/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2464 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2465 [13/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2465 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2466 [14/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2466 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2467 [15/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2467 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2468 [16/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2468 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2469 [17/17] (8.46ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2469 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2470 [1/5] (5.06ns)   --->   "%tmp_5_7_4 = fadd double %tmp_4_7_4, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2470 'dadd' 'tmp_5_7_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2471 [2/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2471 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2472 [3/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2472 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.46>
ST_76 : Operation 2473 [1/2] (2.89ns)   --->   "%tmp_7_5 = fptrunc double %tmp_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2473 'fptrunc' 'tmp_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 2474 [1/1] (0.00ns)   --->   "%V_addr_40 = getelementptr [64 x float]* %V, i64 0, i64 40" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2474 'getelementptr' 'V_addr_40' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2475 [1/1] (0.67ns)   --->   "store float %tmp_7_5, float* %V_addr_40, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2475 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 2476 [2/2] (2.89ns)   --->   "%tmp_7_5_1 = fptrunc double %tmp_6_5_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2476 'fptrunc' 'tmp_7_5_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 2477 [1/17] (7.99ns)   --->   "%tmp_6_5_2 = fdiv double 1.000000e+00, %tmp_5_5_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2477 'ddiv' 'tmp_6_5_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2478 [2/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2478 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2479 [3/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2479 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2480 [4/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2480 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2481 [5/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2481 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2482 [6/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2482 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2483 [7/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2483 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2484 [8/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2484 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2485 [9/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2485 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2486 [10/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2486 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2487 [11/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2487 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2488 [12/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2488 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2489 [13/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2489 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2490 [14/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2490 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2491 [15/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2491 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2492 [16/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2492 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2493 [17/17] (8.46ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2493 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2494 [1/5] (5.06ns)   --->   "%tmp_5_7_5 = fadd double %tmp_4_7_5, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2494 'dadd' 'tmp_5_7_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2495 [2/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2495 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.46>
ST_77 : Operation 2496 [1/2] (2.89ns)   --->   "%tmp_7_5_1 = fptrunc double %tmp_6_5_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2496 'fptrunc' 'tmp_7_5_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 2497 [1/1] (0.00ns)   --->   "%V_addr_41 = getelementptr [64 x float]* %V, i64 0, i64 41" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2497 'getelementptr' 'V_addr_41' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2498 [1/1] (0.67ns)   --->   "store float %tmp_7_5_1, float* %V_addr_41, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2498 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 2499 [2/2] (2.89ns)   --->   "%tmp_7_5_2 = fptrunc double %tmp_6_5_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2499 'fptrunc' 'tmp_7_5_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 2500 [1/17] (7.99ns)   --->   "%tmp_6_5_3 = fdiv double 1.000000e+00, %tmp_5_5_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2500 'ddiv' 'tmp_6_5_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2501 [2/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2501 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2502 [3/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2502 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2503 [4/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2503 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2504 [5/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2504 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2505 [6/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2505 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2506 [7/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2506 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2507 [8/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2507 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2508 [9/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2508 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2509 [10/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2509 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2510 [11/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2510 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2511 [12/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2511 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2512 [13/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2512 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2513 [14/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2513 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2514 [15/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2514 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2515 [16/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2515 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2516 [17/17] (8.46ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2516 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2517 [1/5] (5.06ns)   --->   "%tmp_5_7_6 = fadd double %tmp_4_7_6, 1.000000e+00" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2517 'dadd' 'tmp_5_7_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.46>
ST_78 : Operation 2518 [1/2] (2.89ns)   --->   "%tmp_7_5_2 = fptrunc double %tmp_6_5_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2518 'fptrunc' 'tmp_7_5_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 2519 [1/1] (0.00ns)   --->   "%V_addr_42 = getelementptr [64 x float]* %V, i64 0, i64 42" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2519 'getelementptr' 'V_addr_42' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2520 [1/1] (0.67ns)   --->   "store float %tmp_7_5_2, float* %V_addr_42, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2520 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 2521 [2/2] (2.89ns)   --->   "%tmp_7_5_3 = fptrunc double %tmp_6_5_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2521 'fptrunc' 'tmp_7_5_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 2522 [1/17] (7.99ns)   --->   "%tmp_6_5_4 = fdiv double 1.000000e+00, %tmp_5_5_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2522 'ddiv' 'tmp_6_5_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2523 [2/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2523 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2524 [3/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2524 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2525 [4/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2525 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2526 [5/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2526 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2527 [6/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2527 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2528 [7/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2528 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2529 [8/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2529 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2530 [9/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2530 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2531 [10/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2531 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2532 [11/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2532 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2533 [12/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2533 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2534 [13/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2534 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2535 [14/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2535 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2536 [15/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2536 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2537 [16/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2537 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2538 [17/17] (8.46ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2538 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 8.46> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.99>
ST_79 : Operation 2539 [1/2] (2.89ns)   --->   "%tmp_7_5_3 = fptrunc double %tmp_6_5_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2539 'fptrunc' 'tmp_7_5_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 2540 [1/1] (0.00ns)   --->   "%V_addr_43 = getelementptr [64 x float]* %V, i64 0, i64 43" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2540 'getelementptr' 'V_addr_43' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2541 [1/1] (0.67ns)   --->   "store float %tmp_7_5_3, float* %V_addr_43, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2541 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 2542 [2/2] (2.89ns)   --->   "%tmp_7_5_4 = fptrunc double %tmp_6_5_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2542 'fptrunc' 'tmp_7_5_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 2543 [1/17] (7.99ns)   --->   "%tmp_6_5_6 = fdiv double 1.000000e+00, %tmp_5_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2543 'ddiv' 'tmp_6_5_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2544 [2/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2544 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2545 [3/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2545 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2546 [4/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2546 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2547 [5/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2547 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2548 [6/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2548 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2549 [7/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2549 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2550 [8/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2550 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2551 [9/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2551 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2552 [10/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2552 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2553 [11/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2553 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2554 [12/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2554 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2555 [13/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2555 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2556 [14/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2556 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2557 [15/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2557 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2558 [16/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2558 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.99>
ST_80 : Operation 2559 [1/2] (2.89ns)   --->   "%tmp_7_5_4 = fptrunc double %tmp_6_5_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2559 'fptrunc' 'tmp_7_5_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 2560 [1/1] (0.00ns)   --->   "%V_addr_44 = getelementptr [64 x float]* %V, i64 0, i64 44" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2560 'getelementptr' 'V_addr_44' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2561 [1/1] (0.67ns)   --->   "store float %tmp_7_5_4, float* %V_addr_44, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2561 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 2562 [2/2] (2.89ns)   --->   "%tmp_7_5_6 = fptrunc double %tmp_6_5_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2562 'fptrunc' 'tmp_7_5_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 2563 [1/17] (7.99ns)   --->   "%tmp_6_5_7 = fdiv double 1.000000e+00, %tmp_5_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2563 'ddiv' 'tmp_6_5_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2564 [2/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2564 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2565 [3/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2565 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2566 [4/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2566 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2567 [5/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2567 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2568 [6/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2568 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2569 [7/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2569 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2570 [8/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2570 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2571 [9/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2571 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2572 [10/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2572 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2573 [11/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2573 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2574 [12/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2574 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2575 [13/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2575 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2576 [14/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2576 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2577 [15/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2577 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.99>
ST_81 : Operation 2578 [1/2] (2.89ns)   --->   "%tmp_7_5_6 = fptrunc double %tmp_6_5_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2578 'fptrunc' 'tmp_7_5_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 2579 [1/1] (0.00ns)   --->   "%V_addr_46 = getelementptr [64 x float]* %V, i64 0, i64 46" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2579 'getelementptr' 'V_addr_46' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2580 [1/1] (0.67ns)   --->   "store float %tmp_7_5_6, float* %V_addr_46, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2580 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 2581 [2/2] (2.89ns)   --->   "%tmp_7_5_7 = fptrunc double %tmp_6_5_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2581 'fptrunc' 'tmp_7_5_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 2582 [1/17] (7.99ns)   --->   "%tmp_6_6 = fdiv double 1.000000e+00, %tmp_5_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2582 'ddiv' 'tmp_6_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2583 [2/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2583 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2584 [3/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2584 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2585 [4/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2585 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2586 [5/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2586 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2587 [6/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2587 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2588 [7/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2588 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2589 [8/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2589 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2590 [9/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2590 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2591 [10/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2591 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2592 [11/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2592 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2593 [12/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2593 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2594 [13/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2594 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2595 [14/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2595 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.99>
ST_82 : Operation 2596 [1/2] (2.89ns)   --->   "%tmp_7_5_7 = fptrunc double %tmp_6_5_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2596 'fptrunc' 'tmp_7_5_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 2597 [1/1] (0.00ns)   --->   "%V_addr_47 = getelementptr [64 x float]* %V, i64 0, i64 47" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2597 'getelementptr' 'V_addr_47' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2598 [1/1] (0.67ns)   --->   "store float %tmp_7_5_7, float* %V_addr_47, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2598 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 2599 [2/2] (2.89ns)   --->   "%tmp_7_6 = fptrunc double %tmp_6_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2599 'fptrunc' 'tmp_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 2600 [1/17] (7.99ns)   --->   "%tmp_6_6_1 = fdiv double 1.000000e+00, %tmp_5_6_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2600 'ddiv' 'tmp_6_6_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2601 [2/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2601 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2602 [3/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2602 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2603 [4/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2603 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2604 [5/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2604 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2605 [6/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2605 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2606 [7/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2606 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2607 [8/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2607 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2608 [9/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2608 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2609 [10/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2609 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2610 [11/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2610 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2611 [12/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2611 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2612 [13/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2612 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.99>
ST_83 : Operation 2613 [1/2] (2.89ns)   --->   "%tmp_7_6 = fptrunc double %tmp_6_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2613 'fptrunc' 'tmp_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 2614 [1/1] (0.00ns)   --->   "%V_addr_48 = getelementptr [64 x float]* %V, i64 0, i64 48" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2614 'getelementptr' 'V_addr_48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2615 [1/1] (0.67ns)   --->   "store float %tmp_7_6, float* %V_addr_48, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2615 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 2616 [2/2] (2.89ns)   --->   "%tmp_7_6_1 = fptrunc double %tmp_6_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2616 'fptrunc' 'tmp_7_6_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 2617 [1/17] (7.99ns)   --->   "%tmp_6_6_2 = fdiv double 1.000000e+00, %tmp_5_6_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2617 'ddiv' 'tmp_6_6_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2618 [2/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2618 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2619 [3/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2619 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2620 [4/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2620 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2621 [5/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2621 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2622 [6/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2622 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2623 [7/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2623 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2624 [8/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2624 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2625 [9/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2625 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2626 [10/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2626 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2627 [11/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2627 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2628 [12/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2628 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.99>
ST_84 : Operation 2629 [1/2] (2.89ns)   --->   "%tmp_7_6_1 = fptrunc double %tmp_6_6_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2629 'fptrunc' 'tmp_7_6_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 2630 [1/1] (0.00ns)   --->   "%V_addr_49 = getelementptr [64 x float]* %V, i64 0, i64 49" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2630 'getelementptr' 'V_addr_49' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2631 [1/1] (0.67ns)   --->   "store float %tmp_7_6_1, float* %V_addr_49, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2631 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_84 : Operation 2632 [2/2] (2.89ns)   --->   "%tmp_7_6_2 = fptrunc double %tmp_6_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2632 'fptrunc' 'tmp_7_6_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 2633 [1/17] (7.99ns)   --->   "%tmp_6_6_3 = fdiv double 1.000000e+00, %tmp_5_6_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2633 'ddiv' 'tmp_6_6_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2634 [2/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2634 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2635 [3/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2635 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2636 [4/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2636 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2637 [5/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2637 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2638 [6/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2638 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2639 [7/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2639 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2640 [8/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2640 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2641 [9/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2641 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2642 [10/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2642 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2643 [11/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2643 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.99>
ST_85 : Operation 2644 [1/2] (2.89ns)   --->   "%tmp_7_6_2 = fptrunc double %tmp_6_6_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2644 'fptrunc' 'tmp_7_6_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 2645 [1/1] (0.00ns)   --->   "%V_addr_50 = getelementptr [64 x float]* %V, i64 0, i64 50" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2645 'getelementptr' 'V_addr_50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2646 [1/1] (0.67ns)   --->   "store float %tmp_7_6_2, float* %V_addr_50, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2646 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 2647 [2/2] (2.89ns)   --->   "%tmp_7_6_3 = fptrunc double %tmp_6_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2647 'fptrunc' 'tmp_7_6_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 2648 [1/17] (7.99ns)   --->   "%tmp_6_6_4 = fdiv double 1.000000e+00, %tmp_5_6_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2648 'ddiv' 'tmp_6_6_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2649 [2/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2649 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2650 [3/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2650 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2651 [4/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2651 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2652 [5/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2652 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2653 [6/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2653 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2654 [7/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2654 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2655 [8/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2655 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2656 [9/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2656 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2657 [10/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2657 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.99>
ST_86 : Operation 2658 [1/2] (2.89ns)   --->   "%tmp_7_6_3 = fptrunc double %tmp_6_6_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2658 'fptrunc' 'tmp_7_6_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 2659 [1/1] (0.00ns)   --->   "%V_addr_51 = getelementptr [64 x float]* %V, i64 0, i64 51" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2659 'getelementptr' 'V_addr_51' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2660 [1/1] (0.67ns)   --->   "store float %tmp_7_6_3, float* %V_addr_51, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2660 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 2661 [2/2] (2.89ns)   --->   "%tmp_7_6_4 = fptrunc double %tmp_6_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2661 'fptrunc' 'tmp_7_6_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 2662 [1/17] (7.99ns)   --->   "%tmp_6_6_5 = fdiv double 1.000000e+00, %tmp_5_6_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2662 'ddiv' 'tmp_6_6_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2663 [2/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2663 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2664 [3/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2664 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2665 [4/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2665 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2666 [5/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2666 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2667 [6/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2667 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2668 [7/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2668 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2669 [8/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2669 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2670 [9/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2670 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.99>
ST_87 : Operation 2671 [1/2] (2.89ns)   --->   "%tmp_7_6_4 = fptrunc double %tmp_6_6_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2671 'fptrunc' 'tmp_7_6_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 2672 [1/1] (0.00ns)   --->   "%V_addr_52 = getelementptr [64 x float]* %V, i64 0, i64 52" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2672 'getelementptr' 'V_addr_52' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2673 [1/1] (0.67ns)   --->   "store float %tmp_7_6_4, float* %V_addr_52, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2673 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 2674 [2/2] (2.89ns)   --->   "%tmp_7_6_5 = fptrunc double %tmp_6_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2674 'fptrunc' 'tmp_7_6_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 2675 [1/17] (7.99ns)   --->   "%tmp_6_6_7 = fdiv double 1.000000e+00, %tmp_5_6_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2675 'ddiv' 'tmp_6_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2676 [2/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2676 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2677 [3/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2677 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2678 [4/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2678 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2679 [5/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2679 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2680 [6/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2680 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2681 [7/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2681 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2682 [8/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2682 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.99>
ST_88 : Operation 2683 [1/2] (2.89ns)   --->   "%tmp_7_6_5 = fptrunc double %tmp_6_6_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2683 'fptrunc' 'tmp_7_6_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 2684 [1/1] (0.00ns)   --->   "%V_addr_53 = getelementptr [64 x float]* %V, i64 0, i64 53" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2684 'getelementptr' 'V_addr_53' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2685 [1/1] (0.67ns)   --->   "store float %tmp_7_6_5, float* %V_addr_53, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2685 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 2686 [2/2] (2.89ns)   --->   "%tmp_7_6_7 = fptrunc double %tmp_6_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2686 'fptrunc' 'tmp_7_6_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 2687 [1/17] (7.99ns)   --->   "%tmp_6_7 = fdiv double 1.000000e+00, %tmp_5_7" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2687 'ddiv' 'tmp_6_7' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2688 [2/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2688 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2689 [3/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2689 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2690 [4/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2690 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2691 [5/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2691 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2692 [6/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2692 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2693 [7/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2693 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.99>
ST_89 : Operation 2694 [1/2] (2.89ns)   --->   "%tmp_7_6_7 = fptrunc double %tmp_6_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2694 'fptrunc' 'tmp_7_6_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 2695 [1/1] (0.00ns)   --->   "%V_addr_55 = getelementptr [64 x float]* %V, i64 0, i64 55" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2695 'getelementptr' 'V_addr_55' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2696 [1/1] (0.67ns)   --->   "store float %tmp_7_6_7, float* %V_addr_55, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2696 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 2697 [2/2] (2.89ns)   --->   "%tmp_7_7 = fptrunc double %tmp_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2697 'fptrunc' 'tmp_7_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 2698 [1/17] (7.99ns)   --->   "%tmp_6_7_1 = fdiv double 1.000000e+00, %tmp_5_7_1" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2698 'ddiv' 'tmp_6_7_1' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2699 [2/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2699 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2700 [3/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2700 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2701 [4/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2701 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2702 [5/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2702 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2703 [6/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2703 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.99>
ST_90 : Operation 2704 [1/2] (2.89ns)   --->   "%tmp_7_7 = fptrunc double %tmp_6_7 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2704 'fptrunc' 'tmp_7_7' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 2705 [1/1] (0.00ns)   --->   "%V_addr_56 = getelementptr [64 x float]* %V, i64 0, i64 56" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2705 'getelementptr' 'V_addr_56' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2706 [1/1] (0.67ns)   --->   "store float %tmp_7_7, float* %V_addr_56, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2706 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 2707 [2/2] (2.89ns)   --->   "%tmp_7_7_1 = fptrunc double %tmp_6_7_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2707 'fptrunc' 'tmp_7_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 2708 [1/17] (7.99ns)   --->   "%tmp_6_7_2 = fdiv double 1.000000e+00, %tmp_5_7_2" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2708 'ddiv' 'tmp_6_7_2' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2709 [2/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2709 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2710 [3/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2710 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2711 [4/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2711 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2712 [5/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2712 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.99>
ST_91 : Operation 2713 [1/2] (2.89ns)   --->   "%tmp_7_7_1 = fptrunc double %tmp_6_7_1 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2713 'fptrunc' 'tmp_7_7_1' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 2714 [1/1] (0.00ns)   --->   "%V_addr_57 = getelementptr [64 x float]* %V, i64 0, i64 57" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2714 'getelementptr' 'V_addr_57' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2715 [1/1] (0.67ns)   --->   "store float %tmp_7_7_1, float* %V_addr_57, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2715 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 2716 [2/2] (2.89ns)   --->   "%tmp_7_7_2 = fptrunc double %tmp_6_7_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2716 'fptrunc' 'tmp_7_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 2717 [1/17] (7.99ns)   --->   "%tmp_6_7_3 = fdiv double 1.000000e+00, %tmp_5_7_3" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2717 'ddiv' 'tmp_6_7_3' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2718 [2/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2718 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2719 [3/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2719 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2720 [4/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2720 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.99>
ST_92 : Operation 2721 [1/2] (2.89ns)   --->   "%tmp_7_7_2 = fptrunc double %tmp_6_7_2 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2721 'fptrunc' 'tmp_7_7_2' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 2722 [1/1] (0.00ns)   --->   "%V_addr_58 = getelementptr [64 x float]* %V, i64 0, i64 58" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2722 'getelementptr' 'V_addr_58' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2723 [1/1] (0.67ns)   --->   "store float %tmp_7_7_2, float* %V_addr_58, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2723 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 2724 [2/2] (2.89ns)   --->   "%tmp_7_7_3 = fptrunc double %tmp_6_7_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2724 'fptrunc' 'tmp_7_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 2725 [1/17] (7.99ns)   --->   "%tmp_6_7_4 = fdiv double 1.000000e+00, %tmp_5_7_4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2725 'ddiv' 'tmp_6_7_4' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2726 [2/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2726 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2727 [3/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2727 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.99>
ST_93 : Operation 2728 [1/2] (2.89ns)   --->   "%tmp_7_7_3 = fptrunc double %tmp_6_7_3 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2728 'fptrunc' 'tmp_7_7_3' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 2729 [1/1] (0.00ns)   --->   "%V_addr_59 = getelementptr [64 x float]* %V, i64 0, i64 59" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2729 'getelementptr' 'V_addr_59' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2730 [1/1] (0.67ns)   --->   "store float %tmp_7_7_3, float* %V_addr_59, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2730 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 2731 [2/2] (2.89ns)   --->   "%tmp_7_7_4 = fptrunc double %tmp_6_7_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2731 'fptrunc' 'tmp_7_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 2732 [1/17] (7.99ns)   --->   "%tmp_6_7_5 = fdiv double 1.000000e+00, %tmp_5_7_5" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2732 'ddiv' 'tmp_6_7_5' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2733 [2/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2733 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.99>
ST_94 : Operation 2734 [1/2] (2.89ns)   --->   "%tmp_7_7_4 = fptrunc double %tmp_6_7_4 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2734 'fptrunc' 'tmp_7_7_4' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 2735 [1/1] (0.00ns)   --->   "%V_addr_60 = getelementptr [64 x float]* %V, i64 0, i64 60" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2735 'getelementptr' 'V_addr_60' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2736 [1/1] (0.67ns)   --->   "store float %tmp_7_7_4, float* %V_addr_60, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2736 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 2737 [2/2] (2.89ns)   --->   "%tmp_7_7_5 = fptrunc double %tmp_6_7_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2737 'fptrunc' 'tmp_7_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 2738 [1/17] (7.99ns)   --->   "%tmp_6_7_6 = fdiv double 1.000000e+00, %tmp_5_7_6" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2738 'ddiv' 'tmp_6_7_6' <Predicate = true> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.56>
ST_95 : Operation 2739 [1/2] (2.89ns)   --->   "%tmp_7_7_5 = fptrunc double %tmp_6_7_5 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2739 'fptrunc' 'tmp_7_7_5' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 2740 [1/1] (0.00ns)   --->   "%V_addr_61 = getelementptr [64 x float]* %V, i64 0, i64 61" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2740 'getelementptr' 'V_addr_61' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2741 [1/1] (0.67ns)   --->   "store float %tmp_7_7_5, float* %V_addr_61, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2741 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 2742 [2/2] (2.89ns)   --->   "%tmp_7_7_6 = fptrunc double %tmp_6_7_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2742 'fptrunc' 'tmp_7_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.56>
ST_96 : Operation 2743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U) nounwind, !map !13"   --->   Operation 2743 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2744 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %l) nounwind, !map !19"   --->   Operation 2744 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2745 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !25"   --->   Operation 2745 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hnn_fpga_str) nounwind"   --->   Operation 2746 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2747 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:8]   --->   Operation 2747 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2748 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:8]   --->   Operation 2748 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2749 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:9]   --->   Operation 2749 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2750 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %U, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:10]   --->   Operation 2750 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2751 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:10]   --->   Operation 2751 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:11]   --->   Operation 2752 'specinterface' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2753 [1/2] (2.89ns)   --->   "%tmp_7_7_6 = fptrunc double %tmp_6_7_6 to float" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2753 'fptrunc' 'tmp_7_7_6' <Predicate = true> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 2754 [1/1] (0.00ns)   --->   "%V_addr_62 = getelementptr [64 x float]* %V, i64 0, i64 62" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2754 'getelementptr' 'V_addr_62' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2755 [1/1] (0.67ns)   --->   "store float %tmp_7_7_6, float* %V_addr_62, align 4" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:25]   --->   Operation 2755 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 2756 [1/1] (0.00ns)   --->   "ret void" [../../../hnn_fpga/codegen/lib/hnn_fpga/hnn_fpga.c:29]   --->   Operation 2756 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ U]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
U_addr             (getelementptr) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l_read             (read         ) [ 0001111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
U_load             (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25       (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25           (xor          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_1           (getelementptr) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_1     (bitcast      ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_1           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_2     (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_1         (xor          ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_2           (getelementptr) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_1          (fmul         ) [ 0000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_3     (bitcast      ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_2           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_4     (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_2         (xor          ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_3           (getelementptr) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_2          (fmul         ) [ 0000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_5     (bitcast      ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_3           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_6     (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_3         (xor          ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_4           (getelementptr) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_1          (fpext        ) [ 0000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_3          (fmul         ) [ 0000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_7     (bitcast      ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_4           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_8     (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_4         (xor          ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_5           (getelementptr) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_2          (fpext        ) [ 0000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_4          (fmul         ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_9     (bitcast      ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_5           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_10    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_5         (xor          ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_6           (getelementptr) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_3          (fpext        ) [ 0000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_5          (fmul         ) [ 0000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_11    (bitcast      ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_6           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_12    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_6         (xor          ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_7           (getelementptr) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_4          (fpext        ) [ 0000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_6          (fmul         ) [ 0000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_13    (bitcast      ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_7           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_14    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_7         (xor          ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_8           (getelementptr) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_5          (fpext        ) [ 0000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_0_7          (fmul         ) [ 0000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_15    (bitcast      ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_8           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_16    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_8         (xor          ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_9           (getelementptr) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_6          (fpext        ) [ 0000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (fmul         ) [ 0000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_17    (bitcast      ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_9           (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_18    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_9         (xor          ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_10          (getelementptr) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_0_7          (fpext        ) [ 0000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_2          (fmul         ) [ 0000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_19    (bitcast      ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_10          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_20    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_10        (xor          ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_11          (getelementptr) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1            (fpext        ) [ 0000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_3          (fmul         ) [ 0000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_21    (bitcast      ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_11          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_22    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_11        (xor          ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_12          (getelementptr) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_2          (fpext        ) [ 0000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_4          (fmul         ) [ 0000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_23    (bitcast      ) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_12          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_24    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_12        (xor          ) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_13          (getelementptr) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_3          (fpext        ) [ 0000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_5          (fmul         ) [ 0000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_25    (bitcast      ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_13          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_26    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_13        (xor          ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_14          (getelementptr) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_4          (fpext        ) [ 0000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_6          (fmul         ) [ 0000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_27    (bitcast      ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_14          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_28    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_14        (xor          ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_15          (getelementptr) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_1          (dexp         ) [ 0000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_5          (fpext        ) [ 0000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1_7          (fmul         ) [ 0000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_29    (bitcast      ) [ 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_15          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_30    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_15        (xor          ) [ 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_16          (getelementptr) [ 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_2          (dexp         ) [ 0000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_6          (fpext        ) [ 0000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2            (fmul         ) [ 0000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_31    (bitcast      ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_16          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_32    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_16        (xor          ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_17          (getelementptr) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_3          (dexp         ) [ 0000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1_7          (fpext        ) [ 0000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_1          (fmul         ) [ 0000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_33    (bitcast      ) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_17          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_34    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_17        (xor          ) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_18          (getelementptr) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_4          (dexp         ) [ 0000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2            (fpext        ) [ 0000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_3          (fmul         ) [ 0000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_35    (bitcast      ) [ 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_18          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_36    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_18        (xor          ) [ 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_19          (getelementptr) [ 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_5          (dexp         ) [ 0000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_1          (fpext        ) [ 0000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_4          (fmul         ) [ 0000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_37    (bitcast      ) [ 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_19          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_38    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_19        (xor          ) [ 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_20          (getelementptr) [ 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_1          (dadd         ) [ 0000000000000000000000011111111111111111000000000000000000000000000000000000000000000000000000000]
tmp_4_0_6          (dexp         ) [ 0000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_3          (fpext        ) [ 0000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_5          (fmul         ) [ 0000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_39    (bitcast      ) [ 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_20          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_40    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_20        (xor          ) [ 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_21          (getelementptr) [ 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_2          (dadd         ) [ 0000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000]
tmp_4_0_7          (dexp         ) [ 0000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_4          (fpext        ) [ 0000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_6          (fmul         ) [ 0000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_41    (bitcast      ) [ 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
U_load_21          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_42    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_21        (xor          ) [ 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_22          (getelementptr) [ 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_3          (dadd         ) [ 0000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000]
tmp_4_1            (dexp         ) [ 0000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_5          (fpext        ) [ 0000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_2_2_7          (fmul         ) [ 0000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_43    (bitcast      ) [ 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
U_load_22          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_44    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_22        (xor          ) [ 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_23          (getelementptr) [ 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_4          (dadd         ) [ 0000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000000000]
tmp_4_1_2          (dexp         ) [ 0000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_6          (fpext        ) [ 0000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000]
tmp_2_3            (fmul         ) [ 0000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_45    (bitcast      ) [ 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
U_load_23          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_46    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_23        (xor          ) [ 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_24          (getelementptr) [ 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_5          (dadd         ) [ 0000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000]
tmp_4_1_3          (dexp         ) [ 0000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2_7          (fpext        ) [ 0000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000]
tmp_2_3_1          (fmul         ) [ 0000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_47    (bitcast      ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
U_load_24          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_48    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_24        (xor          ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
U_addr_25          (getelementptr) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_6          (dadd         ) [ 0000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000]
tmp_4_1_4          (dexp         ) [ 0000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3            (fpext        ) [ 0000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000]
tmp_2_3_2          (fmul         ) [ 0000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_49    (bitcast      ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
U_load_25          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_50    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_25        (xor          ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
U_addr_26          (getelementptr) [ 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_7          (dadd         ) [ 0000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000000]
tmp_4_1_5          (dexp         ) [ 0000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_1          (fpext        ) [ 0000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000]
tmp_2_3_4          (fmul         ) [ 0000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_51    (bitcast      ) [ 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
U_load_26          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_52    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_26        (xor          ) [ 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
U_addr_27          (getelementptr) [ 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1            (dadd         ) [ 0000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000]
tmp_4_1_6          (dexp         ) [ 0000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_2          (fpext        ) [ 0000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000]
tmp_2_3_5          (fmul         ) [ 0000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_53    (bitcast      ) [ 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
U_load_27          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_54    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_27        (xor          ) [ 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
U_addr_28          (getelementptr) [ 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_2          (dadd         ) [ 0000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000]
tmp_4_1_7          (dexp         ) [ 0000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_4          (fpext        ) [ 0000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000]
tmp_2_3_6          (fmul         ) [ 0000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_55    (bitcast      ) [ 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
U_load_28          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_56    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_28        (xor          ) [ 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
U_addr_29          (getelementptr) [ 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_3          (dadd         ) [ 0000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000]
tmp_4_2            (dexp         ) [ 0000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_3_3_5          (fpext        ) [ 0000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000]
tmp_2_3_7          (fmul         ) [ 0000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_57    (bitcast      ) [ 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
U_load_29          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_58    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_29        (xor          ) [ 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
U_addr_30          (getelementptr) [ 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_4          (dadd         ) [ 0000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000]
tmp_4_2_1          (dexp         ) [ 0000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000]
tmp_3_3_6          (fpext        ) [ 0000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000]
tmp_2_4            (fmul         ) [ 0000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_59    (bitcast      ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
U_load_30          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_60    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_30        (xor          ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
U_addr_31          (getelementptr) [ 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
V_addr             (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_5          (dadd         ) [ 0000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000]
tmp_4_2_3          (dexp         ) [ 0000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
tmp_3_3_7          (fpext        ) [ 0000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000]
tmp_2_4_1          (fmul         ) [ 0000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_61    (bitcast      ) [ 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
U_load_31          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_62    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_31        (xor          ) [ 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
U_addr_32          (getelementptr) [ 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
V_addr_9           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_6          (dadd         ) [ 0000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000]
tmp_4_2_4          (dexp         ) [ 0000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
tmp_3_4            (fpext        ) [ 0000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000]
tmp_2_4_2          (fmul         ) [ 0000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_63    (bitcast      ) [ 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
U_load_32          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_64    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_32        (xor          ) [ 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
U_addr_33          (getelementptr) [ 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_7          (dadd         ) [ 0000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000]
V_addr_18          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_2_5          (dexp         ) [ 0000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000]
tmp_3_4_1          (fpext        ) [ 0000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000]
tmp_2_4_3          (fmul         ) [ 0000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_65    (bitcast      ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
U_load_33          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_66    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_33        (xor          ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
U_addr_34          (getelementptr) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_5_2            (dadd         ) [ 0000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000]
tmp_4_2_6          (dexp         ) [ 0000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
V_addr_27          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4_2          (fpext        ) [ 0000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000]
tmp_2_4_5          (fmul         ) [ 0000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_67    (bitcast      ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
U_load_34          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_68    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_34        (xor          ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
U_addr_35          (getelementptr) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_5_2_1          (dadd         ) [ 0000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000]
tmp_4_2_7          (dexp         ) [ 0000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000]
tmp_3_4_3          (fpext        ) [ 0000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000]
V_addr_36          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4_6          (fmul         ) [ 0000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_69    (bitcast      ) [ 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
U_load_35          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_70    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_35        (xor          ) [ 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
U_addr_36          (getelementptr) [ 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
tmp_5_2_3          (dadd         ) [ 0000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000]
tmp_4_3            (dexp         ) [ 0000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_3_4_5          (fpext        ) [ 0000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000]
tmp_2_4_7          (fmul         ) [ 0000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000]
bitcast_ln25_71    (bitcast      ) [ 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
U_load_36          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_72    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_36        (xor          ) [ 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
U_addr_37          (getelementptr) [ 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
V_addr_45          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_1          (ddiv         ) [ 0000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
tmp_5_2_4          (dadd         ) [ 0000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000]
tmp_4_3_1          (dexp         ) [ 0000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
tmp_3_4_6          (fpext        ) [ 0000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000]
tmp_2_5            (fmul         ) [ 0000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
bitcast_ln25_73    (bitcast      ) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
U_load_37          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_74    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_37        (xor          ) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
U_addr_38          (getelementptr) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
V_addr_54          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_2          (ddiv         ) [ 0000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
tmp_5_2_5          (dadd         ) [ 0000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000]
tmp_4_3_2          (dexp         ) [ 0000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
tmp_3_4_7          (fpext        ) [ 0000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000]
tmp_2_5_1          (fmul         ) [ 0000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
bitcast_ln25_75    (bitcast      ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
U_load_38          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_76    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_38        (xor          ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
U_addr_39          (getelementptr) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
V_addr_63          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_0_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_1           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_3          (ddiv         ) [ 0000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
tmp_5_2_6          (dadd         ) [ 0000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000]
tmp_4_3_4          (dexp         ) [ 0000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
tmp_3_5            (fpext        ) [ 0000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000]
tmp_2_5_2          (fmul         ) [ 0000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
bitcast_ln25_77    (bitcast      ) [ 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
U_load_39          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_78    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_39        (xor          ) [ 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
U_addr_40          (getelementptr) [ 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
tmp_7_0_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_2           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_4          (ddiv         ) [ 0000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
tmp_5_2_7          (dadd         ) [ 0000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000]
tmp_4_3_5          (dexp         ) [ 0000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
tmp_3_5_1          (fpext        ) [ 0000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000]
tmp_2_5_3          (fmul         ) [ 0000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
bitcast_ln25_79    (bitcast      ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
U_load_40          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_80    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_40        (xor          ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
U_addr_41          (getelementptr) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp_7_0_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_3           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_5          (ddiv         ) [ 0000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000]
tmp_5_3            (dadd         ) [ 0000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000]
tmp_4_3_6          (dexp         ) [ 0000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_3_5_2          (fpext        ) [ 0000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000]
tmp_2_5_4          (fmul         ) [ 0000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000]
bitcast_ln25_81    (bitcast      ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
U_load_41          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_82    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_41        (xor          ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
U_addr_42          (getelementptr) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
tmp_7_0_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_4           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_6          (ddiv         ) [ 0000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
tmp_5_3_1          (dadd         ) [ 0000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000]
tmp_4_3_7          (dexp         ) [ 0000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
tmp_3_5_3          (fpext        ) [ 0000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000]
tmp_2_5_6          (fmul         ) [ 0000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
bitcast_ln25_83    (bitcast      ) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
U_load_42          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_84    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_42        (xor          ) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
U_addr_43          (getelementptr) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
tmp_7_0_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_5           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_0_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000]
tmp_5_3_2          (dadd         ) [ 0000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000]
tmp_4_4            (dexp         ) [ 0000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
tmp_3_5_4          (fpext        ) [ 0000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000]
tmp_2_5_7          (fmul         ) [ 0000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000]
bitcast_ln25_85    (bitcast      ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
U_load_43          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_86    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_43        (xor          ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
U_addr_44          (getelementptr) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
tmp_7_0_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_6           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1            (ddiv         ) [ 0000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
tmp_5_3_4          (dadd         ) [ 0000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000]
tmp_4_4_1          (dexp         ) [ 0000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
tmp_3_5_6          (fpext        ) [ 0000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000]
tmp_2_6            (fmul         ) [ 0000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
bitcast_ln25_87    (bitcast      ) [ 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
U_load_44          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_88    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_44        (xor          ) [ 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
U_addr_45          (getelementptr) [ 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_7_0_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_7           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_2          (ddiv         ) [ 0000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
tmp_5_3_5          (dadd         ) [ 0000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000]
tmp_4_4_2          (dexp         ) [ 0000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000]
tmp_3_5_7          (fpext        ) [ 0000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000]
tmp_2_6_1          (fmul         ) [ 0000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
bitcast_ln25_89    (bitcast      ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
U_load_45          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_90    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_45        (xor          ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
U_addr_46          (getelementptr) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
tmp_7_1            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_8           (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_3          (ddiv         ) [ 0000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000]
tmp_5_3_6          (dadd         ) [ 0000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000]
tmp_4_4_3          (dexp         ) [ 0000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
tmp_3_6            (fpext        ) [ 0000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000]
tmp_2_6_2          (fmul         ) [ 0000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000]
bitcast_ln25_91    (bitcast      ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
U_load_46          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_92    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_46        (xor          ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
U_addr_47          (getelementptr) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
tmp_7_1_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_10          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_4          (ddiv         ) [ 0000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000]
tmp_5_3_7          (dadd         ) [ 0000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000]
tmp_4_4_5          (dexp         ) [ 0000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000]
tmp_3_6_1          (fpext        ) [ 0000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000]
tmp_2_6_3          (fmul         ) [ 0000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000]
bitcast_ln25_93    (bitcast      ) [ 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
U_load_47          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_94    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_47        (xor          ) [ 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
U_addr_48          (getelementptr) [ 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
tmp_7_1_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_11          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_5          (ddiv         ) [ 0000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
tmp_5_4            (dadd         ) [ 0000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000]
tmp_4_4_6          (dexp         ) [ 0000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000]
tmp_3_6_2          (fpext        ) [ 0000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000]
tmp_2_6_4          (fmul         ) [ 0000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
bitcast_ln25_95    (bitcast      ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
U_load_48          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_96    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_48        (xor          ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
U_addr_49          (getelementptr) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_7_1_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_12          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_6          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000]
tmp_5_4_1          (dadd         ) [ 0000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000]
tmp_4_4_7          (dexp         ) [ 0000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_3_6_3          (fpext        ) [ 0000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000]
tmp_2_6_5          (fmul         ) [ 0000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000]
bitcast_ln25_97    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
U_load_49          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_98    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_49        (xor          ) [ 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
U_addr_50          (getelementptr) [ 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
tmp_7_1_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_13          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000]
tmp_5_4_2          (dadd         ) [ 0000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000]
tmp_4_5            (dexp         ) [ 0000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
tmp_3_6_4          (fpext        ) [ 0000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000]
tmp_2_6_7          (fmul         ) [ 0000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000]
bitcast_ln25_99    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
U_load_50          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_100   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_50        (xor          ) [ 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
U_addr_51          (getelementptr) [ 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
tmp_7_1_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_14          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2            (ddiv         ) [ 0000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
tmp_5_4_3          (dadd         ) [ 0000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000]
tmp_4_5_1          (dexp         ) [ 0000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_3_6_5          (fpext        ) [ 0000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000]
tmp_2_7            (fmul         ) [ 0000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
bitcast_ln25_101   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
U_load_51          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_102   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_51        (xor          ) [ 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
U_addr_52          (getelementptr) [ 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
tmp_7_1_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_15          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
tmp_5_4_5          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000]
tmp_4_5_2          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_3_6_7          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000]
tmp_2_7_1          (fmul         ) [ 0000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
bitcast_ln25_103   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
U_load_52          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_104   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_52        (xor          ) [ 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
U_addr_53          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
tmp_7_2            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_16          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_3          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
tmp_5_4_6          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000]
tmp_4_5_3          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
tmp_3_7            (fpext        ) [ 0000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000]
tmp_2_7_2          (fmul         ) [ 0000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
bitcast_ln25_105   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
U_load_53          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_106   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_53        (xor          ) [ 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
U_addr_54          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
tmp_7_2_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_17          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_4          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
tmp_5_4_7          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000]
tmp_4_5_4          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_3_7_1          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000]
tmp_2_7_3          (fmul         ) [ 0000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
bitcast_ln25_107   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
U_load_54          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_108   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_54        (xor          ) [ 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
U_addr_55          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp_7_2_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_19          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_5          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000]
tmp_5_5            (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000]
tmp_4_5_6          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_3_7_2          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000]
tmp_2_7_4          (fmul         ) [ 0000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000]
bitcast_ln25_109   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
U_load_55          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_110   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_55        (xor          ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
tmp_7_2_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_20          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_6          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
tmp_5_5_1          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000]
tmp_4_5_7          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
tmp_3_7_3          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000]
tmp_2_7_5          (fmul         ) [ 0000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
bitcast_ln25_111   (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_7_2_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_21          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_2_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000]
tmp_5_5_2          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000]
tmp_4_6            (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
tmp_3_7_4          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000]
tmp_2_7_6          (fmul         ) [ 0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000]
tmp_7_2_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_22          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3            (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000]
tmp_5_5_3          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000]
tmp_4_6_1          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
tmp_3_7_5          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000]
tmp_7_2_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_23          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000]
tmp_5_5_4          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
tmp_4_6_2          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
tmp_3_7_6          (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000]
tmp_7_3            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_24          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_2          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000]
tmp_5_5_6          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000]
tmp_4_6_3          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_7_3_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_25          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_4          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000]
tmp_5_5_7          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000]
tmp_4_6_4          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000]
tmp_7_3_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_26          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_5          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
tmp_5_6            (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000]
tmp_4_6_5          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
tmp_7_3_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_28          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_6          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000]
tmp_5_6_1          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000]
tmp_4_6_7          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
tmp_7_3_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_29          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_3_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000]
tmp_5_6_2          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000]
tmp_4_7            (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
tmp_7_3_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_30          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4            (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000]
tmp_5_6_3          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
tmp_4_7_1          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
tmp_7_3_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_31          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000]
tmp_5_6_4          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000]
tmp_4_7_2          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
tmp_7_4            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_32          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_2          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000]
tmp_5_6_5          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000]
tmp_4_7_3          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000]
tmp_7_4_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_33          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_3          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000]
tmp_5_6_7          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000]
tmp_4_7_4          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
tmp_7_4_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_34          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_5          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
tmp_5_7            (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000]
tmp_4_7_5          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
tmp_7_4_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_35          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_6          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000]
tmp_5_7_1          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000]
tmp_4_7_6          (dexp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000]
tmp_7_4_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_37          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_4_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
tmp_5_7_2          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000]
tmp_7_4_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_38          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5            (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000]
tmp_5_7_3          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000]
tmp_7_4_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_39          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000]
tmp_5_7_4          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000]
tmp_7_5            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_40          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_2          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
tmp_5_7_5          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000]
tmp_7_5_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_41          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_3          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000]
tmp_5_7_6          (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100]
tmp_7_5_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_42          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_4          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
tmp_7_5_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_43          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_6          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
tmp_7_5_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_44          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_5_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
tmp_7_5_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_46          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6            (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000]
tmp_7_5_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_47          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000]
tmp_7_6            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_48          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_2          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000]
tmp_7_6_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_49          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_3          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000]
tmp_7_6_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_50          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_4          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000]
tmp_7_6_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_51          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_5          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000]
tmp_7_6_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_52          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_6_7          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000]
tmp_7_6_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_53          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7            (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
tmp_7_6_7          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_55          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000]
tmp_7_7            (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_56          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_2          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
tmp_7_7_1          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_57          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_3          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000]
tmp_7_7_2          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_58          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_4          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
tmp_7_7_3          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_59          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_5          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
tmp_7_7_4          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_60          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_7_6          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_7_7_5          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_61          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (specmemcore  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln8  (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_2            (specmemcore  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln10 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_7_6          (fptrunc      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_62          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29           (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="U">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hnn_fpga_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="l_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="U_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_load/1 U_load_1/2 U_load_2/3 U_load_3/4 U_load_4/5 U_load_5/6 U_load_6/7 U_load_7/8 U_load_8/9 U_load_9/10 U_load_10/11 U_load_11/12 U_load_12/13 U_load_13/14 U_load_14/15 U_load_15/16 U_load_16/17 U_load_17/18 U_load_18/19 U_load_19/20 U_load_20/21 U_load_21/22 U_load_22/23 U_load_23/24 U_load_24/25 U_load_25/26 U_load_26/27 U_load_27/28 U_load_28/29 U_load_29/30 U_load_30/31 U_load_31/32 U_load_32/33 U_load_33/34 U_load_34/35 U_load_35/36 U_load_36/37 U_load_37/38 U_load_38/39 U_load_39/40 U_load_40/41 U_load_41/42 U_load_42/43 U_load_43/44 U_load_44/45 U_load_45/46 U_load_46/47 U_load_47/48 U_load_48/49 U_load_49/50 U_load_50/51 U_load_51/52 U_load_52/53 U_load_53/54 U_load_54/55 U_load_55/56 "/>
</bind>
</comp>

<comp id="188" class="1004" name="U_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="U_addr_2_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="U_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_3/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="U_addr_4_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_4/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="U_addr_5_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_5/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="U_addr_6_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_6/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="U_addr_7_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_7/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="U_addr_8_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_8/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="U_addr_9_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_9/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="U_addr_10_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_10/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="U_addr_11_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_11/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="U_addr_12_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_12/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="U_addr_13_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_13/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="U_addr_14_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_14/15 "/>
</bind>
</comp>

<comp id="314" class="1004" name="U_addr_15_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_15/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="U_addr_16_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_16/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="U_addr_17_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_17/18 "/>
</bind>
</comp>

<comp id="341" class="1004" name="U_addr_18_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_18/19 "/>
</bind>
</comp>

<comp id="350" class="1004" name="U_addr_19_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_19/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="U_addr_20_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_20/21 "/>
</bind>
</comp>

<comp id="368" class="1004" name="U_addr_21_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_21/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="U_addr_22_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_22/23 "/>
</bind>
</comp>

<comp id="386" class="1004" name="U_addr_23_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_23/24 "/>
</bind>
</comp>

<comp id="395" class="1004" name="U_addr_24_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_24/25 "/>
</bind>
</comp>

<comp id="404" class="1004" name="U_addr_25_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_25/26 "/>
</bind>
</comp>

<comp id="413" class="1004" name="U_addr_26_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_26/27 "/>
</bind>
</comp>

<comp id="422" class="1004" name="U_addr_27_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_27/28 "/>
</bind>
</comp>

<comp id="431" class="1004" name="U_addr_28_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_28/29 "/>
</bind>
</comp>

<comp id="440" class="1004" name="U_addr_29_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_29/30 "/>
</bind>
</comp>

<comp id="449" class="1004" name="U_addr_30_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_30/31 "/>
</bind>
</comp>

<comp id="458" class="1004" name="U_addr_31_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_31/32 "/>
</bind>
</comp>

<comp id="467" class="1004" name="V_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/33 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/33 store_ln23/34 store_ln23/35 store_ln23/36 store_ln23/37 store_ln23/38 store_ln23/39 store_ln23/40 store_ln25/41 store_ln25/42 store_ln25/43 store_ln25/44 store_ln25/45 store_ln25/46 store_ln25/47 store_ln25/48 store_ln25/49 store_ln25/50 store_ln25/51 store_ln25/52 store_ln25/53 store_ln25/54 store_ln25/55 store_ln25/56 store_ln25/57 store_ln25/58 store_ln25/59 store_ln25/60 store_ln25/61 store_ln25/62 store_ln25/63 store_ln25/64 store_ln25/65 store_ln25/66 store_ln25/67 store_ln25/68 store_ln25/69 store_ln25/70 store_ln25/71 store_ln25/72 store_ln25/73 store_ln25/74 store_ln25/75 store_ln25/76 store_ln25/77 store_ln25/78 store_ln25/79 store_ln25/80 store_ln25/81 store_ln25/82 store_ln25/83 store_ln25/84 store_ln25/85 store_ln25/86 store_ln25/87 store_ln25/88 store_ln25/89 store_ln25/90 store_ln25/91 store_ln25/92 store_ln25/93 store_ln25/94 store_ln25/95 store_ln25/96 "/>
</bind>
</comp>

<comp id="482" class="1004" name="U_addr_32_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_32/33 "/>
</bind>
</comp>

<comp id="491" class="1004" name="V_addr_9_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_9/34 "/>
</bind>
</comp>

<comp id="500" class="1004" name="U_addr_33_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="7" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_33/34 "/>
</bind>
</comp>

<comp id="509" class="1004" name="V_addr_18_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_18/35 "/>
</bind>
</comp>

<comp id="518" class="1004" name="U_addr_34_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_34/35 "/>
</bind>
</comp>

<comp id="527" class="1004" name="V_addr_27_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_27/36 "/>
</bind>
</comp>

<comp id="536" class="1004" name="U_addr_35_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="7" slack="0"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_35/36 "/>
</bind>
</comp>

<comp id="545" class="1004" name="V_addr_36_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="0"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_36/37 "/>
</bind>
</comp>

<comp id="554" class="1004" name="U_addr_36_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_36/37 "/>
</bind>
</comp>

<comp id="563" class="1004" name="U_addr_37_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="7" slack="0"/>
<pin id="567" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_37/38 "/>
</bind>
</comp>

<comp id="572" class="1004" name="V_addr_45_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_45/38 "/>
</bind>
</comp>

<comp id="581" class="1004" name="U_addr_38_gep_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_38/39 "/>
</bind>
</comp>

<comp id="590" class="1004" name="V_addr_54_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="7" slack="0"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_54/39 "/>
</bind>
</comp>

<comp id="599" class="1004" name="U_addr_39_gep_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_39/40 "/>
</bind>
</comp>

<comp id="608" class="1004" name="V_addr_63_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_63/40 "/>
</bind>
</comp>

<comp id="617" class="1004" name="V_addr_1_gep_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_1/41 "/>
</bind>
</comp>

<comp id="626" class="1004" name="U_addr_40_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="7" slack="0"/>
<pin id="630" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_40/41 "/>
</bind>
</comp>

<comp id="635" class="1004" name="V_addr_2_gep_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="0" index="2" bw="3" slack="0"/>
<pin id="639" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_2/42 "/>
</bind>
</comp>

<comp id="644" class="1004" name="U_addr_41_gep_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_41/42 "/>
</bind>
</comp>

<comp id="653" class="1004" name="V_addr_3_gep_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="3" slack="0"/>
<pin id="657" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_3/43 "/>
</bind>
</comp>

<comp id="662" class="1004" name="U_addr_42_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_42/43 "/>
</bind>
</comp>

<comp id="671" class="1004" name="V_addr_4_gep_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_4/44 "/>
</bind>
</comp>

<comp id="680" class="1004" name="U_addr_43_gep_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_43/44 "/>
</bind>
</comp>

<comp id="689" class="1004" name="V_addr_5_gep_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_5/45 "/>
</bind>
</comp>

<comp id="698" class="1004" name="U_addr_44_gep_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_44/45 "/>
</bind>
</comp>

<comp id="707" class="1004" name="V_addr_6_gep_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="4" slack="0"/>
<pin id="711" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_6/46 "/>
</bind>
</comp>

<comp id="716" class="1004" name="U_addr_45_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="7" slack="0"/>
<pin id="720" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_45/46 "/>
</bind>
</comp>

<comp id="725" class="1004" name="V_addr_7_gep_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="4" slack="0"/>
<pin id="729" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_7/47 "/>
</bind>
</comp>

<comp id="734" class="1004" name="U_addr_46_gep_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_46/47 "/>
</bind>
</comp>

<comp id="743" class="1004" name="V_addr_8_gep_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="5" slack="0"/>
<pin id="747" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_8/48 "/>
</bind>
</comp>

<comp id="752" class="1004" name="U_addr_47_gep_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_47/48 "/>
</bind>
</comp>

<comp id="761" class="1004" name="V_addr_10_gep_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_10/49 "/>
</bind>
</comp>

<comp id="770" class="1004" name="U_addr_48_gep_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="0" index="2" bw="7" slack="0"/>
<pin id="774" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_48/49 "/>
</bind>
</comp>

<comp id="779" class="1004" name="V_addr_11_gep_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_11/50 "/>
</bind>
</comp>

<comp id="788" class="1004" name="U_addr_49_gep_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="7" slack="0"/>
<pin id="792" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_49/50 "/>
</bind>
</comp>

<comp id="797" class="1004" name="V_addr_12_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_12/51 "/>
</bind>
</comp>

<comp id="806" class="1004" name="U_addr_50_gep_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="0" index="2" bw="7" slack="0"/>
<pin id="810" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_50/51 "/>
</bind>
</comp>

<comp id="815" class="1004" name="V_addr_13_gep_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="0" index="2" bw="5" slack="0"/>
<pin id="819" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_13/52 "/>
</bind>
</comp>

<comp id="824" class="1004" name="U_addr_51_gep_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="7" slack="0"/>
<pin id="828" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_51/52 "/>
</bind>
</comp>

<comp id="833" class="1004" name="V_addr_14_gep_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="0" index="2" bw="5" slack="0"/>
<pin id="837" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_14/53 "/>
</bind>
</comp>

<comp id="842" class="1004" name="U_addr_52_gep_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="7" slack="0"/>
<pin id="846" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_52/53 "/>
</bind>
</comp>

<comp id="851" class="1004" name="V_addr_15_gep_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="5" slack="0"/>
<pin id="855" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_15/54 "/>
</bind>
</comp>

<comp id="860" class="1004" name="U_addr_53_gep_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="7" slack="0"/>
<pin id="864" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_53/54 "/>
</bind>
</comp>

<comp id="869" class="1004" name="V_addr_16_gep_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_16/55 "/>
</bind>
</comp>

<comp id="878" class="1004" name="U_addr_54_gep_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="7" slack="0"/>
<pin id="882" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_54/55 "/>
</bind>
</comp>

<comp id="887" class="1004" name="V_addr_17_gep_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="0" index="2" bw="6" slack="0"/>
<pin id="891" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_17/56 "/>
</bind>
</comp>

<comp id="896" class="1004" name="U_addr_55_gep_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="7" slack="0"/>
<pin id="900" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_55/56 "/>
</bind>
</comp>

<comp id="905" class="1004" name="V_addr_19_gep_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_19/57 "/>
</bind>
</comp>

<comp id="914" class="1004" name="V_addr_20_gep_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="6" slack="0"/>
<pin id="918" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_20/58 "/>
</bind>
</comp>

<comp id="923" class="1004" name="V_addr_21_gep_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_21/59 "/>
</bind>
</comp>

<comp id="932" class="1004" name="V_addr_22_gep_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_22/60 "/>
</bind>
</comp>

<comp id="941" class="1004" name="V_addr_23_gep_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="0" index="2" bw="6" slack="0"/>
<pin id="945" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_23/61 "/>
</bind>
</comp>

<comp id="950" class="1004" name="V_addr_24_gep_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="6" slack="0"/>
<pin id="954" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_24/62 "/>
</bind>
</comp>

<comp id="959" class="1004" name="V_addr_25_gep_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="0" index="2" bw="6" slack="0"/>
<pin id="963" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_25/63 "/>
</bind>
</comp>

<comp id="968" class="1004" name="V_addr_26_gep_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_26/64 "/>
</bind>
</comp>

<comp id="977" class="1004" name="V_addr_28_gep_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="6" slack="0"/>
<pin id="981" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_28/65 "/>
</bind>
</comp>

<comp id="986" class="1004" name="V_addr_29_gep_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="0" index="2" bw="6" slack="0"/>
<pin id="990" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_29/66 "/>
</bind>
</comp>

<comp id="995" class="1004" name="V_addr_30_gep_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_30/67 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="V_addr_31_gep_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_31/68 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="V_addr_32_gep_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="0" index="2" bw="7" slack="0"/>
<pin id="1017" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_32/69 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="V_addr_33_gep_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="0" index="2" bw="7" slack="0"/>
<pin id="1026" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_33/70 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="V_addr_34_gep_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="0" index="2" bw="7" slack="0"/>
<pin id="1035" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_34/71 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="V_addr_35_gep_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="7" slack="0"/>
<pin id="1044" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_35/72 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="V_addr_37_gep_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="0" index="2" bw="7" slack="0"/>
<pin id="1053" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_37/73 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="V_addr_38_gep_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="0" index="2" bw="7" slack="0"/>
<pin id="1062" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_38/74 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="V_addr_39_gep_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="0" index="2" bw="7" slack="0"/>
<pin id="1071" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_39/75 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="V_addr_40_gep_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="0" index="2" bw="7" slack="0"/>
<pin id="1080" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_40/76 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="V_addr_41_gep_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="0" index="2" bw="7" slack="0"/>
<pin id="1089" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_41/77 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="V_addr_42_gep_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="7" slack="0"/>
<pin id="1098" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_42/78 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="V_addr_43_gep_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="0" index="2" bw="7" slack="0"/>
<pin id="1107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_43/79 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="V_addr_44_gep_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="0" index="2" bw="7" slack="0"/>
<pin id="1116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_44/80 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="V_addr_46_gep_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_46/81 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="V_addr_47_gep_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="0" index="2" bw="7" slack="0"/>
<pin id="1134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_47/82 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="V_addr_48_gep_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="0" index="2" bw="7" slack="0"/>
<pin id="1143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_48/83 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="V_addr_49_gep_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="0" index="2" bw="7" slack="0"/>
<pin id="1152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_49/84 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="V_addr_50_gep_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="0" index="2" bw="7" slack="0"/>
<pin id="1161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_50/85 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="V_addr_51_gep_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="0" index="2" bw="7" slack="0"/>
<pin id="1170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_51/86 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="V_addr_52_gep_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="7" slack="0"/>
<pin id="1179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_52/87 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="V_addr_53_gep_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="0" index="2" bw="7" slack="0"/>
<pin id="1188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_53/88 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="V_addr_55_gep_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="0" index="2" bw="7" slack="0"/>
<pin id="1197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_55/89 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="V_addr_56_gep_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="0" index="2" bw="7" slack="0"/>
<pin id="1206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_56/90 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="V_addr_57_gep_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="0" index="2" bw="7" slack="0"/>
<pin id="1215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_57/91 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="V_addr_58_gep_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="0" index="2" bw="7" slack="0"/>
<pin id="1224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_58/92 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="V_addr_59_gep_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="0" index="2" bw="7" slack="0"/>
<pin id="1233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_59/93 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="V_addr_60_gep_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="0" index="2" bw="7" slack="0"/>
<pin id="1242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_60/94 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="V_addr_61_gep_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="0" index="2" bw="7" slack="0"/>
<pin id="1251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_61/95 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="V_addr_62_gep_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="0" index="2" bw="7" slack="0"/>
<pin id="1260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_62/96 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="grp_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="0" index="1" bw="32" slack="1"/>
<pin id="1268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_1/3 tmp_2_0_2/4 tmp_2_0_3/5 tmp_2_0_4/6 tmp_2_0_5/7 tmp_2_0_6/8 tmp_2_0_7/9 tmp_2_1/10 tmp_2_1_2/11 tmp_2_1_3/12 tmp_2_1_4/13 tmp_2_1_5/14 tmp_2_1_6/15 tmp_2_1_7/16 tmp_2_2/17 tmp_2_2_1/18 tmp_2_2_3/19 tmp_2_2_4/20 tmp_2_2_5/21 tmp_2_2_6/22 tmp_2_2_7/23 tmp_2_3/24 tmp_2_3_1/25 tmp_2_3_2/26 tmp_2_3_4/27 tmp_2_3_5/28 tmp_2_3_6/29 tmp_2_3_7/30 tmp_2_4/31 tmp_2_4_1/32 tmp_2_4_2/33 tmp_2_4_3/34 tmp_2_4_5/35 tmp_2_4_6/36 tmp_2_4_7/37 tmp_2_5/38 tmp_2_5_1/39 tmp_2_5_2/40 tmp_2_5_3/41 tmp_2_5_4/42 tmp_2_5_6/43 tmp_2_5_7/44 tmp_2_6/45 tmp_2_6_1/46 tmp_2_6_2/47 tmp_2_6_3/48 tmp_2_6_4/49 tmp_2_6_5/50 tmp_2_6_7/51 tmp_2_7/52 tmp_2_7_1/53 tmp_2_7_2/54 tmp_2_7_3/55 tmp_2_7_4/56 tmp_2_7_5/57 tmp_2_7_6/58 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="grp_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="64" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_7_0_1/40 tmp_7_0_2/41 tmp_7_0_3/42 tmp_7_0_4/43 tmp_7_0_5/44 tmp_7_0_6/45 tmp_7_0_7/46 tmp_7_1/47 tmp_7_1_2/48 tmp_7_1_3/49 tmp_7_1_4/50 tmp_7_1_5/51 tmp_7_1_6/52 tmp_7_1_7/53 tmp_7_2/54 tmp_7_2_1/55 tmp_7_2_3/56 tmp_7_2_4/57 tmp_7_2_5/58 tmp_7_2_6/59 tmp_7_2_7/60 tmp_7_3/61 tmp_7_3_1/62 tmp_7_3_2/63 tmp_7_3_4/64 tmp_7_3_5/65 tmp_7_3_6/66 tmp_7_3_7/67 tmp_7_4/68 tmp_7_4_1/69 tmp_7_4_2/70 tmp_7_4_3/71 tmp_7_4_5/72 tmp_7_4_6/73 tmp_7_4_7/74 tmp_7_5/75 tmp_7_5_1/76 tmp_7_5_2/77 tmp_7_5_3/78 tmp_7_5_4/79 tmp_7_5_6/80 tmp_7_5_7/81 tmp_7_6/82 tmp_7_6_1/83 tmp_7_6_2/84 tmp_7_6_3/85 tmp_7_6_4/86 tmp_7_6_5/87 tmp_7_6_7/88 tmp_7_7/89 tmp_7_7_1/90 tmp_7_7_2/91 tmp_7_7_3/92 tmp_7_7_4/93 tmp_7_7_5/94 tmp_7_7_6/95 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="grp_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="1"/>
<pin id="1275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_3_0_1/5 tmp_3_0_2/6 tmp_3_0_3/7 tmp_3_0_4/8 tmp_3_0_5/9 tmp_3_0_6/10 tmp_3_0_7/11 tmp_3_1/12 tmp_3_1_2/13 tmp_3_1_3/14 tmp_3_1_4/15 tmp_3_1_5/16 tmp_3_1_6/17 tmp_3_1_7/18 tmp_3_2/19 tmp_3_2_1/20 tmp_3_2_3/21 tmp_3_2_4/22 tmp_3_2_5/23 tmp_3_2_6/24 tmp_3_2_7/25 tmp_3_3/26 tmp_3_3_1/27 tmp_3_3_2/28 tmp_3_3_4/29 tmp_3_3_5/30 tmp_3_3_6/31 tmp_3_3_7/32 tmp_3_4/33 tmp_3_4_1/34 tmp_3_4_2/35 tmp_3_4_3/36 tmp_3_4_5/37 tmp_3_4_6/38 tmp_3_4_7/39 tmp_3_5/40 tmp_3_5_1/41 tmp_3_5_2/42 tmp_3_5_3/43 tmp_3_5_4/44 tmp_3_5_6/45 tmp_3_5_7/46 tmp_3_6/47 tmp_3_6_1/48 tmp_3_6_2/49 tmp_3_6_3/50 tmp_3_6_4/51 tmp_3_6_5/52 tmp_3_6_7/53 tmp_3_7/54 tmp_3_7_1/55 tmp_3_7_2/56 tmp_3_7_3/57 tmp_3_7_4/58 tmp_3_7_5/59 tmp_3_7_6/60 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="grp_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="1"/>
<pin id="1278" dir="0" index="1" bw="64" slack="0"/>
<pin id="1279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_5_0_1/18 tmp_5_0_2/19 tmp_5_0_3/20 tmp_5_0_4/21 tmp_5_0_5/22 tmp_5_0_6/23 tmp_5_0_7/24 tmp_5_1/25 tmp_5_1_2/26 tmp_5_1_3/27 tmp_5_1_4/28 tmp_5_1_5/29 tmp_5_1_6/30 tmp_5_1_7/31 tmp_5_2/32 tmp_5_2_1/33 tmp_5_2_3/34 tmp_5_2_4/35 tmp_5_2_5/36 tmp_5_2_6/37 tmp_5_2_7/38 tmp_5_3/39 tmp_5_3_1/40 tmp_5_3_2/41 tmp_5_3_4/42 tmp_5_3_5/43 tmp_5_3_6/44 tmp_5_3_7/45 tmp_5_4/46 tmp_5_4_1/47 tmp_5_4_2/48 tmp_5_4_3/49 tmp_5_4_5/50 tmp_5_4_6/51 tmp_5_4_7/52 tmp_5_5/53 tmp_5_5_1/54 tmp_5_5_2/55 tmp_5_5_3/56 tmp_5_5_4/57 tmp_5_5_6/58 tmp_5_5_7/59 tmp_5_6/60 tmp_5_6_1/61 tmp_5_6_2/62 tmp_5_6_3/63 tmp_5_6_4/64 tmp_5_6_5/65 tmp_5_6_7/66 tmp_5_7/67 tmp_5_7_1/68 tmp_5_7_2/69 tmp_5_7_3/70 tmp_5_7_4/71 tmp_5_7_5/72 tmp_5_7_6/73 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="grp_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="64" slack="0"/>
<pin id="1283" dir="0" index="1" bw="64" slack="1"/>
<pin id="1284" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_6_0_1/23 tmp_6_0_2/24 tmp_6_0_3/25 tmp_6_0_4/26 tmp_6_0_5/27 tmp_6_0_6/28 tmp_6_0_7/29 tmp_6_1/30 tmp_6_1_2/31 tmp_6_1_3/32 tmp_6_1_4/33 tmp_6_1_5/34 tmp_6_1_6/35 tmp_6_1_7/36 tmp_6_2/37 tmp_6_2_1/38 tmp_6_2_3/39 tmp_6_2_4/40 tmp_6_2_5/41 tmp_6_2_6/42 tmp_6_2_7/43 tmp_6_3/44 tmp_6_3_1/45 tmp_6_3_2/46 tmp_6_3_4/47 tmp_6_3_5/48 tmp_6_3_6/49 tmp_6_3_7/50 tmp_6_4/51 tmp_6_4_1/52 tmp_6_4_2/53 tmp_6_4_3/54 tmp_6_4_5/55 tmp_6_4_6/56 tmp_6_4_7/57 tmp_6_5/58 tmp_6_5_1/59 tmp_6_5_2/60 tmp_6_5_3/61 tmp_6_5_4/62 tmp_6_5_6/63 tmp_6_5_7/64 tmp_6_6/65 tmp_6_6_1/66 tmp_6_6_2/67 tmp_6_6_3/68 tmp_6_6_4/69 tmp_6_6_5/70 tmp_6_6_7/71 tmp_6_7/72 tmp_6_7_1/73 tmp_6_7_2/74 tmp_6_7_3/75 tmp_6_7_4/76 tmp_6_7_5/77 tmp_6_7_6/78 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="grp_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="64" slack="0"/>
<pin id="1288" dir="0" index="1" bw="64" slack="1"/>
<pin id="1289" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_4_0_1/7 tmp_4_0_2/8 tmp_4_0_3/9 tmp_4_0_4/10 tmp_4_0_5/11 tmp_4_0_6/12 tmp_4_0_7/13 tmp_4_1/14 tmp_4_1_2/15 tmp_4_1_3/16 tmp_4_1_4/17 tmp_4_1_5/18 tmp_4_1_6/19 tmp_4_1_7/20 tmp_4_2/21 tmp_4_2_1/22 tmp_4_2_3/23 tmp_4_2_4/24 tmp_4_2_5/25 tmp_4_2_6/26 tmp_4_2_7/27 tmp_4_3/28 tmp_4_3_1/29 tmp_4_3_2/30 tmp_4_3_4/31 tmp_4_3_5/32 tmp_4_3_6/33 tmp_4_3_7/34 tmp_4_4/35 tmp_4_4_1/36 tmp_4_4_2/37 tmp_4_4_3/38 tmp_4_4_5/39 tmp_4_4_6/40 tmp_4_4_7/41 tmp_4_5/42 tmp_4_5_1/43 tmp_4_5_2/44 tmp_4_5_3/45 tmp_4_5_4/46 tmp_4_5_6/47 tmp_4_5_7/48 tmp_4_6/49 tmp_4_6_1/50 tmp_4_6_2/51 tmp_4_6_3/52 tmp_4_6_4/53 tmp_4_6_5/54 tmp_4_6_7/55 tmp_4_7/56 tmp_4_7_1/57 tmp_4_7_2/58 tmp_4_7_3/59 tmp_4_7_4/60 tmp_4_7_5/61 tmp_4_7_6/62 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_1 tmp_2_0_3 tmp_2_0_5 tmp_2_0_7 tmp_2_1_2 tmp_2_1_4 tmp_2_1_6 tmp_2_2 tmp_2_2_3 tmp_2_2_5 tmp_2_2_7 tmp_2_3_1 tmp_2_3_4 tmp_2_3_6 tmp_2_4 tmp_2_4_2 tmp_2_4_5 tmp_2_4_7 tmp_2_5_1 tmp_2_5_3 tmp_2_5_6 tmp_2_6 tmp_2_6_2 tmp_2_6_4 tmp_2_6_7 tmp_2_7_1 tmp_2_7_3 tmp_2_7_5 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_2 tmp_2_0_4 tmp_2_0_6 tmp_2_1 tmp_2_1_3 tmp_2_1_5 tmp_2_1_7 tmp_2_2_1 tmp_2_2_4 tmp_2_2_6 tmp_2_3 tmp_2_3_2 tmp_2_3_5 tmp_2_3_7 tmp_2_4_1 tmp_2_4_3 tmp_2_4_6 tmp_2_5 tmp_2_5_2 tmp_2_5_4 tmp_2_5_7 tmp_2_6_1 tmp_2_6_3 tmp_2_6_5 tmp_2_7 tmp_2_7_2 tmp_2_7_4 tmp_2_7_6 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="64" slack="1"/>
<pin id="1303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_1 tmp_3_1_5 tmp_3_3_1 tmp_3_4_6 tmp_3_6_2 tmp_3_7_6 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="64" slack="1"/>
<pin id="1308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 tmp_3_1_6 tmp_3_3_2 tmp_3_4_7 tmp_3_6_3 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="64" slack="1"/>
<pin id="1313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_3 tmp_3_1_7 tmp_3_3_4 tmp_3_5 tmp_3_6_4 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="64" slack="1"/>
<pin id="1318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_4 tmp_3_2 tmp_3_3_5 tmp_3_5_1 tmp_3_6_5 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="1"/>
<pin id="1323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_5 tmp_3_2_1 tmp_3_3_6 tmp_3_5_2 tmp_3_6_7 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="64" slack="1"/>
<pin id="1328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_6 tmp_3_2_3 tmp_3_3_7 tmp_3_5_3 tmp_3_7 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="64" slack="1"/>
<pin id="1333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_7 tmp_3_2_4 tmp_3_4 tmp_3_5_4 tmp_3_7_1 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="64" slack="1"/>
<pin id="1338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 tmp_3_2_5 tmp_3_4_1 tmp_3_5_6 tmp_3_7_2 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="64" slack="1"/>
<pin id="1343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_2 tmp_3_2_6 tmp_3_4_2 tmp_3_5_7 tmp_3_7_3 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="64" slack="1"/>
<pin id="1348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_3 tmp_3_2_7 tmp_3_4_3 tmp_3_6 tmp_3_7_4 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="64" slack="1"/>
<pin id="1353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_4 tmp_3_3 tmp_3_4_5 tmp_3_6_1 tmp_3_7_5 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="64" slack="1"/>
<pin id="1358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_1 tmp_4_0_6 tmp_4_1_4 tmp_4_2_1 tmp_4_2_7 tmp_4_3_5 tmp_4_4_2 tmp_4_5 tmp_4_5_6 tmp_4_6_3 tmp_4_7_1 tmp_4_7_6 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="64" slack="1"/>
<pin id="1363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_2 tmp_4_0_7 tmp_4_1_5 tmp_4_2_3 tmp_4_3 tmp_4_3_6 tmp_4_4_3 tmp_4_5_1 tmp_4_5_7 tmp_4_6_4 tmp_4_7_2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="1"/>
<pin id="1368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_3 tmp_4_1 tmp_4_1_6 tmp_4_2_4 tmp_4_3_1 tmp_4_3_7 tmp_4_4_5 tmp_4_5_2 tmp_4_6 tmp_4_6_5 tmp_4_7_3 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="1"/>
<pin id="1373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_4 tmp_4_1_2 tmp_4_1_7 tmp_4_2_5 tmp_4_3_2 tmp_4_4 tmp_4_4_6 tmp_4_5_3 tmp_4_6_1 tmp_4_6_7 tmp_4_7_4 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="64" slack="1"/>
<pin id="1378" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_5 tmp_4_1_3 tmp_4_2 tmp_4_2_6 tmp_4_3_4 tmp_4_4_1 tmp_4_4_7 tmp_4_5_4 tmp_4_6_2 tmp_4_7 tmp_4_7_5 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="64" slack="1"/>
<pin id="1383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_1 tmp_5_2_4 tmp_5_4_7 tmp_5_7_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="64" slack="1"/>
<pin id="1388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_2 tmp_5_2_5 tmp_5_5 tmp_5_7_3 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="64" slack="1"/>
<pin id="1393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_3 tmp_5_2_6 tmp_5_5_1 tmp_5_7_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="64" slack="1"/>
<pin id="1398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_4 tmp_5_2_7 tmp_5_5_2 tmp_5_7_5 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="64" slack="1"/>
<pin id="1403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_5 tmp_5_3 tmp_5_5_3 tmp_5_7_6 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="64" slack="1"/>
<pin id="1408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_6 tmp_5_3_1 tmp_5_5_4 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="64" slack="1"/>
<pin id="1413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_7 tmp_5_3_2 tmp_5_5_6 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="64" slack="1"/>
<pin id="1418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 tmp_5_3_4 tmp_5_5_7 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="64" slack="1"/>
<pin id="1423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_2 tmp_5_3_5 tmp_5_6 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="64" slack="1"/>
<pin id="1428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_3 tmp_5_3_6 tmp_5_6_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="64" slack="1"/>
<pin id="1433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_4 tmp_5_3_7 tmp_5_6_2 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="64" slack="1"/>
<pin id="1438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_5 tmp_5_4 tmp_5_6_3 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="64" slack="1"/>
<pin id="1443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_6 tmp_5_4_1 tmp_5_6_4 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="1"/>
<pin id="1448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_7 tmp_5_4_2 tmp_5_6_5 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="64" slack="1"/>
<pin id="1453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 tmp_5_4_3 tmp_5_6_7 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="64" slack="1"/>
<pin id="1458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_1 tmp_5_4_5 tmp_5_7 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="64" slack="1"/>
<pin id="1463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_3 tmp_5_4_6 tmp_5_7_1 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="64" slack="1"/>
<pin id="1468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_1 tmp_6_0_3 tmp_6_0_5 tmp_6_0_7 tmp_6_1_2 tmp_6_1_4 tmp_6_1_6 tmp_6_2 tmp_6_2_3 tmp_6_2_5 tmp_6_2_7 tmp_6_3_1 tmp_6_3_4 tmp_6_3_6 tmp_6_4 tmp_6_4_2 tmp_6_4_5 tmp_6_4_7 tmp_6_5_1 tmp_6_5_3 tmp_6_5_6 tmp_6_6 tmp_6_6_2 tmp_6_6_4 tmp_6_6_7 tmp_6_7_1 tmp_6_7_3 tmp_6_7_5 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="64" slack="1"/>
<pin id="1473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_2 tmp_6_0_4 tmp_6_0_6 tmp_6_1 tmp_6_1_3 tmp_6_1_5 tmp_6_1_7 tmp_6_2_1 tmp_6_2_4 tmp_6_2_6 tmp_6_3 tmp_6_3_2 tmp_6_3_5 tmp_6_3_7 tmp_6_4_1 tmp_6_4_3 tmp_6_4_6 tmp_6_5 tmp_6_5_2 tmp_6_5_4 tmp_6_5_7 tmp_6_6_1 tmp_6_6_3 tmp_6_6_5 tmp_6_7 tmp_6_7_2 tmp_6_7_4 tmp_6_7_6 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="bitcast_ln25_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="0"/>
<pin id="1478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/2 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="xor_ln25_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="0"/>
<pin id="1482" dir="0" index="1" bw="32" slack="0"/>
<pin id="1483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="bitcast_ln25_1_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="1"/>
<pin id="1488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/3 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="bitcast_ln25_2_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="0"/>
<pin id="1492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_2/3 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="xor_ln25_1_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="0"/>
<pin id="1496" dir="0" index="1" bw="32" slack="0"/>
<pin id="1497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_1/3 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="bitcast_ln25_3_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="1"/>
<pin id="1502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_3/4 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="bitcast_ln25_4_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="0"/>
<pin id="1506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_4/4 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="xor_ln25_2_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="0"/>
<pin id="1510" dir="0" index="1" bw="32" slack="0"/>
<pin id="1511" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_2/4 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="bitcast_ln25_5_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_5/5 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="bitcast_ln25_6_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="0"/>
<pin id="1520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_6/5 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="xor_ln25_3_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="0"/>
<pin id="1524" dir="0" index="1" bw="32" slack="0"/>
<pin id="1525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_3/5 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="bitcast_ln25_7_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_7/6 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="bitcast_ln25_8_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="0"/>
<pin id="1534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_8/6 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="xor_ln25_4_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="0"/>
<pin id="1538" dir="0" index="1" bw="32" slack="0"/>
<pin id="1539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_4/6 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="bitcast_ln25_9_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_9/7 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="bitcast_ln25_10_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="0"/>
<pin id="1548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_10/7 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="xor_ln25_5_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="0"/>
<pin id="1552" dir="0" index="1" bw="32" slack="0"/>
<pin id="1553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_5/7 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="bitcast_ln25_11_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_11/8 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="bitcast_ln25_12_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="0"/>
<pin id="1562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_12/8 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="xor_ln25_6_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="0"/>
<pin id="1566" dir="0" index="1" bw="32" slack="0"/>
<pin id="1567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_6/8 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="bitcast_ln25_13_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_13/9 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="bitcast_ln25_14_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="32" slack="0"/>
<pin id="1576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_14/9 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="xor_ln25_7_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="0"/>
<pin id="1580" dir="0" index="1" bw="32" slack="0"/>
<pin id="1581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_7/9 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="bitcast_ln25_15_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="1"/>
<pin id="1586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_15/10 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="bitcast_ln25_16_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="0"/>
<pin id="1590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_16/10 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="xor_ln25_8_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="0"/>
<pin id="1594" dir="0" index="1" bw="32" slack="0"/>
<pin id="1595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_8/10 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="bitcast_ln25_17_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="1"/>
<pin id="1600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_17/11 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="bitcast_ln25_18_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="0"/>
<pin id="1604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_18/11 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="xor_ln25_9_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="0"/>
<pin id="1608" dir="0" index="1" bw="32" slack="0"/>
<pin id="1609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_9/11 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="bitcast_ln25_19_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_19/12 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="bitcast_ln25_20_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="0"/>
<pin id="1618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_20/12 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="xor_ln25_10_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="0"/>
<pin id="1622" dir="0" index="1" bw="32" slack="0"/>
<pin id="1623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_10/12 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="bitcast_ln25_21_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="1"/>
<pin id="1628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_21/13 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="bitcast_ln25_22_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="0"/>
<pin id="1632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_22/13 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="xor_ln25_11_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="0"/>
<pin id="1636" dir="0" index="1" bw="32" slack="0"/>
<pin id="1637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_11/13 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="bitcast_ln25_23_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_23/14 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="bitcast_ln25_24_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="0"/>
<pin id="1646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_24/14 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="xor_ln25_12_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="0"/>
<pin id="1650" dir="0" index="1" bw="32" slack="0"/>
<pin id="1651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_12/14 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="bitcast_ln25_25_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="32" slack="1"/>
<pin id="1656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_25/15 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="bitcast_ln25_26_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="0"/>
<pin id="1660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_26/15 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="xor_ln25_13_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="32" slack="0"/>
<pin id="1664" dir="0" index="1" bw="32" slack="0"/>
<pin id="1665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_13/15 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="bitcast_ln25_27_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="1"/>
<pin id="1670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_27/16 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="bitcast_ln25_28_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="0"/>
<pin id="1674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_28/16 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="xor_ln25_14_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="0"/>
<pin id="1678" dir="0" index="1" bw="32" slack="0"/>
<pin id="1679" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_14/16 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="bitcast_ln25_29_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="1"/>
<pin id="1684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_29/17 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="bitcast_ln25_30_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="0"/>
<pin id="1688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_30/17 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="xor_ln25_15_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="32" slack="0"/>
<pin id="1692" dir="0" index="1" bw="32" slack="0"/>
<pin id="1693" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_15/17 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="bitcast_ln25_31_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="1"/>
<pin id="1698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_31/18 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="bitcast_ln25_32_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="0"/>
<pin id="1702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_32/18 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="xor_ln25_16_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="0"/>
<pin id="1706" dir="0" index="1" bw="32" slack="0"/>
<pin id="1707" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_16/18 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="bitcast_ln25_33_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="1"/>
<pin id="1712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_33/19 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="bitcast_ln25_34_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="32" slack="0"/>
<pin id="1716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_34/19 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="xor_ln25_17_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="32" slack="0"/>
<pin id="1720" dir="0" index="1" bw="32" slack="0"/>
<pin id="1721" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_17/19 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="bitcast_ln25_35_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="1"/>
<pin id="1726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_35/20 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="bitcast_ln25_36_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="32" slack="0"/>
<pin id="1730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_36/20 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="xor_ln25_18_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="32" slack="0"/>
<pin id="1734" dir="0" index="1" bw="32" slack="0"/>
<pin id="1735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_18/20 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="bitcast_ln25_37_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="32" slack="1"/>
<pin id="1740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_37/21 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="bitcast_ln25_38_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="0"/>
<pin id="1744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_38/21 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="xor_ln25_19_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="0"/>
<pin id="1748" dir="0" index="1" bw="32" slack="0"/>
<pin id="1749" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_19/21 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="bitcast_ln25_39_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="32" slack="1"/>
<pin id="1754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_39/22 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="bitcast_ln25_40_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="32" slack="0"/>
<pin id="1758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_40/22 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="xor_ln25_20_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="32" slack="0"/>
<pin id="1762" dir="0" index="1" bw="32" slack="0"/>
<pin id="1763" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_20/22 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="bitcast_ln25_41_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="32" slack="1"/>
<pin id="1768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_41/23 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="bitcast_ln25_42_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="0"/>
<pin id="1772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_42/23 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="xor_ln25_21_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="0"/>
<pin id="1776" dir="0" index="1" bw="32" slack="0"/>
<pin id="1777" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_21/23 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="bitcast_ln25_43_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="32" slack="1"/>
<pin id="1782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_43/24 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="bitcast_ln25_44_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="0"/>
<pin id="1786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_44/24 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="xor_ln25_22_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="0"/>
<pin id="1790" dir="0" index="1" bw="32" slack="0"/>
<pin id="1791" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_22/24 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="bitcast_ln25_45_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="32" slack="1"/>
<pin id="1796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_45/25 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="bitcast_ln25_46_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="0"/>
<pin id="1800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_46/25 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="xor_ln25_23_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="0"/>
<pin id="1804" dir="0" index="1" bw="32" slack="0"/>
<pin id="1805" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_23/25 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="bitcast_ln25_47_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="1"/>
<pin id="1810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_47/26 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="bitcast_ln25_48_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="32" slack="0"/>
<pin id="1814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_48/26 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="xor_ln25_24_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="32" slack="0"/>
<pin id="1818" dir="0" index="1" bw="32" slack="0"/>
<pin id="1819" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_24/26 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="bitcast_ln25_49_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="1"/>
<pin id="1824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_49/27 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="bitcast_ln25_50_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="0"/>
<pin id="1828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_50/27 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="xor_ln25_25_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="0"/>
<pin id="1832" dir="0" index="1" bw="32" slack="0"/>
<pin id="1833" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_25/27 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="bitcast_ln25_51_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="32" slack="1"/>
<pin id="1838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_51/28 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="bitcast_ln25_52_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="32" slack="0"/>
<pin id="1842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_52/28 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="xor_ln25_26_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="32" slack="0"/>
<pin id="1846" dir="0" index="1" bw="32" slack="0"/>
<pin id="1847" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_26/28 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="bitcast_ln25_53_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="32" slack="1"/>
<pin id="1852" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_53/29 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="bitcast_ln25_54_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="32" slack="0"/>
<pin id="1856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_54/29 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="xor_ln25_27_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="0"/>
<pin id="1860" dir="0" index="1" bw="32" slack="0"/>
<pin id="1861" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_27/29 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="bitcast_ln25_55_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="32" slack="1"/>
<pin id="1866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_55/30 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="bitcast_ln25_56_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="0"/>
<pin id="1870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_56/30 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="xor_ln25_28_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="0"/>
<pin id="1874" dir="0" index="1" bw="32" slack="0"/>
<pin id="1875" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_28/30 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="bitcast_ln25_57_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="32" slack="1"/>
<pin id="1880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_57/31 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="bitcast_ln25_58_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="0"/>
<pin id="1884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_58/31 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="xor_ln25_29_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="0"/>
<pin id="1888" dir="0" index="1" bw="32" slack="0"/>
<pin id="1889" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_29/31 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="bitcast_ln25_59_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="32" slack="1"/>
<pin id="1894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_59/32 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="bitcast_ln25_60_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="32" slack="0"/>
<pin id="1898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_60/32 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="xor_ln25_30_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="32" slack="0"/>
<pin id="1902" dir="0" index="1" bw="32" slack="0"/>
<pin id="1903" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_30/32 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="bitcast_ln25_61_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="32" slack="1"/>
<pin id="1908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_61/33 "/>
</bind>
</comp>

<comp id="1910" class="1004" name="bitcast_ln25_62_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="32" slack="0"/>
<pin id="1912" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_62/33 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="xor_ln25_31_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="32" slack="0"/>
<pin id="1916" dir="0" index="1" bw="32" slack="0"/>
<pin id="1917" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_31/33 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="bitcast_ln25_63_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="32" slack="1"/>
<pin id="1922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_63/34 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="bitcast_ln25_64_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="32" slack="0"/>
<pin id="1926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_64/34 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="xor_ln25_32_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="0"/>
<pin id="1930" dir="0" index="1" bw="32" slack="0"/>
<pin id="1931" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_32/34 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="bitcast_ln25_65_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="32" slack="1"/>
<pin id="1936" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_65/35 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="bitcast_ln25_66_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="0"/>
<pin id="1940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_66/35 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="xor_ln25_33_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="32" slack="0"/>
<pin id="1944" dir="0" index="1" bw="32" slack="0"/>
<pin id="1945" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_33/35 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="bitcast_ln25_67_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="32" slack="1"/>
<pin id="1950" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_67/36 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="bitcast_ln25_68_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="0"/>
<pin id="1954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_68/36 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="xor_ln25_34_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="32" slack="0"/>
<pin id="1958" dir="0" index="1" bw="32" slack="0"/>
<pin id="1959" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_34/36 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="bitcast_ln25_69_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="32" slack="1"/>
<pin id="1964" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_69/37 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="bitcast_ln25_70_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="32" slack="0"/>
<pin id="1968" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_70/37 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="xor_ln25_35_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="32" slack="0"/>
<pin id="1972" dir="0" index="1" bw="32" slack="0"/>
<pin id="1973" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_35/37 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="bitcast_ln25_71_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="1"/>
<pin id="1978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_71/38 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="bitcast_ln25_72_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="0"/>
<pin id="1982" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_72/38 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="xor_ln25_36_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="32" slack="0"/>
<pin id="1986" dir="0" index="1" bw="32" slack="0"/>
<pin id="1987" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_36/38 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="bitcast_ln25_73_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="32" slack="1"/>
<pin id="1992" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_73/39 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="bitcast_ln25_74_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="32" slack="0"/>
<pin id="1996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_74/39 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="xor_ln25_37_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="32" slack="0"/>
<pin id="2000" dir="0" index="1" bw="32" slack="0"/>
<pin id="2001" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_37/39 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="bitcast_ln25_75_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="32" slack="1"/>
<pin id="2006" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_75/40 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="bitcast_ln25_76_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="32" slack="0"/>
<pin id="2010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_76/40 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="xor_ln25_38_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="32" slack="0"/>
<pin id="2014" dir="0" index="1" bw="32" slack="0"/>
<pin id="2015" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_38/40 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="bitcast_ln25_77_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="1"/>
<pin id="2020" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_77/41 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="bitcast_ln25_78_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="32" slack="0"/>
<pin id="2024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_78/41 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="xor_ln25_39_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="32" slack="0"/>
<pin id="2028" dir="0" index="1" bw="32" slack="0"/>
<pin id="2029" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_39/41 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="bitcast_ln25_79_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="32" slack="1"/>
<pin id="2034" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_79/42 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="bitcast_ln25_80_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="32" slack="0"/>
<pin id="2038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_80/42 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="xor_ln25_40_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="32" slack="0"/>
<pin id="2042" dir="0" index="1" bw="32" slack="0"/>
<pin id="2043" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_40/42 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="bitcast_ln25_81_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="32" slack="1"/>
<pin id="2048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_81/43 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="bitcast_ln25_82_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="32" slack="0"/>
<pin id="2052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_82/43 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="xor_ln25_41_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="32" slack="0"/>
<pin id="2056" dir="0" index="1" bw="32" slack="0"/>
<pin id="2057" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_41/43 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="bitcast_ln25_83_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="32" slack="1"/>
<pin id="2062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_83/44 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="bitcast_ln25_84_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="32" slack="0"/>
<pin id="2066" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_84/44 "/>
</bind>
</comp>

<comp id="2068" class="1004" name="xor_ln25_42_fu_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="32" slack="0"/>
<pin id="2070" dir="0" index="1" bw="32" slack="0"/>
<pin id="2071" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_42/44 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="bitcast_ln25_85_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="1"/>
<pin id="2076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_85/45 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="bitcast_ln25_86_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="32" slack="0"/>
<pin id="2080" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_86/45 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="xor_ln25_43_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="32" slack="0"/>
<pin id="2084" dir="0" index="1" bw="32" slack="0"/>
<pin id="2085" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_43/45 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="bitcast_ln25_87_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="32" slack="1"/>
<pin id="2090" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_87/46 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="bitcast_ln25_88_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="32" slack="0"/>
<pin id="2094" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_88/46 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="xor_ln25_44_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="0"/>
<pin id="2098" dir="0" index="1" bw="32" slack="0"/>
<pin id="2099" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_44/46 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="bitcast_ln25_89_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="32" slack="1"/>
<pin id="2104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_89/47 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="bitcast_ln25_90_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="32" slack="0"/>
<pin id="2108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_90/47 "/>
</bind>
</comp>

<comp id="2110" class="1004" name="xor_ln25_45_fu_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="32" slack="0"/>
<pin id="2112" dir="0" index="1" bw="32" slack="0"/>
<pin id="2113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_45/47 "/>
</bind>
</comp>

<comp id="2116" class="1004" name="bitcast_ln25_91_fu_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="32" slack="1"/>
<pin id="2118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_91/48 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="bitcast_ln25_92_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="32" slack="0"/>
<pin id="2122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_92/48 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="xor_ln25_46_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="32" slack="0"/>
<pin id="2126" dir="0" index="1" bw="32" slack="0"/>
<pin id="2127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_46/48 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="bitcast_ln25_93_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="32" slack="1"/>
<pin id="2132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_93/49 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="bitcast_ln25_94_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="32" slack="0"/>
<pin id="2136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_94/49 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="xor_ln25_47_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="32" slack="0"/>
<pin id="2140" dir="0" index="1" bw="32" slack="0"/>
<pin id="2141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_47/49 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="bitcast_ln25_95_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="32" slack="1"/>
<pin id="2146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_95/50 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="bitcast_ln25_96_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="32" slack="0"/>
<pin id="2150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_96/50 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="xor_ln25_48_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="32" slack="0"/>
<pin id="2154" dir="0" index="1" bw="32" slack="0"/>
<pin id="2155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_48/50 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="bitcast_ln25_97_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="32" slack="1"/>
<pin id="2160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_97/51 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="bitcast_ln25_98_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="32" slack="0"/>
<pin id="2164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_98/51 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="xor_ln25_49_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="32" slack="0"/>
<pin id="2168" dir="0" index="1" bw="32" slack="0"/>
<pin id="2169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_49/51 "/>
</bind>
</comp>

<comp id="2172" class="1004" name="bitcast_ln25_99_fu_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="32" slack="1"/>
<pin id="2174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_99/52 "/>
</bind>
</comp>

<comp id="2176" class="1004" name="bitcast_ln25_100_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="32" slack="0"/>
<pin id="2178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_100/52 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="xor_ln25_50_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="32" slack="0"/>
<pin id="2182" dir="0" index="1" bw="32" slack="0"/>
<pin id="2183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_50/52 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="bitcast_ln25_101_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="32" slack="1"/>
<pin id="2188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_101/53 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="bitcast_ln25_102_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="32" slack="0"/>
<pin id="2192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_102/53 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="xor_ln25_51_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="32" slack="0"/>
<pin id="2196" dir="0" index="1" bw="32" slack="0"/>
<pin id="2197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_51/53 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="bitcast_ln25_103_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="32" slack="1"/>
<pin id="2202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_103/54 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="bitcast_ln25_104_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="32" slack="0"/>
<pin id="2206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_104/54 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="xor_ln25_52_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="32" slack="0"/>
<pin id="2210" dir="0" index="1" bw="32" slack="0"/>
<pin id="2211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_52/54 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="bitcast_ln25_105_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="32" slack="1"/>
<pin id="2216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_105/55 "/>
</bind>
</comp>

<comp id="2218" class="1004" name="bitcast_ln25_106_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="32" slack="0"/>
<pin id="2220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_106/55 "/>
</bind>
</comp>

<comp id="2222" class="1004" name="xor_ln25_53_fu_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="32" slack="0"/>
<pin id="2224" dir="0" index="1" bw="32" slack="0"/>
<pin id="2225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_53/55 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="bitcast_ln25_107_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="32" slack="1"/>
<pin id="2230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_107/56 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="bitcast_ln25_108_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="32" slack="0"/>
<pin id="2234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_108/56 "/>
</bind>
</comp>

<comp id="2236" class="1004" name="xor_ln25_54_fu_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="32" slack="0"/>
<pin id="2238" dir="0" index="1" bw="32" slack="0"/>
<pin id="2239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_54/56 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="bitcast_ln25_109_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="32" slack="1"/>
<pin id="2244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_109/57 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="bitcast_ln25_110_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="32" slack="0"/>
<pin id="2248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_110/57 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="xor_ln25_55_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="32" slack="0"/>
<pin id="2252" dir="0" index="1" bw="32" slack="0"/>
<pin id="2253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_55/57 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="bitcast_ln25_111_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="1"/>
<pin id="2258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_111/58 "/>
</bind>
</comp>

<comp id="2260" class="1005" name="U_addr_reg_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="6" slack="1"/>
<pin id="2262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

<comp id="2265" class="1005" name="l_read_reg_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="32" slack="1"/>
<pin id="2267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_read "/>
</bind>
</comp>

<comp id="2270" class="1005" name="xor_ln25_reg_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="32" slack="1"/>
<pin id="2272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="2275" class="1005" name="U_addr_1_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="6" slack="1"/>
<pin id="2277" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_1 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="bitcast_ln25_1_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="32" slack="1"/>
<pin id="2282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_1 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="xor_ln25_1_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="32" slack="1"/>
<pin id="2287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_1 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="U_addr_2_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="6" slack="1"/>
<pin id="2292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_2 "/>
</bind>
</comp>

<comp id="2295" class="1005" name="bitcast_ln25_3_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="32" slack="1"/>
<pin id="2297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_3 "/>
</bind>
</comp>

<comp id="2300" class="1005" name="xor_ln25_2_reg_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="32" slack="1"/>
<pin id="2302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_2 "/>
</bind>
</comp>

<comp id="2305" class="1005" name="U_addr_3_reg_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="6" slack="1"/>
<pin id="2307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_3 "/>
</bind>
</comp>

<comp id="2310" class="1005" name="bitcast_ln25_5_reg_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="32" slack="1"/>
<pin id="2312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_5 "/>
</bind>
</comp>

<comp id="2315" class="1005" name="xor_ln25_3_reg_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="32" slack="1"/>
<pin id="2317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_3 "/>
</bind>
</comp>

<comp id="2320" class="1005" name="U_addr_4_reg_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="6" slack="1"/>
<pin id="2322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_4 "/>
</bind>
</comp>

<comp id="2325" class="1005" name="bitcast_ln25_7_reg_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="32" slack="1"/>
<pin id="2327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_7 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="xor_ln25_4_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="32" slack="1"/>
<pin id="2332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_4 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="U_addr_5_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="6" slack="1"/>
<pin id="2337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_5 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="bitcast_ln25_9_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="32" slack="1"/>
<pin id="2342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_9 "/>
</bind>
</comp>

<comp id="2345" class="1005" name="xor_ln25_5_reg_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="32" slack="1"/>
<pin id="2347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_5 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="U_addr_6_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="6" slack="1"/>
<pin id="2352" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_6 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="bitcast_ln25_11_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="32" slack="1"/>
<pin id="2357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_11 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="xor_ln25_6_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="32" slack="1"/>
<pin id="2362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_6 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="U_addr_7_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="6" slack="1"/>
<pin id="2367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_7 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="bitcast_ln25_13_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="32" slack="1"/>
<pin id="2372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_13 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="xor_ln25_7_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="32" slack="1"/>
<pin id="2377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_7 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="U_addr_8_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="6" slack="1"/>
<pin id="2382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_8 "/>
</bind>
</comp>

<comp id="2385" class="1005" name="bitcast_ln25_15_reg_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="32" slack="1"/>
<pin id="2387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_15 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="xor_ln25_8_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="32" slack="1"/>
<pin id="2392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_8 "/>
</bind>
</comp>

<comp id="2395" class="1005" name="U_addr_9_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="6" slack="1"/>
<pin id="2397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_9 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="bitcast_ln25_17_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="32" slack="1"/>
<pin id="2402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_17 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="xor_ln25_9_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="32" slack="1"/>
<pin id="2407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_9 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="U_addr_10_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="6" slack="1"/>
<pin id="2412" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_10 "/>
</bind>
</comp>

<comp id="2415" class="1005" name="bitcast_ln25_19_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="32" slack="1"/>
<pin id="2417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_19 "/>
</bind>
</comp>

<comp id="2420" class="1005" name="xor_ln25_10_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="32" slack="1"/>
<pin id="2422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_10 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="U_addr_11_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="6" slack="1"/>
<pin id="2427" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_11 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="bitcast_ln25_21_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="32" slack="1"/>
<pin id="2432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_21 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="xor_ln25_11_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="32" slack="1"/>
<pin id="2437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_11 "/>
</bind>
</comp>

<comp id="2440" class="1005" name="U_addr_12_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="6" slack="1"/>
<pin id="2442" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_12 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="bitcast_ln25_23_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="32" slack="1"/>
<pin id="2447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_23 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="xor_ln25_12_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="32" slack="1"/>
<pin id="2452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_12 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="U_addr_13_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="6" slack="1"/>
<pin id="2457" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_13 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="bitcast_ln25_25_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="32" slack="1"/>
<pin id="2462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_25 "/>
</bind>
</comp>

<comp id="2465" class="1005" name="xor_ln25_13_reg_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="32" slack="1"/>
<pin id="2467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_13 "/>
</bind>
</comp>

<comp id="2470" class="1005" name="U_addr_14_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="6" slack="1"/>
<pin id="2472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_14 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="bitcast_ln25_27_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="32" slack="1"/>
<pin id="2477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_27 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="xor_ln25_14_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="32" slack="1"/>
<pin id="2482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_14 "/>
</bind>
</comp>

<comp id="2485" class="1005" name="U_addr_15_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="6" slack="1"/>
<pin id="2487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_15 "/>
</bind>
</comp>

<comp id="2490" class="1005" name="bitcast_ln25_29_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="32" slack="1"/>
<pin id="2492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_29 "/>
</bind>
</comp>

<comp id="2495" class="1005" name="xor_ln25_15_reg_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="32" slack="1"/>
<pin id="2497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_15 "/>
</bind>
</comp>

<comp id="2500" class="1005" name="U_addr_16_reg_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="6" slack="1"/>
<pin id="2502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_16 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="bitcast_ln25_31_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="32" slack="1"/>
<pin id="2507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_31 "/>
</bind>
</comp>

<comp id="2510" class="1005" name="xor_ln25_16_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="32" slack="1"/>
<pin id="2512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_16 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="U_addr_17_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="6" slack="1"/>
<pin id="2517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_17 "/>
</bind>
</comp>

<comp id="2520" class="1005" name="bitcast_ln25_33_reg_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="32" slack="1"/>
<pin id="2522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_33 "/>
</bind>
</comp>

<comp id="2525" class="1005" name="xor_ln25_17_reg_2525">
<pin_list>
<pin id="2526" dir="0" index="0" bw="32" slack="1"/>
<pin id="2527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_17 "/>
</bind>
</comp>

<comp id="2530" class="1005" name="U_addr_18_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="6" slack="1"/>
<pin id="2532" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_18 "/>
</bind>
</comp>

<comp id="2535" class="1005" name="bitcast_ln25_35_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="32" slack="1"/>
<pin id="2537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_35 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="xor_ln25_18_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="32" slack="1"/>
<pin id="2542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_18 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="U_addr_19_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="6" slack="1"/>
<pin id="2547" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_19 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="bitcast_ln25_37_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="32" slack="1"/>
<pin id="2552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_37 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="xor_ln25_19_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="1"/>
<pin id="2557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_19 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="U_addr_20_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="6" slack="1"/>
<pin id="2562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_20 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="bitcast_ln25_39_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="32" slack="1"/>
<pin id="2567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_39 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="xor_ln25_20_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="32" slack="1"/>
<pin id="2572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_20 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="U_addr_21_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="6" slack="1"/>
<pin id="2577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_21 "/>
</bind>
</comp>

<comp id="2580" class="1005" name="bitcast_ln25_41_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="32" slack="1"/>
<pin id="2582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_41 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="xor_ln25_21_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="32" slack="1"/>
<pin id="2587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_21 "/>
</bind>
</comp>

<comp id="2590" class="1005" name="U_addr_22_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="6" slack="1"/>
<pin id="2592" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_22 "/>
</bind>
</comp>

<comp id="2595" class="1005" name="bitcast_ln25_43_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="32" slack="1"/>
<pin id="2597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_43 "/>
</bind>
</comp>

<comp id="2600" class="1005" name="xor_ln25_22_reg_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="32" slack="1"/>
<pin id="2602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_22 "/>
</bind>
</comp>

<comp id="2605" class="1005" name="U_addr_23_reg_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="6" slack="1"/>
<pin id="2607" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_23 "/>
</bind>
</comp>

<comp id="2610" class="1005" name="bitcast_ln25_45_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="32" slack="1"/>
<pin id="2612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_45 "/>
</bind>
</comp>

<comp id="2615" class="1005" name="xor_ln25_23_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="32" slack="1"/>
<pin id="2617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_23 "/>
</bind>
</comp>

<comp id="2620" class="1005" name="U_addr_24_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="6" slack="1"/>
<pin id="2622" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_24 "/>
</bind>
</comp>

<comp id="2625" class="1005" name="bitcast_ln25_47_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="32" slack="1"/>
<pin id="2627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_47 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="xor_ln25_24_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="32" slack="1"/>
<pin id="2632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_24 "/>
</bind>
</comp>

<comp id="2635" class="1005" name="U_addr_25_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="6" slack="1"/>
<pin id="2637" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_25 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="bitcast_ln25_49_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="32" slack="1"/>
<pin id="2642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_49 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="xor_ln25_25_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="32" slack="1"/>
<pin id="2647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_25 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="U_addr_26_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="6" slack="1"/>
<pin id="2652" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_26 "/>
</bind>
</comp>

<comp id="2655" class="1005" name="bitcast_ln25_51_reg_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="32" slack="1"/>
<pin id="2657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_51 "/>
</bind>
</comp>

<comp id="2660" class="1005" name="xor_ln25_26_reg_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="32" slack="1"/>
<pin id="2662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_26 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="U_addr_27_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="6" slack="1"/>
<pin id="2667" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_27 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="bitcast_ln25_53_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="32" slack="1"/>
<pin id="2672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_53 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="xor_ln25_27_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="32" slack="1"/>
<pin id="2677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_27 "/>
</bind>
</comp>

<comp id="2680" class="1005" name="U_addr_28_reg_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="6" slack="1"/>
<pin id="2682" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_28 "/>
</bind>
</comp>

<comp id="2685" class="1005" name="bitcast_ln25_55_reg_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="32" slack="1"/>
<pin id="2687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_55 "/>
</bind>
</comp>

<comp id="2690" class="1005" name="xor_ln25_28_reg_2690">
<pin_list>
<pin id="2691" dir="0" index="0" bw="32" slack="1"/>
<pin id="2692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_28 "/>
</bind>
</comp>

<comp id="2695" class="1005" name="U_addr_29_reg_2695">
<pin_list>
<pin id="2696" dir="0" index="0" bw="6" slack="1"/>
<pin id="2697" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_29 "/>
</bind>
</comp>

<comp id="2700" class="1005" name="bitcast_ln25_57_reg_2700">
<pin_list>
<pin id="2701" dir="0" index="0" bw="32" slack="1"/>
<pin id="2702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_57 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="xor_ln25_29_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="32" slack="1"/>
<pin id="2707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_29 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="U_addr_30_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="6" slack="1"/>
<pin id="2712" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_30 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="bitcast_ln25_59_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="32" slack="1"/>
<pin id="2717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_59 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="xor_ln25_30_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="32" slack="1"/>
<pin id="2722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_30 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="U_addr_31_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="6" slack="1"/>
<pin id="2727" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_31 "/>
</bind>
</comp>

<comp id="2730" class="1005" name="bitcast_ln25_61_reg_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="32" slack="1"/>
<pin id="2732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_61 "/>
</bind>
</comp>

<comp id="2735" class="1005" name="xor_ln25_31_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="32" slack="1"/>
<pin id="2737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_31 "/>
</bind>
</comp>

<comp id="2740" class="1005" name="U_addr_32_reg_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="6" slack="1"/>
<pin id="2742" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_32 "/>
</bind>
</comp>

<comp id="2745" class="1005" name="bitcast_ln25_63_reg_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="32" slack="1"/>
<pin id="2747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_63 "/>
</bind>
</comp>

<comp id="2750" class="1005" name="xor_ln25_32_reg_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="32" slack="1"/>
<pin id="2752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_32 "/>
</bind>
</comp>

<comp id="2755" class="1005" name="U_addr_33_reg_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="6" slack="1"/>
<pin id="2757" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_33 "/>
</bind>
</comp>

<comp id="2760" class="1005" name="bitcast_ln25_65_reg_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="32" slack="1"/>
<pin id="2762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_65 "/>
</bind>
</comp>

<comp id="2765" class="1005" name="xor_ln25_33_reg_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="32" slack="1"/>
<pin id="2767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_33 "/>
</bind>
</comp>

<comp id="2770" class="1005" name="U_addr_34_reg_2770">
<pin_list>
<pin id="2771" dir="0" index="0" bw="6" slack="1"/>
<pin id="2772" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_34 "/>
</bind>
</comp>

<comp id="2775" class="1005" name="bitcast_ln25_67_reg_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="32" slack="1"/>
<pin id="2777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_67 "/>
</bind>
</comp>

<comp id="2780" class="1005" name="xor_ln25_34_reg_2780">
<pin_list>
<pin id="2781" dir="0" index="0" bw="32" slack="1"/>
<pin id="2782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_34 "/>
</bind>
</comp>

<comp id="2785" class="1005" name="U_addr_35_reg_2785">
<pin_list>
<pin id="2786" dir="0" index="0" bw="6" slack="1"/>
<pin id="2787" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_35 "/>
</bind>
</comp>

<comp id="2790" class="1005" name="bitcast_ln25_69_reg_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="32" slack="1"/>
<pin id="2792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_69 "/>
</bind>
</comp>

<comp id="2795" class="1005" name="xor_ln25_35_reg_2795">
<pin_list>
<pin id="2796" dir="0" index="0" bw="32" slack="1"/>
<pin id="2797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_35 "/>
</bind>
</comp>

<comp id="2800" class="1005" name="U_addr_36_reg_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="6" slack="1"/>
<pin id="2802" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_36 "/>
</bind>
</comp>

<comp id="2805" class="1005" name="bitcast_ln25_71_reg_2805">
<pin_list>
<pin id="2806" dir="0" index="0" bw="32" slack="1"/>
<pin id="2807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_71 "/>
</bind>
</comp>

<comp id="2810" class="1005" name="xor_ln25_36_reg_2810">
<pin_list>
<pin id="2811" dir="0" index="0" bw="32" slack="1"/>
<pin id="2812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_36 "/>
</bind>
</comp>

<comp id="2815" class="1005" name="U_addr_37_reg_2815">
<pin_list>
<pin id="2816" dir="0" index="0" bw="6" slack="1"/>
<pin id="2817" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_37 "/>
</bind>
</comp>

<comp id="2820" class="1005" name="bitcast_ln25_73_reg_2820">
<pin_list>
<pin id="2821" dir="0" index="0" bw="32" slack="1"/>
<pin id="2822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_73 "/>
</bind>
</comp>

<comp id="2825" class="1005" name="xor_ln25_37_reg_2825">
<pin_list>
<pin id="2826" dir="0" index="0" bw="32" slack="1"/>
<pin id="2827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_37 "/>
</bind>
</comp>

<comp id="2830" class="1005" name="U_addr_38_reg_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="6" slack="1"/>
<pin id="2832" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_38 "/>
</bind>
</comp>

<comp id="2835" class="1005" name="bitcast_ln25_75_reg_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="32" slack="1"/>
<pin id="2837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_75 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="xor_ln25_38_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="32" slack="1"/>
<pin id="2842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_38 "/>
</bind>
</comp>

<comp id="2845" class="1005" name="U_addr_39_reg_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="6" slack="1"/>
<pin id="2847" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_39 "/>
</bind>
</comp>

<comp id="2850" class="1005" name="bitcast_ln25_77_reg_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="32" slack="1"/>
<pin id="2852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_77 "/>
</bind>
</comp>

<comp id="2855" class="1005" name="xor_ln25_39_reg_2855">
<pin_list>
<pin id="2856" dir="0" index="0" bw="32" slack="1"/>
<pin id="2857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_39 "/>
</bind>
</comp>

<comp id="2860" class="1005" name="U_addr_40_reg_2860">
<pin_list>
<pin id="2861" dir="0" index="0" bw="6" slack="1"/>
<pin id="2862" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_40 "/>
</bind>
</comp>

<comp id="2865" class="1005" name="bitcast_ln25_79_reg_2865">
<pin_list>
<pin id="2866" dir="0" index="0" bw="32" slack="1"/>
<pin id="2867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_79 "/>
</bind>
</comp>

<comp id="2870" class="1005" name="xor_ln25_40_reg_2870">
<pin_list>
<pin id="2871" dir="0" index="0" bw="32" slack="1"/>
<pin id="2872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_40 "/>
</bind>
</comp>

<comp id="2875" class="1005" name="U_addr_41_reg_2875">
<pin_list>
<pin id="2876" dir="0" index="0" bw="6" slack="1"/>
<pin id="2877" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_41 "/>
</bind>
</comp>

<comp id="2880" class="1005" name="bitcast_ln25_81_reg_2880">
<pin_list>
<pin id="2881" dir="0" index="0" bw="32" slack="1"/>
<pin id="2882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_81 "/>
</bind>
</comp>

<comp id="2885" class="1005" name="xor_ln25_41_reg_2885">
<pin_list>
<pin id="2886" dir="0" index="0" bw="32" slack="1"/>
<pin id="2887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_41 "/>
</bind>
</comp>

<comp id="2890" class="1005" name="U_addr_42_reg_2890">
<pin_list>
<pin id="2891" dir="0" index="0" bw="6" slack="1"/>
<pin id="2892" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_42 "/>
</bind>
</comp>

<comp id="2895" class="1005" name="bitcast_ln25_83_reg_2895">
<pin_list>
<pin id="2896" dir="0" index="0" bw="32" slack="1"/>
<pin id="2897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_83 "/>
</bind>
</comp>

<comp id="2900" class="1005" name="xor_ln25_42_reg_2900">
<pin_list>
<pin id="2901" dir="0" index="0" bw="32" slack="1"/>
<pin id="2902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_42 "/>
</bind>
</comp>

<comp id="2905" class="1005" name="U_addr_43_reg_2905">
<pin_list>
<pin id="2906" dir="0" index="0" bw="6" slack="1"/>
<pin id="2907" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_43 "/>
</bind>
</comp>

<comp id="2910" class="1005" name="bitcast_ln25_85_reg_2910">
<pin_list>
<pin id="2911" dir="0" index="0" bw="32" slack="1"/>
<pin id="2912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_85 "/>
</bind>
</comp>

<comp id="2915" class="1005" name="xor_ln25_43_reg_2915">
<pin_list>
<pin id="2916" dir="0" index="0" bw="32" slack="1"/>
<pin id="2917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_43 "/>
</bind>
</comp>

<comp id="2920" class="1005" name="U_addr_44_reg_2920">
<pin_list>
<pin id="2921" dir="0" index="0" bw="6" slack="1"/>
<pin id="2922" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_44 "/>
</bind>
</comp>

<comp id="2925" class="1005" name="bitcast_ln25_87_reg_2925">
<pin_list>
<pin id="2926" dir="0" index="0" bw="32" slack="1"/>
<pin id="2927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_87 "/>
</bind>
</comp>

<comp id="2930" class="1005" name="xor_ln25_44_reg_2930">
<pin_list>
<pin id="2931" dir="0" index="0" bw="32" slack="1"/>
<pin id="2932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_44 "/>
</bind>
</comp>

<comp id="2935" class="1005" name="U_addr_45_reg_2935">
<pin_list>
<pin id="2936" dir="0" index="0" bw="6" slack="1"/>
<pin id="2937" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_45 "/>
</bind>
</comp>

<comp id="2940" class="1005" name="bitcast_ln25_89_reg_2940">
<pin_list>
<pin id="2941" dir="0" index="0" bw="32" slack="1"/>
<pin id="2942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_89 "/>
</bind>
</comp>

<comp id="2945" class="1005" name="xor_ln25_45_reg_2945">
<pin_list>
<pin id="2946" dir="0" index="0" bw="32" slack="1"/>
<pin id="2947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_45 "/>
</bind>
</comp>

<comp id="2950" class="1005" name="U_addr_46_reg_2950">
<pin_list>
<pin id="2951" dir="0" index="0" bw="6" slack="1"/>
<pin id="2952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_46 "/>
</bind>
</comp>

<comp id="2955" class="1005" name="bitcast_ln25_91_reg_2955">
<pin_list>
<pin id="2956" dir="0" index="0" bw="32" slack="1"/>
<pin id="2957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_91 "/>
</bind>
</comp>

<comp id="2960" class="1005" name="xor_ln25_46_reg_2960">
<pin_list>
<pin id="2961" dir="0" index="0" bw="32" slack="1"/>
<pin id="2962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_46 "/>
</bind>
</comp>

<comp id="2965" class="1005" name="U_addr_47_reg_2965">
<pin_list>
<pin id="2966" dir="0" index="0" bw="6" slack="1"/>
<pin id="2967" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_47 "/>
</bind>
</comp>

<comp id="2970" class="1005" name="bitcast_ln25_93_reg_2970">
<pin_list>
<pin id="2971" dir="0" index="0" bw="32" slack="1"/>
<pin id="2972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_93 "/>
</bind>
</comp>

<comp id="2975" class="1005" name="xor_ln25_47_reg_2975">
<pin_list>
<pin id="2976" dir="0" index="0" bw="32" slack="1"/>
<pin id="2977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_47 "/>
</bind>
</comp>

<comp id="2980" class="1005" name="U_addr_48_reg_2980">
<pin_list>
<pin id="2981" dir="0" index="0" bw="6" slack="1"/>
<pin id="2982" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_48 "/>
</bind>
</comp>

<comp id="2985" class="1005" name="bitcast_ln25_95_reg_2985">
<pin_list>
<pin id="2986" dir="0" index="0" bw="32" slack="1"/>
<pin id="2987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_95 "/>
</bind>
</comp>

<comp id="2990" class="1005" name="xor_ln25_48_reg_2990">
<pin_list>
<pin id="2991" dir="0" index="0" bw="32" slack="1"/>
<pin id="2992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_48 "/>
</bind>
</comp>

<comp id="2995" class="1005" name="U_addr_49_reg_2995">
<pin_list>
<pin id="2996" dir="0" index="0" bw="6" slack="1"/>
<pin id="2997" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_49 "/>
</bind>
</comp>

<comp id="3000" class="1005" name="bitcast_ln25_97_reg_3000">
<pin_list>
<pin id="3001" dir="0" index="0" bw="32" slack="1"/>
<pin id="3002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_97 "/>
</bind>
</comp>

<comp id="3005" class="1005" name="xor_ln25_49_reg_3005">
<pin_list>
<pin id="3006" dir="0" index="0" bw="32" slack="1"/>
<pin id="3007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_49 "/>
</bind>
</comp>

<comp id="3010" class="1005" name="U_addr_50_reg_3010">
<pin_list>
<pin id="3011" dir="0" index="0" bw="6" slack="1"/>
<pin id="3012" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_50 "/>
</bind>
</comp>

<comp id="3015" class="1005" name="bitcast_ln25_99_reg_3015">
<pin_list>
<pin id="3016" dir="0" index="0" bw="32" slack="1"/>
<pin id="3017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_99 "/>
</bind>
</comp>

<comp id="3020" class="1005" name="xor_ln25_50_reg_3020">
<pin_list>
<pin id="3021" dir="0" index="0" bw="32" slack="1"/>
<pin id="3022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_50 "/>
</bind>
</comp>

<comp id="3025" class="1005" name="U_addr_51_reg_3025">
<pin_list>
<pin id="3026" dir="0" index="0" bw="6" slack="1"/>
<pin id="3027" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_51 "/>
</bind>
</comp>

<comp id="3030" class="1005" name="bitcast_ln25_101_reg_3030">
<pin_list>
<pin id="3031" dir="0" index="0" bw="32" slack="1"/>
<pin id="3032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_101 "/>
</bind>
</comp>

<comp id="3035" class="1005" name="xor_ln25_51_reg_3035">
<pin_list>
<pin id="3036" dir="0" index="0" bw="32" slack="1"/>
<pin id="3037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_51 "/>
</bind>
</comp>

<comp id="3040" class="1005" name="U_addr_52_reg_3040">
<pin_list>
<pin id="3041" dir="0" index="0" bw="6" slack="1"/>
<pin id="3042" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_52 "/>
</bind>
</comp>

<comp id="3045" class="1005" name="bitcast_ln25_103_reg_3045">
<pin_list>
<pin id="3046" dir="0" index="0" bw="32" slack="1"/>
<pin id="3047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_103 "/>
</bind>
</comp>

<comp id="3050" class="1005" name="xor_ln25_52_reg_3050">
<pin_list>
<pin id="3051" dir="0" index="0" bw="32" slack="1"/>
<pin id="3052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_52 "/>
</bind>
</comp>

<comp id="3055" class="1005" name="U_addr_53_reg_3055">
<pin_list>
<pin id="3056" dir="0" index="0" bw="6" slack="1"/>
<pin id="3057" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_53 "/>
</bind>
</comp>

<comp id="3060" class="1005" name="bitcast_ln25_105_reg_3060">
<pin_list>
<pin id="3061" dir="0" index="0" bw="32" slack="1"/>
<pin id="3062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_105 "/>
</bind>
</comp>

<comp id="3065" class="1005" name="xor_ln25_53_reg_3065">
<pin_list>
<pin id="3066" dir="0" index="0" bw="32" slack="1"/>
<pin id="3067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_53 "/>
</bind>
</comp>

<comp id="3070" class="1005" name="U_addr_54_reg_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="6" slack="1"/>
<pin id="3072" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_54 "/>
</bind>
</comp>

<comp id="3075" class="1005" name="bitcast_ln25_107_reg_3075">
<pin_list>
<pin id="3076" dir="0" index="0" bw="32" slack="1"/>
<pin id="3077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_107 "/>
</bind>
</comp>

<comp id="3080" class="1005" name="xor_ln25_54_reg_3080">
<pin_list>
<pin id="3081" dir="0" index="0" bw="32" slack="1"/>
<pin id="3082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_54 "/>
</bind>
</comp>

<comp id="3085" class="1005" name="U_addr_55_reg_3085">
<pin_list>
<pin id="3086" dir="0" index="0" bw="6" slack="1"/>
<pin id="3087" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_55 "/>
</bind>
</comp>

<comp id="3090" class="1005" name="bitcast_ln25_109_reg_3090">
<pin_list>
<pin id="3091" dir="0" index="0" bw="32" slack="1"/>
<pin id="3092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_109 "/>
</bind>
</comp>

<comp id="3095" class="1005" name="xor_ln25_55_reg_3095">
<pin_list>
<pin id="3096" dir="0" index="0" bw="32" slack="1"/>
<pin id="3097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25_55 "/>
</bind>
</comp>

<comp id="3100" class="1005" name="bitcast_ln25_111_reg_3100">
<pin_list>
<pin id="3101" dir="0" index="0" bw="32" slack="1"/>
<pin id="3102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_111 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="364"><net_src comp="0" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="6" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="6" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="6" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="391"><net_src comp="0" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="386" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="400"><net_src comp="0" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="6" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="6" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="413" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="427"><net_src comp="0" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="6" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="422" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="6" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="6" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="448"><net_src comp="440" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="6" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="457"><net_src comp="449" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="466"><net_src comp="458" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="472"><net_src comp="4" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="6" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="6" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="487"><net_src comp="0" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="6" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="482" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="496"><net_src comp="4" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="6" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="84" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="491" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="505"><net_src comp="0" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="6" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="86" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="514"><net_src comp="4" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="6" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="88" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="517"><net_src comp="509" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="523"><net_src comp="0" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="6" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="90" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="518" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="532"><net_src comp="4" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="6" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="527" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="6" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="94" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="536" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="550"><net_src comp="4" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="6" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="96" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="545" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="559"><net_src comp="0" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="6" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="98" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="554" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="568"><net_src comp="0" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="6" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="100" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="571"><net_src comp="563" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="577"><net_src comp="4" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="6" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="102" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="572" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="586"><net_src comp="0" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="6" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="104" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="595"><net_src comp="4" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="6" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="106" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="604"><net_src comp="0" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="6" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="108" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="613"><net_src comp="4" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="6" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="110" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="622"><net_src comp="4" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="6" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="8" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="617" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="631"><net_src comp="0" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="6" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="112" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="626" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="640"><net_src comp="4" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="6" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="14" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="635" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="649"><net_src comp="0" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="6" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="114" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="644" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="658"><net_src comp="4" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="6" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="16" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="653" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="667"><net_src comp="0" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="6" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="116" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="662" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="676"><net_src comp="4" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="6" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="18" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="679"><net_src comp="671" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="685"><net_src comp="0" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="6" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="118" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="688"><net_src comp="680" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="694"><net_src comp="4" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="6" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="20" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="697"><net_src comp="689" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="703"><net_src comp="0" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="6" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="698" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="712"><net_src comp="4" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="6" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="22" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="715"><net_src comp="707" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="721"><net_src comp="0" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="6" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="122" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="724"><net_src comp="716" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="730"><net_src comp="4" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="6" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="26" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="733"><net_src comp="725" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="739"><net_src comp="0" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="6" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="124" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="742"><net_src comp="734" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="748"><net_src comp="4" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="6" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="28" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="743" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="757"><net_src comp="0" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="6" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="126" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="752" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="766"><net_src comp="4" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="6" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="30" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="761" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="775"><net_src comp="0" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="6" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="128" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="770" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="784"><net_src comp="4" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="6" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="32" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="793"><net_src comp="0" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="6" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="130" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="788" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="802"><net_src comp="4" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="6" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="34" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="805"><net_src comp="797" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="811"><net_src comp="0" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="6" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="132" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="814"><net_src comp="806" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="820"><net_src comp="4" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="6" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="36" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="815" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="829"><net_src comp="0" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="6" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="134" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="838"><net_src comp="4" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="6" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="38" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="847"><net_src comp="0" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="6" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="136" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="850"><net_src comp="842" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="856"><net_src comp="4" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="6" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="40" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="851" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="865"><net_src comp="0" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="6" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="138" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="868"><net_src comp="860" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="874"><net_src comp="4" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="6" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="42" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="869" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="883"><net_src comp="0" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="6" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="140" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="878" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="892"><net_src comp="4" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="6" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="44" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="895"><net_src comp="887" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="901"><net_src comp="0" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="6" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="142" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="896" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="910"><net_src comp="4" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="6" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="46" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="913"><net_src comp="905" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="919"><net_src comp="4" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="6" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="50" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="922"><net_src comp="914" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="928"><net_src comp="4" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="6" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="52" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="931"><net_src comp="923" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="937"><net_src comp="4" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="6" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="54" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="932" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="946"><net_src comp="4" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="6" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="56" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="949"><net_src comp="941" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="955"><net_src comp="4" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="6" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="58" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="958"><net_src comp="950" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="964"><net_src comp="4" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="6" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="60" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="967"><net_src comp="959" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="973"><net_src comp="4" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="6" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="62" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="976"><net_src comp="968" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="982"><net_src comp="4" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="6" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="64" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="977" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="991"><net_src comp="4" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="6" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="66" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="994"><net_src comp="986" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1000"><net_src comp="4" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="6" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="995" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1009"><net_src comp="4" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="6" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="70" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1012"><net_src comp="1004" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1018"><net_src comp="4" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="6" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="72" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1021"><net_src comp="1013" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1027"><net_src comp="4" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="6" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="74" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1030"><net_src comp="1022" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1036"><net_src comp="4" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="6" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="76" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1039"><net_src comp="1031" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1045"><net_src comp="4" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="6" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="78" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1054"><net_src comp="4" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="6" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="82" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1063"><net_src comp="4" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="6" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="86" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1066"><net_src comp="1058" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1072"><net_src comp="4" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="6" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="90" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1075"><net_src comp="1067" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1081"><net_src comp="4" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="6" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="94" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1084"><net_src comp="1076" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1090"><net_src comp="4" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="6" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="98" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1093"><net_src comp="1085" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1099"><net_src comp="4" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="6" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="100" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1102"><net_src comp="1094" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1108"><net_src comp="4" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="6" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="104" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1111"><net_src comp="1103" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1117"><net_src comp="4" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="6" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="108" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1120"><net_src comp="1112" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1126"><net_src comp="4" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="6" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1129"><net_src comp="1121" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1135"><net_src comp="4" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="6" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="114" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="1130" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1144"><net_src comp="4" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="6" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="116" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1147"><net_src comp="1139" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1153"><net_src comp="4" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="6" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="118" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1156"><net_src comp="1148" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1162"><net_src comp="4" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="6" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="120" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1165"><net_src comp="1157" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1171"><net_src comp="4" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="6" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="122" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1174"><net_src comp="1166" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1180"><net_src comp="4" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="6" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="124" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1183"><net_src comp="1175" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1189"><net_src comp="4" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="6" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="126" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1192"><net_src comp="1184" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1198"><net_src comp="4" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="6" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="128" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1201"><net_src comp="1193" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1207"><net_src comp="4" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="6" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="130" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1210"><net_src comp="1202" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1216"><net_src comp="4" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="6" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="132" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1219"><net_src comp="1211" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1225"><net_src comp="4" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="6" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="134" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1234"><net_src comp="4" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="6" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="136" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1237"><net_src comp="1229" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1243"><net_src comp="4" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="6" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="138" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1246"><net_src comp="1238" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1252"><net_src comp="4" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="6" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="140" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1255"><net_src comp="1247" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1261"><net_src comp="4" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="6" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="142" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1264"><net_src comp="1256" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="1272"><net_src comp="1269" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1280"><net_src comp="48" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1285"><net_src comp="48" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="24" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1294"><net_src comp="1265" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1299"><net_src comp="1265" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1304"><net_src comp="1273" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1309"><net_src comp="1273" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1314"><net_src comp="1273" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1319"><net_src comp="1273" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1324"><net_src comp="1273" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1329"><net_src comp="1273" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1334"><net_src comp="1273" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1339"><net_src comp="1273" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1344"><net_src comp="1273" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1349"><net_src comp="1273" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1354"><net_src comp="1273" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1359"><net_src comp="1286" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1364"><net_src comp="1286" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1369"><net_src comp="1286" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1374"><net_src comp="1286" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1379"><net_src comp="1286" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1384"><net_src comp="1276" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1389"><net_src comp="1276" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1394"><net_src comp="1276" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1399"><net_src comp="1276" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1404"><net_src comp="1276" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1409"><net_src comp="1276" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1414"><net_src comp="1276" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1419"><net_src comp="1276" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1424"><net_src comp="1276" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1429"><net_src comp="1276" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1434"><net_src comp="1276" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1439"><net_src comp="1276" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1444"><net_src comp="1276" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1449"><net_src comp="1276" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1454"><net_src comp="1276" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1459"><net_src comp="1276" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1464"><net_src comp="1276" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1469"><net_src comp="1281" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1474"><net_src comp="1281" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1479"><net_src comp="182" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1484"><net_src comp="1476" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1485"><net_src comp="12" pin="0"/><net_sink comp="1480" pin=1"/></net>

<net id="1489"><net_src comp="1486" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1493"><net_src comp="182" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1498"><net_src comp="1490" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="12" pin="0"/><net_sink comp="1494" pin=1"/></net>

<net id="1503"><net_src comp="1500" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1507"><net_src comp="182" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1512"><net_src comp="1504" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1513"><net_src comp="12" pin="0"/><net_sink comp="1508" pin=1"/></net>

<net id="1517"><net_src comp="1514" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1521"><net_src comp="182" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1526"><net_src comp="1518" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="12" pin="0"/><net_sink comp="1522" pin=1"/></net>

<net id="1531"><net_src comp="1528" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1535"><net_src comp="182" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1540"><net_src comp="1532" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="12" pin="0"/><net_sink comp="1536" pin=1"/></net>

<net id="1545"><net_src comp="1542" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1549"><net_src comp="182" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1554"><net_src comp="1546" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="12" pin="0"/><net_sink comp="1550" pin=1"/></net>

<net id="1559"><net_src comp="1556" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1563"><net_src comp="182" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1568"><net_src comp="1560" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1569"><net_src comp="12" pin="0"/><net_sink comp="1564" pin=1"/></net>

<net id="1573"><net_src comp="1570" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1577"><net_src comp="182" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1582"><net_src comp="1574" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1583"><net_src comp="12" pin="0"/><net_sink comp="1578" pin=1"/></net>

<net id="1587"><net_src comp="1584" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1591"><net_src comp="182" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1596"><net_src comp="1588" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="12" pin="0"/><net_sink comp="1592" pin=1"/></net>

<net id="1601"><net_src comp="1598" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1605"><net_src comp="182" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1610"><net_src comp="1602" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="12" pin="0"/><net_sink comp="1606" pin=1"/></net>

<net id="1615"><net_src comp="1612" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1619"><net_src comp="182" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1624"><net_src comp="1616" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="12" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1629"><net_src comp="1626" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1633"><net_src comp="182" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1638"><net_src comp="1630" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1639"><net_src comp="12" pin="0"/><net_sink comp="1634" pin=1"/></net>

<net id="1643"><net_src comp="1640" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1647"><net_src comp="182" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1652"><net_src comp="1644" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1653"><net_src comp="12" pin="0"/><net_sink comp="1648" pin=1"/></net>

<net id="1657"><net_src comp="1654" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1661"><net_src comp="182" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1666"><net_src comp="1658" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1667"><net_src comp="12" pin="0"/><net_sink comp="1662" pin=1"/></net>

<net id="1671"><net_src comp="1668" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1675"><net_src comp="182" pin="3"/><net_sink comp="1672" pin=0"/></net>

<net id="1680"><net_src comp="1672" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1681"><net_src comp="12" pin="0"/><net_sink comp="1676" pin=1"/></net>

<net id="1685"><net_src comp="1682" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1689"><net_src comp="182" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1694"><net_src comp="1686" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1695"><net_src comp="12" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1699"><net_src comp="1696" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1703"><net_src comp="182" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1708"><net_src comp="1700" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="1709"><net_src comp="12" pin="0"/><net_sink comp="1704" pin=1"/></net>

<net id="1713"><net_src comp="1710" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1717"><net_src comp="182" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1722"><net_src comp="1714" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1723"><net_src comp="12" pin="0"/><net_sink comp="1718" pin=1"/></net>

<net id="1727"><net_src comp="1724" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1731"><net_src comp="182" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1736"><net_src comp="1728" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1737"><net_src comp="12" pin="0"/><net_sink comp="1732" pin=1"/></net>

<net id="1741"><net_src comp="1738" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1745"><net_src comp="182" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1750"><net_src comp="1742" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="1751"><net_src comp="12" pin="0"/><net_sink comp="1746" pin=1"/></net>

<net id="1755"><net_src comp="1752" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1759"><net_src comp="182" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1764"><net_src comp="1756" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1765"><net_src comp="12" pin="0"/><net_sink comp="1760" pin=1"/></net>

<net id="1769"><net_src comp="1766" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1773"><net_src comp="182" pin="3"/><net_sink comp="1770" pin=0"/></net>

<net id="1778"><net_src comp="1770" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1779"><net_src comp="12" pin="0"/><net_sink comp="1774" pin=1"/></net>

<net id="1783"><net_src comp="1780" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1787"><net_src comp="182" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1792"><net_src comp="1784" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="12" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1797"><net_src comp="1794" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1801"><net_src comp="182" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1806"><net_src comp="1798" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1807"><net_src comp="12" pin="0"/><net_sink comp="1802" pin=1"/></net>

<net id="1811"><net_src comp="1808" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1815"><net_src comp="182" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1812" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="12" pin="0"/><net_sink comp="1816" pin=1"/></net>

<net id="1825"><net_src comp="1822" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1829"><net_src comp="182" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1834"><net_src comp="1826" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="12" pin="0"/><net_sink comp="1830" pin=1"/></net>

<net id="1839"><net_src comp="1836" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1843"><net_src comp="182" pin="3"/><net_sink comp="1840" pin=0"/></net>

<net id="1848"><net_src comp="1840" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1849"><net_src comp="12" pin="0"/><net_sink comp="1844" pin=1"/></net>

<net id="1853"><net_src comp="1850" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1857"><net_src comp="182" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1862"><net_src comp="1854" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1863"><net_src comp="12" pin="0"/><net_sink comp="1858" pin=1"/></net>

<net id="1867"><net_src comp="1864" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1871"><net_src comp="182" pin="3"/><net_sink comp="1868" pin=0"/></net>

<net id="1876"><net_src comp="1868" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1877"><net_src comp="12" pin="0"/><net_sink comp="1872" pin=1"/></net>

<net id="1881"><net_src comp="1878" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1885"><net_src comp="182" pin="3"/><net_sink comp="1882" pin=0"/></net>

<net id="1890"><net_src comp="1882" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="1891"><net_src comp="12" pin="0"/><net_sink comp="1886" pin=1"/></net>

<net id="1895"><net_src comp="1892" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1899"><net_src comp="182" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1904"><net_src comp="1896" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="1905"><net_src comp="12" pin="0"/><net_sink comp="1900" pin=1"/></net>

<net id="1909"><net_src comp="1906" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1913"><net_src comp="182" pin="3"/><net_sink comp="1910" pin=0"/></net>

<net id="1918"><net_src comp="1910" pin="1"/><net_sink comp="1914" pin=0"/></net>

<net id="1919"><net_src comp="12" pin="0"/><net_sink comp="1914" pin=1"/></net>

<net id="1923"><net_src comp="1920" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1927"><net_src comp="182" pin="3"/><net_sink comp="1924" pin=0"/></net>

<net id="1932"><net_src comp="1924" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1933"><net_src comp="12" pin="0"/><net_sink comp="1928" pin=1"/></net>

<net id="1937"><net_src comp="1934" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1941"><net_src comp="182" pin="3"/><net_sink comp="1938" pin=0"/></net>

<net id="1946"><net_src comp="1938" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="1947"><net_src comp="12" pin="0"/><net_sink comp="1942" pin=1"/></net>

<net id="1951"><net_src comp="1948" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1955"><net_src comp="182" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1960"><net_src comp="1952" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="12" pin="0"/><net_sink comp="1956" pin=1"/></net>

<net id="1965"><net_src comp="1962" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1969"><net_src comp="182" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1974"><net_src comp="1966" pin="1"/><net_sink comp="1970" pin=0"/></net>

<net id="1975"><net_src comp="12" pin="0"/><net_sink comp="1970" pin=1"/></net>

<net id="1979"><net_src comp="1976" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1983"><net_src comp="182" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1988"><net_src comp="1980" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="1989"><net_src comp="12" pin="0"/><net_sink comp="1984" pin=1"/></net>

<net id="1993"><net_src comp="1990" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1997"><net_src comp="182" pin="3"/><net_sink comp="1994" pin=0"/></net>

<net id="2002"><net_src comp="1994" pin="1"/><net_sink comp="1998" pin=0"/></net>

<net id="2003"><net_src comp="12" pin="0"/><net_sink comp="1998" pin=1"/></net>

<net id="2007"><net_src comp="2004" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2011"><net_src comp="182" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2016"><net_src comp="2008" pin="1"/><net_sink comp="2012" pin=0"/></net>

<net id="2017"><net_src comp="12" pin="0"/><net_sink comp="2012" pin=1"/></net>

<net id="2021"><net_src comp="2018" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2025"><net_src comp="182" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2030"><net_src comp="2022" pin="1"/><net_sink comp="2026" pin=0"/></net>

<net id="2031"><net_src comp="12" pin="0"/><net_sink comp="2026" pin=1"/></net>

<net id="2035"><net_src comp="2032" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2039"><net_src comp="182" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2044"><net_src comp="2036" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2045"><net_src comp="12" pin="0"/><net_sink comp="2040" pin=1"/></net>

<net id="2049"><net_src comp="2046" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2053"><net_src comp="182" pin="3"/><net_sink comp="2050" pin=0"/></net>

<net id="2058"><net_src comp="2050" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2059"><net_src comp="12" pin="0"/><net_sink comp="2054" pin=1"/></net>

<net id="2063"><net_src comp="2060" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2067"><net_src comp="182" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2072"><net_src comp="2064" pin="1"/><net_sink comp="2068" pin=0"/></net>

<net id="2073"><net_src comp="12" pin="0"/><net_sink comp="2068" pin=1"/></net>

<net id="2077"><net_src comp="2074" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2081"><net_src comp="182" pin="3"/><net_sink comp="2078" pin=0"/></net>

<net id="2086"><net_src comp="2078" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="2087"><net_src comp="12" pin="0"/><net_sink comp="2082" pin=1"/></net>

<net id="2091"><net_src comp="2088" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2095"><net_src comp="182" pin="3"/><net_sink comp="2092" pin=0"/></net>

<net id="2100"><net_src comp="2092" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2101"><net_src comp="12" pin="0"/><net_sink comp="2096" pin=1"/></net>

<net id="2105"><net_src comp="2102" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2109"><net_src comp="182" pin="3"/><net_sink comp="2106" pin=0"/></net>

<net id="2114"><net_src comp="2106" pin="1"/><net_sink comp="2110" pin=0"/></net>

<net id="2115"><net_src comp="12" pin="0"/><net_sink comp="2110" pin=1"/></net>

<net id="2119"><net_src comp="2116" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2123"><net_src comp="182" pin="3"/><net_sink comp="2120" pin=0"/></net>

<net id="2128"><net_src comp="2120" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="12" pin="0"/><net_sink comp="2124" pin=1"/></net>

<net id="2133"><net_src comp="2130" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2137"><net_src comp="182" pin="3"/><net_sink comp="2134" pin=0"/></net>

<net id="2142"><net_src comp="2134" pin="1"/><net_sink comp="2138" pin=0"/></net>

<net id="2143"><net_src comp="12" pin="0"/><net_sink comp="2138" pin=1"/></net>

<net id="2147"><net_src comp="2144" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2151"><net_src comp="182" pin="3"/><net_sink comp="2148" pin=0"/></net>

<net id="2156"><net_src comp="2148" pin="1"/><net_sink comp="2152" pin=0"/></net>

<net id="2157"><net_src comp="12" pin="0"/><net_sink comp="2152" pin=1"/></net>

<net id="2161"><net_src comp="2158" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2165"><net_src comp="182" pin="3"/><net_sink comp="2162" pin=0"/></net>

<net id="2170"><net_src comp="2162" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2171"><net_src comp="12" pin="0"/><net_sink comp="2166" pin=1"/></net>

<net id="2175"><net_src comp="2172" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2179"><net_src comp="182" pin="3"/><net_sink comp="2176" pin=0"/></net>

<net id="2184"><net_src comp="2176" pin="1"/><net_sink comp="2180" pin=0"/></net>

<net id="2185"><net_src comp="12" pin="0"/><net_sink comp="2180" pin=1"/></net>

<net id="2189"><net_src comp="2186" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2193"><net_src comp="182" pin="3"/><net_sink comp="2190" pin=0"/></net>

<net id="2198"><net_src comp="2190" pin="1"/><net_sink comp="2194" pin=0"/></net>

<net id="2199"><net_src comp="12" pin="0"/><net_sink comp="2194" pin=1"/></net>

<net id="2203"><net_src comp="2200" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2207"><net_src comp="182" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2212"><net_src comp="2204" pin="1"/><net_sink comp="2208" pin=0"/></net>

<net id="2213"><net_src comp="12" pin="0"/><net_sink comp="2208" pin=1"/></net>

<net id="2217"><net_src comp="2214" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2221"><net_src comp="182" pin="3"/><net_sink comp="2218" pin=0"/></net>

<net id="2226"><net_src comp="2218" pin="1"/><net_sink comp="2222" pin=0"/></net>

<net id="2227"><net_src comp="12" pin="0"/><net_sink comp="2222" pin=1"/></net>

<net id="2231"><net_src comp="2228" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2235"><net_src comp="182" pin="3"/><net_sink comp="2232" pin=0"/></net>

<net id="2240"><net_src comp="2232" pin="1"/><net_sink comp="2236" pin=0"/></net>

<net id="2241"><net_src comp="12" pin="0"/><net_sink comp="2236" pin=1"/></net>

<net id="2245"><net_src comp="2242" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2249"><net_src comp="182" pin="3"/><net_sink comp="2246" pin=0"/></net>

<net id="2254"><net_src comp="2246" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="2255"><net_src comp="12" pin="0"/><net_sink comp="2250" pin=1"/></net>

<net id="2259"><net_src comp="2256" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2263"><net_src comp="174" pin="3"/><net_sink comp="2260" pin=0"/></net>

<net id="2264"><net_src comp="2260" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2268"><net_src comp="168" pin="2"/><net_sink comp="2265" pin=0"/></net>

<net id="2269"><net_src comp="2265" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="2273"><net_src comp="1480" pin="2"/><net_sink comp="2270" pin=0"/></net>

<net id="2274"><net_src comp="2270" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="2278"><net_src comp="188" pin="3"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2283"><net_src comp="1486" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2288"><net_src comp="1494" pin="2"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="2293"><net_src comp="197" pin="3"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2298"><net_src comp="1500" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2303"><net_src comp="1508" pin="2"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2308"><net_src comp="206" pin="3"/><net_sink comp="2305" pin=0"/></net>

<net id="2309"><net_src comp="2305" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2313"><net_src comp="1514" pin="1"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2318"><net_src comp="1522" pin="2"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="2323"><net_src comp="215" pin="3"/><net_sink comp="2320" pin=0"/></net>

<net id="2324"><net_src comp="2320" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2328"><net_src comp="1528" pin="1"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2333"><net_src comp="1536" pin="2"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="2338"><net_src comp="224" pin="3"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2343"><net_src comp="1542" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2348"><net_src comp="1550" pin="2"/><net_sink comp="2345" pin=0"/></net>

<net id="2349"><net_src comp="2345" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="2353"><net_src comp="233" pin="3"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2358"><net_src comp="1556" pin="1"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2363"><net_src comp="1564" pin="2"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="2368"><net_src comp="242" pin="3"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2373"><net_src comp="1570" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2378"><net_src comp="1578" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="2383"><net_src comp="251" pin="3"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2388"><net_src comp="1584" pin="1"/><net_sink comp="2385" pin=0"/></net>

<net id="2389"><net_src comp="2385" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2393"><net_src comp="1592" pin="2"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="2398"><net_src comp="260" pin="3"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2403"><net_src comp="1598" pin="1"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2408"><net_src comp="1606" pin="2"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="2413"><net_src comp="269" pin="3"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2418"><net_src comp="1612" pin="1"/><net_sink comp="2415" pin=0"/></net>

<net id="2419"><net_src comp="2415" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2423"><net_src comp="1620" pin="2"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="2428"><net_src comp="278" pin="3"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2433"><net_src comp="1626" pin="1"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2438"><net_src comp="1634" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="2443"><net_src comp="287" pin="3"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2448"><net_src comp="1640" pin="1"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2453"><net_src comp="1648" pin="2"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="2458"><net_src comp="296" pin="3"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2463"><net_src comp="1654" pin="1"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2468"><net_src comp="1662" pin="2"/><net_sink comp="2465" pin=0"/></net>

<net id="2469"><net_src comp="2465" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="2473"><net_src comp="305" pin="3"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2478"><net_src comp="1668" pin="1"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2483"><net_src comp="1676" pin="2"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="1682" pin=0"/></net>

<net id="2488"><net_src comp="314" pin="3"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2493"><net_src comp="1682" pin="1"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2498"><net_src comp="1690" pin="2"/><net_sink comp="2495" pin=0"/></net>

<net id="2499"><net_src comp="2495" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="2503"><net_src comp="323" pin="3"/><net_sink comp="2500" pin=0"/></net>

<net id="2504"><net_src comp="2500" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2508"><net_src comp="1696" pin="1"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2513"><net_src comp="1704" pin="2"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="2518"><net_src comp="332" pin="3"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2523"><net_src comp="1710" pin="1"/><net_sink comp="2520" pin=0"/></net>

<net id="2524"><net_src comp="2520" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2528"><net_src comp="1718" pin="2"/><net_sink comp="2525" pin=0"/></net>

<net id="2529"><net_src comp="2525" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="2533"><net_src comp="341" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2538"><net_src comp="1724" pin="1"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2543"><net_src comp="1732" pin="2"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="2548"><net_src comp="350" pin="3"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2553"><net_src comp="1738" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2558"><net_src comp="1746" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="2563"><net_src comp="359" pin="3"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2568"><net_src comp="1752" pin="1"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2573"><net_src comp="1760" pin="2"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="2578"><net_src comp="368" pin="3"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2583"><net_src comp="1766" pin="1"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2588"><net_src comp="1774" pin="2"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="2593"><net_src comp="377" pin="3"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2598"><net_src comp="1780" pin="1"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2603"><net_src comp="1788" pin="2"/><net_sink comp="2600" pin=0"/></net>

<net id="2604"><net_src comp="2600" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="2608"><net_src comp="386" pin="3"/><net_sink comp="2605" pin=0"/></net>

<net id="2609"><net_src comp="2605" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2613"><net_src comp="1794" pin="1"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2618"><net_src comp="1802" pin="2"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="2623"><net_src comp="395" pin="3"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2628"><net_src comp="1808" pin="1"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2633"><net_src comp="1816" pin="2"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="2638"><net_src comp="404" pin="3"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2643"><net_src comp="1822" pin="1"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2648"><net_src comp="1830" pin="2"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="2653"><net_src comp="413" pin="3"/><net_sink comp="2650" pin=0"/></net>

<net id="2654"><net_src comp="2650" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2658"><net_src comp="1836" pin="1"/><net_sink comp="2655" pin=0"/></net>

<net id="2659"><net_src comp="2655" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2663"><net_src comp="1844" pin="2"/><net_sink comp="2660" pin=0"/></net>

<net id="2664"><net_src comp="2660" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2668"><net_src comp="422" pin="3"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2673"><net_src comp="1850" pin="1"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2678"><net_src comp="1858" pin="2"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="2683"><net_src comp="431" pin="3"/><net_sink comp="2680" pin=0"/></net>

<net id="2684"><net_src comp="2680" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2688"><net_src comp="1864" pin="1"/><net_sink comp="2685" pin=0"/></net>

<net id="2689"><net_src comp="2685" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2693"><net_src comp="1872" pin="2"/><net_sink comp="2690" pin=0"/></net>

<net id="2694"><net_src comp="2690" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="2698"><net_src comp="440" pin="3"/><net_sink comp="2695" pin=0"/></net>

<net id="2699"><net_src comp="2695" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2703"><net_src comp="1878" pin="1"/><net_sink comp="2700" pin=0"/></net>

<net id="2704"><net_src comp="2700" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2708"><net_src comp="1886" pin="2"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="2713"><net_src comp="449" pin="3"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2718"><net_src comp="1892" pin="1"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2723"><net_src comp="1900" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="2728"><net_src comp="458" pin="3"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2733"><net_src comp="1906" pin="1"/><net_sink comp="2730" pin=0"/></net>

<net id="2734"><net_src comp="2730" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2738"><net_src comp="1914" pin="2"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="2743"><net_src comp="482" pin="3"/><net_sink comp="2740" pin=0"/></net>

<net id="2744"><net_src comp="2740" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2748"><net_src comp="1920" pin="1"/><net_sink comp="2745" pin=0"/></net>

<net id="2749"><net_src comp="2745" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2753"><net_src comp="1928" pin="2"/><net_sink comp="2750" pin=0"/></net>

<net id="2754"><net_src comp="2750" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="2758"><net_src comp="500" pin="3"/><net_sink comp="2755" pin=0"/></net>

<net id="2759"><net_src comp="2755" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2763"><net_src comp="1934" pin="1"/><net_sink comp="2760" pin=0"/></net>

<net id="2764"><net_src comp="2760" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2768"><net_src comp="1942" pin="2"/><net_sink comp="2765" pin=0"/></net>

<net id="2769"><net_src comp="2765" pin="1"/><net_sink comp="1948" pin=0"/></net>

<net id="2773"><net_src comp="518" pin="3"/><net_sink comp="2770" pin=0"/></net>

<net id="2774"><net_src comp="2770" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2778"><net_src comp="1948" pin="1"/><net_sink comp="2775" pin=0"/></net>

<net id="2779"><net_src comp="2775" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2783"><net_src comp="1956" pin="2"/><net_sink comp="2780" pin=0"/></net>

<net id="2784"><net_src comp="2780" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="2788"><net_src comp="536" pin="3"/><net_sink comp="2785" pin=0"/></net>

<net id="2789"><net_src comp="2785" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2793"><net_src comp="1962" pin="1"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2798"><net_src comp="1970" pin="2"/><net_sink comp="2795" pin=0"/></net>

<net id="2799"><net_src comp="2795" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="2803"><net_src comp="554" pin="3"/><net_sink comp="2800" pin=0"/></net>

<net id="2804"><net_src comp="2800" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2808"><net_src comp="1976" pin="1"/><net_sink comp="2805" pin=0"/></net>

<net id="2809"><net_src comp="2805" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2813"><net_src comp="1984" pin="2"/><net_sink comp="2810" pin=0"/></net>

<net id="2814"><net_src comp="2810" pin="1"/><net_sink comp="1990" pin=0"/></net>

<net id="2818"><net_src comp="563" pin="3"/><net_sink comp="2815" pin=0"/></net>

<net id="2819"><net_src comp="2815" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2823"><net_src comp="1990" pin="1"/><net_sink comp="2820" pin=0"/></net>

<net id="2824"><net_src comp="2820" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2828"><net_src comp="1998" pin="2"/><net_sink comp="2825" pin=0"/></net>

<net id="2829"><net_src comp="2825" pin="1"/><net_sink comp="2004" pin=0"/></net>

<net id="2833"><net_src comp="581" pin="3"/><net_sink comp="2830" pin=0"/></net>

<net id="2834"><net_src comp="2830" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2838"><net_src comp="2004" pin="1"/><net_sink comp="2835" pin=0"/></net>

<net id="2839"><net_src comp="2835" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2843"><net_src comp="2012" pin="2"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2848"><net_src comp="599" pin="3"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2853"><net_src comp="2018" pin="1"/><net_sink comp="2850" pin=0"/></net>

<net id="2854"><net_src comp="2850" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2858"><net_src comp="2026" pin="2"/><net_sink comp="2855" pin=0"/></net>

<net id="2859"><net_src comp="2855" pin="1"/><net_sink comp="2032" pin=0"/></net>

<net id="2863"><net_src comp="626" pin="3"/><net_sink comp="2860" pin=0"/></net>

<net id="2864"><net_src comp="2860" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2868"><net_src comp="2032" pin="1"/><net_sink comp="2865" pin=0"/></net>

<net id="2869"><net_src comp="2865" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2873"><net_src comp="2040" pin="2"/><net_sink comp="2870" pin=0"/></net>

<net id="2874"><net_src comp="2870" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2878"><net_src comp="644" pin="3"/><net_sink comp="2875" pin=0"/></net>

<net id="2879"><net_src comp="2875" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2883"><net_src comp="2046" pin="1"/><net_sink comp="2880" pin=0"/></net>

<net id="2884"><net_src comp="2880" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2888"><net_src comp="2054" pin="2"/><net_sink comp="2885" pin=0"/></net>

<net id="2889"><net_src comp="2885" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="2893"><net_src comp="662" pin="3"/><net_sink comp="2890" pin=0"/></net>

<net id="2894"><net_src comp="2890" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2898"><net_src comp="2060" pin="1"/><net_sink comp="2895" pin=0"/></net>

<net id="2899"><net_src comp="2895" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2903"><net_src comp="2068" pin="2"/><net_sink comp="2900" pin=0"/></net>

<net id="2904"><net_src comp="2900" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2908"><net_src comp="680" pin="3"/><net_sink comp="2905" pin=0"/></net>

<net id="2909"><net_src comp="2905" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2913"><net_src comp="2074" pin="1"/><net_sink comp="2910" pin=0"/></net>

<net id="2914"><net_src comp="2910" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2918"><net_src comp="2082" pin="2"/><net_sink comp="2915" pin=0"/></net>

<net id="2919"><net_src comp="2915" pin="1"/><net_sink comp="2088" pin=0"/></net>

<net id="2923"><net_src comp="698" pin="3"/><net_sink comp="2920" pin=0"/></net>

<net id="2924"><net_src comp="2920" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2928"><net_src comp="2088" pin="1"/><net_sink comp="2925" pin=0"/></net>

<net id="2929"><net_src comp="2925" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2933"><net_src comp="2096" pin="2"/><net_sink comp="2930" pin=0"/></net>

<net id="2934"><net_src comp="2930" pin="1"/><net_sink comp="2102" pin=0"/></net>

<net id="2938"><net_src comp="716" pin="3"/><net_sink comp="2935" pin=0"/></net>

<net id="2939"><net_src comp="2935" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2943"><net_src comp="2102" pin="1"/><net_sink comp="2940" pin=0"/></net>

<net id="2944"><net_src comp="2940" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2948"><net_src comp="2110" pin="2"/><net_sink comp="2945" pin=0"/></net>

<net id="2949"><net_src comp="2945" pin="1"/><net_sink comp="2116" pin=0"/></net>

<net id="2953"><net_src comp="734" pin="3"/><net_sink comp="2950" pin=0"/></net>

<net id="2954"><net_src comp="2950" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2958"><net_src comp="2116" pin="1"/><net_sink comp="2955" pin=0"/></net>

<net id="2959"><net_src comp="2955" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2963"><net_src comp="2124" pin="2"/><net_sink comp="2960" pin=0"/></net>

<net id="2964"><net_src comp="2960" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2968"><net_src comp="752" pin="3"/><net_sink comp="2965" pin=0"/></net>

<net id="2969"><net_src comp="2965" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2973"><net_src comp="2130" pin="1"/><net_sink comp="2970" pin=0"/></net>

<net id="2974"><net_src comp="2970" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2978"><net_src comp="2138" pin="2"/><net_sink comp="2975" pin=0"/></net>

<net id="2979"><net_src comp="2975" pin="1"/><net_sink comp="2144" pin=0"/></net>

<net id="2983"><net_src comp="770" pin="3"/><net_sink comp="2980" pin=0"/></net>

<net id="2984"><net_src comp="2980" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2988"><net_src comp="2144" pin="1"/><net_sink comp="2985" pin=0"/></net>

<net id="2989"><net_src comp="2985" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="2993"><net_src comp="2152" pin="2"/><net_sink comp="2990" pin=0"/></net>

<net id="2994"><net_src comp="2990" pin="1"/><net_sink comp="2158" pin=0"/></net>

<net id="2998"><net_src comp="788" pin="3"/><net_sink comp="2995" pin=0"/></net>

<net id="2999"><net_src comp="2995" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3003"><net_src comp="2158" pin="1"/><net_sink comp="3000" pin=0"/></net>

<net id="3004"><net_src comp="3000" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3008"><net_src comp="2166" pin="2"/><net_sink comp="3005" pin=0"/></net>

<net id="3009"><net_src comp="3005" pin="1"/><net_sink comp="2172" pin=0"/></net>

<net id="3013"><net_src comp="806" pin="3"/><net_sink comp="3010" pin=0"/></net>

<net id="3014"><net_src comp="3010" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3018"><net_src comp="2172" pin="1"/><net_sink comp="3015" pin=0"/></net>

<net id="3019"><net_src comp="3015" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3023"><net_src comp="2180" pin="2"/><net_sink comp="3020" pin=0"/></net>

<net id="3024"><net_src comp="3020" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="3028"><net_src comp="824" pin="3"/><net_sink comp="3025" pin=0"/></net>

<net id="3029"><net_src comp="3025" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3033"><net_src comp="2186" pin="1"/><net_sink comp="3030" pin=0"/></net>

<net id="3034"><net_src comp="3030" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3038"><net_src comp="2194" pin="2"/><net_sink comp="3035" pin=0"/></net>

<net id="3039"><net_src comp="3035" pin="1"/><net_sink comp="2200" pin=0"/></net>

<net id="3043"><net_src comp="842" pin="3"/><net_sink comp="3040" pin=0"/></net>

<net id="3044"><net_src comp="3040" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3048"><net_src comp="2200" pin="1"/><net_sink comp="3045" pin=0"/></net>

<net id="3049"><net_src comp="3045" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3053"><net_src comp="2208" pin="2"/><net_sink comp="3050" pin=0"/></net>

<net id="3054"><net_src comp="3050" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="3058"><net_src comp="860" pin="3"/><net_sink comp="3055" pin=0"/></net>

<net id="3059"><net_src comp="3055" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3063"><net_src comp="2214" pin="1"/><net_sink comp="3060" pin=0"/></net>

<net id="3064"><net_src comp="3060" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3068"><net_src comp="2222" pin="2"/><net_sink comp="3065" pin=0"/></net>

<net id="3069"><net_src comp="3065" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="3073"><net_src comp="878" pin="3"/><net_sink comp="3070" pin=0"/></net>

<net id="3074"><net_src comp="3070" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3078"><net_src comp="2228" pin="1"/><net_sink comp="3075" pin=0"/></net>

<net id="3079"><net_src comp="3075" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3083"><net_src comp="2236" pin="2"/><net_sink comp="3080" pin=0"/></net>

<net id="3084"><net_src comp="3080" pin="1"/><net_sink comp="2242" pin=0"/></net>

<net id="3088"><net_src comp="896" pin="3"/><net_sink comp="3085" pin=0"/></net>

<net id="3089"><net_src comp="3085" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="3093"><net_src comp="2242" pin="1"/><net_sink comp="3090" pin=0"/></net>

<net id="3094"><net_src comp="3090" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="3098"><net_src comp="2250" pin="2"/><net_sink comp="3095" pin=0"/></net>

<net id="3099"><net_src comp="3095" pin="1"/><net_sink comp="2256" pin=0"/></net>

<net id="3103"><net_src comp="2256" pin="1"/><net_sink comp="3100" pin=0"/></net>

<net id="3104"><net_src comp="3100" pin="1"/><net_sink comp="1265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V | {33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 }
 - Input state : 
	Port: hnn_fpga : U | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
	Port: hnn_fpga : l | {2 }
  - Chain level:
	State 1
		U_load : 1
	State 2
		bitcast_ln25 : 1
		xor_ln25 : 2
		U_load_1 : 1
	State 3
		tmp_2_0_1 : 1
		bitcast_ln25_2 : 1
		xor_ln25_1 : 2
		U_load_2 : 1
	State 4
		tmp_2_0_2 : 1
		bitcast_ln25_4 : 1
		xor_ln25_2 : 2
		U_load_3 : 1
	State 5
		tmp_2_0_3 : 1
		bitcast_ln25_6 : 1
		xor_ln25_3 : 2
		U_load_4 : 1
	State 6
		tmp_2_0_4 : 1
		bitcast_ln25_8 : 1
		xor_ln25_4 : 2
		U_load_5 : 1
	State 7
		tmp_2_0_5 : 1
		bitcast_ln25_10 : 1
		xor_ln25_5 : 2
		U_load_6 : 1
	State 8
		tmp_2_0_6 : 1
		bitcast_ln25_12 : 1
		xor_ln25_6 : 2
		U_load_7 : 1
	State 9
		tmp_2_0_7 : 1
		bitcast_ln25_14 : 1
		xor_ln25_7 : 2
		U_load_8 : 1
	State 10
		tmp_2_1 : 1
		bitcast_ln25_16 : 1
		xor_ln25_8 : 2
		U_load_9 : 1
	State 11
		tmp_2_1_2 : 1
		bitcast_ln25_18 : 1
		xor_ln25_9 : 2
		U_load_10 : 1
	State 12
		tmp_2_1_3 : 1
		bitcast_ln25_20 : 1
		xor_ln25_10 : 2
		U_load_11 : 1
	State 13
		tmp_2_1_4 : 1
		bitcast_ln25_22 : 1
		xor_ln25_11 : 2
		U_load_12 : 1
	State 14
		tmp_2_1_5 : 1
		bitcast_ln25_24 : 1
		xor_ln25_12 : 2
		U_load_13 : 1
	State 15
		tmp_2_1_6 : 1
		bitcast_ln25_26 : 1
		xor_ln25_13 : 2
		U_load_14 : 1
	State 16
		tmp_2_1_7 : 1
		bitcast_ln25_28 : 1
		xor_ln25_14 : 2
		U_load_15 : 1
	State 17
		tmp_2_2 : 1
		bitcast_ln25_30 : 1
		xor_ln25_15 : 2
		U_load_16 : 1
	State 18
		tmp_2_2_1 : 1
		bitcast_ln25_32 : 1
		xor_ln25_16 : 2
		U_load_17 : 1
	State 19
		tmp_2_2_3 : 1
		bitcast_ln25_34 : 1
		xor_ln25_17 : 2
		U_load_18 : 1
	State 20
		tmp_2_2_4 : 1
		bitcast_ln25_36 : 1
		xor_ln25_18 : 2
		U_load_19 : 1
	State 21
		tmp_2_2_5 : 1
		bitcast_ln25_38 : 1
		xor_ln25_19 : 2
		U_load_20 : 1
	State 22
		tmp_2_2_6 : 1
		bitcast_ln25_40 : 1
		xor_ln25_20 : 2
		U_load_21 : 1
	State 23
		tmp_2_2_7 : 1
		bitcast_ln25_42 : 1
		xor_ln25_21 : 2
		U_load_22 : 1
	State 24
		tmp_2_3 : 1
		bitcast_ln25_44 : 1
		xor_ln25_22 : 2
		U_load_23 : 1
	State 25
		tmp_2_3_1 : 1
		bitcast_ln25_46 : 1
		xor_ln25_23 : 2
		U_load_24 : 1
	State 26
		tmp_2_3_2 : 1
		bitcast_ln25_48 : 1
		xor_ln25_24 : 2
		U_load_25 : 1
	State 27
		tmp_2_3_4 : 1
		bitcast_ln25_50 : 1
		xor_ln25_25 : 2
		U_load_26 : 1
	State 28
		tmp_2_3_5 : 1
		bitcast_ln25_52 : 1
		xor_ln25_26 : 2
		U_load_27 : 1
	State 29
		tmp_2_3_6 : 1
		bitcast_ln25_54 : 1
		xor_ln25_27 : 2
		U_load_28 : 1
	State 30
		tmp_2_3_7 : 1
		bitcast_ln25_56 : 1
		xor_ln25_28 : 2
		U_load_29 : 1
	State 31
		tmp_2_4 : 1
		bitcast_ln25_58 : 1
		xor_ln25_29 : 2
		U_load_30 : 1
	State 32
		tmp_2_4_1 : 1
		bitcast_ln25_60 : 1
		xor_ln25_30 : 2
		U_load_31 : 1
	State 33
		store_ln23 : 1
		tmp_2_4_2 : 1
		bitcast_ln25_62 : 1
		xor_ln25_31 : 2
		U_load_32 : 1
	State 34
		store_ln23 : 1
		tmp_2_4_3 : 1
		bitcast_ln25_64 : 1
		xor_ln25_32 : 2
		U_load_33 : 1
	State 35
		store_ln23 : 1
		tmp_2_4_5 : 1
		bitcast_ln25_66 : 1
		xor_ln25_33 : 2
		U_load_34 : 1
	State 36
		store_ln23 : 1
		tmp_2_4_6 : 1
		bitcast_ln25_68 : 1
		xor_ln25_34 : 2
		U_load_35 : 1
	State 37
		store_ln23 : 1
		tmp_2_4_7 : 1
		bitcast_ln25_70 : 1
		xor_ln25_35 : 2
		U_load_36 : 1
	State 38
		tmp_2_5 : 1
		bitcast_ln25_72 : 1
		xor_ln25_36 : 2
		U_load_37 : 1
		store_ln23 : 1
	State 39
		tmp_2_5_1 : 1
		bitcast_ln25_74 : 1
		xor_ln25_37 : 2
		U_load_38 : 1
		store_ln23 : 1
	State 40
		tmp_2_5_2 : 1
		bitcast_ln25_76 : 1
		xor_ln25_38 : 2
		U_load_39 : 1
		store_ln23 : 1
	State 41
		store_ln25 : 1
		tmp_2_5_3 : 1
		bitcast_ln25_78 : 1
		xor_ln25_39 : 2
		U_load_40 : 1
	State 42
		store_ln25 : 1
		tmp_2_5_4 : 1
		bitcast_ln25_80 : 1
		xor_ln25_40 : 2
		U_load_41 : 1
	State 43
		store_ln25 : 1
		tmp_2_5_6 : 1
		bitcast_ln25_82 : 1
		xor_ln25_41 : 2
		U_load_42 : 1
	State 44
		store_ln25 : 1
		tmp_2_5_7 : 1
		bitcast_ln25_84 : 1
		xor_ln25_42 : 2
		U_load_43 : 1
	State 45
		store_ln25 : 1
		tmp_2_6 : 1
		bitcast_ln25_86 : 1
		xor_ln25_43 : 2
		U_load_44 : 1
	State 46
		store_ln25 : 1
		tmp_2_6_1 : 1
		bitcast_ln25_88 : 1
		xor_ln25_44 : 2
		U_load_45 : 1
	State 47
		store_ln25 : 1
		tmp_2_6_2 : 1
		bitcast_ln25_90 : 1
		xor_ln25_45 : 2
		U_load_46 : 1
	State 48
		store_ln25 : 1
		tmp_2_6_3 : 1
		bitcast_ln25_92 : 1
		xor_ln25_46 : 2
		U_load_47 : 1
	State 49
		store_ln25 : 1
		tmp_2_6_4 : 1
		bitcast_ln25_94 : 1
		xor_ln25_47 : 2
		U_load_48 : 1
	State 50
		store_ln25 : 1
		tmp_2_6_5 : 1
		bitcast_ln25_96 : 1
		xor_ln25_48 : 2
		U_load_49 : 1
	State 51
		store_ln25 : 1
		tmp_2_6_7 : 1
		bitcast_ln25_98 : 1
		xor_ln25_49 : 2
		U_load_50 : 1
	State 52
		store_ln25 : 1
		tmp_2_7 : 1
		bitcast_ln25_100 : 1
		xor_ln25_50 : 2
		U_load_51 : 1
	State 53
		store_ln25 : 1
		tmp_2_7_1 : 1
		bitcast_ln25_102 : 1
		xor_ln25_51 : 2
		U_load_52 : 1
	State 54
		store_ln25 : 1
		tmp_2_7_2 : 1
		bitcast_ln25_104 : 1
		xor_ln25_52 : 2
		U_load_53 : 1
	State 55
		store_ln25 : 1
		tmp_2_7_3 : 1
		bitcast_ln25_106 : 1
		xor_ln25_53 : 2
		U_load_54 : 1
	State 56
		store_ln25 : 1
		tmp_2_7_4 : 1
		bitcast_ln25_108 : 1
		xor_ln25_54 : 2
		U_load_55 : 1
	State 57
		store_ln25 : 1
		tmp_2_7_5 : 1
		bitcast_ln25_110 : 1
		xor_ln25_55 : 2
	State 58
		store_ln25 : 1
		tmp_2_7_6 : 1
	State 59
		store_ln25 : 1
	State 60
		store_ln25 : 1
	State 61
		store_ln25 : 1
	State 62
		store_ln25 : 1
	State 63
		store_ln25 : 1
	State 64
		store_ln25 : 1
	State 65
		store_ln25 : 1
	State 66
		store_ln25 : 1
	State 67
		store_ln25 : 1
	State 68
		store_ln25 : 1
	State 69
		store_ln25 : 1
	State 70
		store_ln25 : 1
	State 71
		store_ln25 : 1
	State 72
		store_ln25 : 1
	State 73
		store_ln25 : 1
	State 74
		store_ln25 : 1
	State 75
		store_ln25 : 1
	State 76
		store_ln25 : 1
	State 77
		store_ln25 : 1
	State 78
		store_ln25 : 1
	State 79
		store_ln25 : 1
	State 80
		store_ln25 : 1
	State 81
		store_ln25 : 1
	State 82
		store_ln25 : 1
	State 83
		store_ln25 : 1
	State 84
		store_ln25 : 1
	State 85
		store_ln25 : 1
	State 86
		store_ln25 : 1
	State 87
		store_ln25 : 1
	State 88
		store_ln25 : 1
	State 89
		store_ln25 : 1
	State 90
		store_ln25 : 1
	State 91
		store_ln25 : 1
	State 92
		store_ln25 : 1
	State 93
		store_ln25 : 1
	State 94
		store_ln25 : 1
	State 95
		store_ln25 : 1
	State 96
		store_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   ddiv   |     grp_fu_1281     |    0    |   1710  |   3253  |
|----------|---------------------|---------|---------|---------|
|   dexp   |     grp_fu_1286     |    26   |   1022  |   2463  |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln25_fu_1480  |    0    |    0    |    32   |
|          |  xor_ln25_1_fu_1494 |    0    |    0    |    32   |
|          |  xor_ln25_2_fu_1508 |    0    |    0    |    32   |
|          |  xor_ln25_3_fu_1522 |    0    |    0    |    32   |
|          |  xor_ln25_4_fu_1536 |    0    |    0    |    32   |
|          |  xor_ln25_5_fu_1550 |    0    |    0    |    32   |
|          |  xor_ln25_6_fu_1564 |    0    |    0    |    32   |
|          |  xor_ln25_7_fu_1578 |    0    |    0    |    32   |
|          |  xor_ln25_8_fu_1592 |    0    |    0    |    32   |
|          |  xor_ln25_9_fu_1606 |    0    |    0    |    32   |
|          | xor_ln25_10_fu_1620 |    0    |    0    |    32   |
|          | xor_ln25_11_fu_1634 |    0    |    0    |    32   |
|          | xor_ln25_12_fu_1648 |    0    |    0    |    32   |
|          | xor_ln25_13_fu_1662 |    0    |    0    |    32   |
|          | xor_ln25_14_fu_1676 |    0    |    0    |    32   |
|          | xor_ln25_15_fu_1690 |    0    |    0    |    32   |
|          | xor_ln25_16_fu_1704 |    0    |    0    |    32   |
|          | xor_ln25_17_fu_1718 |    0    |    0    |    32   |
|          | xor_ln25_18_fu_1732 |    0    |    0    |    32   |
|          | xor_ln25_19_fu_1746 |    0    |    0    |    32   |
|          | xor_ln25_20_fu_1760 |    0    |    0    |    32   |
|          | xor_ln25_21_fu_1774 |    0    |    0    |    32   |
|          | xor_ln25_22_fu_1788 |    0    |    0    |    32   |
|          | xor_ln25_23_fu_1802 |    0    |    0    |    32   |
|          | xor_ln25_24_fu_1816 |    0    |    0    |    32   |
|          | xor_ln25_25_fu_1830 |    0    |    0    |    32   |
|          | xor_ln25_26_fu_1844 |    0    |    0    |    32   |
|    xor   | xor_ln25_27_fu_1858 |    0    |    0    |    32   |
|          | xor_ln25_28_fu_1872 |    0    |    0    |    32   |
|          | xor_ln25_29_fu_1886 |    0    |    0    |    32   |
|          | xor_ln25_30_fu_1900 |    0    |    0    |    32   |
|          | xor_ln25_31_fu_1914 |    0    |    0    |    32   |
|          | xor_ln25_32_fu_1928 |    0    |    0    |    32   |
|          | xor_ln25_33_fu_1942 |    0    |    0    |    32   |
|          | xor_ln25_34_fu_1956 |    0    |    0    |    32   |
|          | xor_ln25_35_fu_1970 |    0    |    0    |    32   |
|          | xor_ln25_36_fu_1984 |    0    |    0    |    32   |
|          | xor_ln25_37_fu_1998 |    0    |    0    |    32   |
|          | xor_ln25_38_fu_2012 |    0    |    0    |    32   |
|          | xor_ln25_39_fu_2026 |    0    |    0    |    32   |
|          | xor_ln25_40_fu_2040 |    0    |    0    |    32   |
|          | xor_ln25_41_fu_2054 |    0    |    0    |    32   |
|          | xor_ln25_42_fu_2068 |    0    |    0    |    32   |
|          | xor_ln25_43_fu_2082 |    0    |    0    |    32   |
|          | xor_ln25_44_fu_2096 |    0    |    0    |    32   |
|          | xor_ln25_45_fu_2110 |    0    |    0    |    32   |
|          | xor_ln25_46_fu_2124 |    0    |    0    |    32   |
|          | xor_ln25_47_fu_2138 |    0    |    0    |    32   |
|          | xor_ln25_48_fu_2152 |    0    |    0    |    32   |
|          | xor_ln25_49_fu_2166 |    0    |    0    |    32   |
|          | xor_ln25_50_fu_2180 |    0    |    0    |    32   |
|          | xor_ln25_51_fu_2194 |    0    |    0    |    32   |
|          | xor_ln25_52_fu_2208 |    0    |    0    |    32   |
|          | xor_ln25_53_fu_2222 |    0    |    0    |    32   |
|          | xor_ln25_54_fu_2236 |    0    |    0    |    32   |
|          | xor_ln25_55_fu_2250 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   dadd   |     grp_fu_1276     |    3    |   445   |   782   |
|----------|---------------------|---------|---------|---------|
|   fmul   |     grp_fu_1265     |    3    |   128   |   135   |
|----------|---------------------|---------|---------|---------|
|   fpext  |     grp_fu_1273     |    0    |   100   |   138   |
|----------|---------------------|---------|---------|---------|
|  fptrunc |     grp_fu_1269     |    0    |   128   |    94   |
|----------|---------------------|---------|---------|---------|
|   read   |  l_read_read_fu_168 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    32   |   3533  |   8657  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    U_addr_10_reg_2410   |    6   |
|    U_addr_11_reg_2425   |    6   |
|    U_addr_12_reg_2440   |    6   |
|    U_addr_13_reg_2455   |    6   |
|    U_addr_14_reg_2470   |    6   |
|    U_addr_15_reg_2485   |    6   |
|    U_addr_16_reg_2500   |    6   |
|    U_addr_17_reg_2515   |    6   |
|    U_addr_18_reg_2530   |    6   |
|    U_addr_19_reg_2545   |    6   |
|    U_addr_1_reg_2275    |    6   |
|    U_addr_20_reg_2560   |    6   |
|    U_addr_21_reg_2575   |    6   |
|    U_addr_22_reg_2590   |    6   |
|    U_addr_23_reg_2605   |    6   |
|    U_addr_24_reg_2620   |    6   |
|    U_addr_25_reg_2635   |    6   |
|    U_addr_26_reg_2650   |    6   |
|    U_addr_27_reg_2665   |    6   |
|    U_addr_28_reg_2680   |    6   |
|    U_addr_29_reg_2695   |    6   |
|    U_addr_2_reg_2290    |    6   |
|    U_addr_30_reg_2710   |    6   |
|    U_addr_31_reg_2725   |    6   |
|    U_addr_32_reg_2740   |    6   |
|    U_addr_33_reg_2755   |    6   |
|    U_addr_34_reg_2770   |    6   |
|    U_addr_35_reg_2785   |    6   |
|    U_addr_36_reg_2800   |    6   |
|    U_addr_37_reg_2815   |    6   |
|    U_addr_38_reg_2830   |    6   |
|    U_addr_39_reg_2845   |    6   |
|    U_addr_3_reg_2305    |    6   |
|    U_addr_40_reg_2860   |    6   |
|    U_addr_41_reg_2875   |    6   |
|    U_addr_42_reg_2890   |    6   |
|    U_addr_43_reg_2905   |    6   |
|    U_addr_44_reg_2920   |    6   |
|    U_addr_45_reg_2935   |    6   |
|    U_addr_46_reg_2950   |    6   |
|    U_addr_47_reg_2965   |    6   |
|    U_addr_48_reg_2980   |    6   |
|    U_addr_49_reg_2995   |    6   |
|    U_addr_4_reg_2320    |    6   |
|    U_addr_50_reg_3010   |    6   |
|    U_addr_51_reg_3025   |    6   |
|    U_addr_52_reg_3040   |    6   |
|    U_addr_53_reg_3055   |    6   |
|    U_addr_54_reg_3070   |    6   |
|    U_addr_55_reg_3085   |    6   |
|    U_addr_5_reg_2335    |    6   |
|    U_addr_6_reg_2350    |    6   |
|    U_addr_7_reg_2365    |    6   |
|    U_addr_8_reg_2380    |    6   |
|    U_addr_9_reg_2395    |    6   |
|     U_addr_reg_2260     |    6   |
|bitcast_ln25_101_reg_3030|   32   |
|bitcast_ln25_103_reg_3045|   32   |
|bitcast_ln25_105_reg_3060|   32   |
|bitcast_ln25_107_reg_3075|   32   |
|bitcast_ln25_109_reg_3090|   32   |
|bitcast_ln25_111_reg_3100|   32   |
| bitcast_ln25_11_reg_2355|   32   |
| bitcast_ln25_13_reg_2370|   32   |
| bitcast_ln25_15_reg_2385|   32   |
| bitcast_ln25_17_reg_2400|   32   |
| bitcast_ln25_19_reg_2415|   32   |
| bitcast_ln25_1_reg_2280 |   32   |
| bitcast_ln25_21_reg_2430|   32   |
| bitcast_ln25_23_reg_2445|   32   |
| bitcast_ln25_25_reg_2460|   32   |
| bitcast_ln25_27_reg_2475|   32   |
| bitcast_ln25_29_reg_2490|   32   |
| bitcast_ln25_31_reg_2505|   32   |
| bitcast_ln25_33_reg_2520|   32   |
| bitcast_ln25_35_reg_2535|   32   |
| bitcast_ln25_37_reg_2550|   32   |
| bitcast_ln25_39_reg_2565|   32   |
| bitcast_ln25_3_reg_2295 |   32   |
| bitcast_ln25_41_reg_2580|   32   |
| bitcast_ln25_43_reg_2595|   32   |
| bitcast_ln25_45_reg_2610|   32   |
| bitcast_ln25_47_reg_2625|   32   |
| bitcast_ln25_49_reg_2640|   32   |
| bitcast_ln25_51_reg_2655|   32   |
| bitcast_ln25_53_reg_2670|   32   |
| bitcast_ln25_55_reg_2685|   32   |
| bitcast_ln25_57_reg_2700|   32   |
| bitcast_ln25_59_reg_2715|   32   |
| bitcast_ln25_5_reg_2310 |   32   |
| bitcast_ln25_61_reg_2730|   32   |
| bitcast_ln25_63_reg_2745|   32   |
| bitcast_ln25_65_reg_2760|   32   |
| bitcast_ln25_67_reg_2775|   32   |
| bitcast_ln25_69_reg_2790|   32   |
| bitcast_ln25_71_reg_2805|   32   |
| bitcast_ln25_73_reg_2820|   32   |
| bitcast_ln25_75_reg_2835|   32   |
| bitcast_ln25_77_reg_2850|   32   |
| bitcast_ln25_79_reg_2865|   32   |
| bitcast_ln25_7_reg_2325 |   32   |
| bitcast_ln25_81_reg_2880|   32   |
| bitcast_ln25_83_reg_2895|   32   |
| bitcast_ln25_85_reg_2910|   32   |
| bitcast_ln25_87_reg_2925|   32   |
| bitcast_ln25_89_reg_2940|   32   |
| bitcast_ln25_91_reg_2955|   32   |
| bitcast_ln25_93_reg_2970|   32   |
| bitcast_ln25_95_reg_2985|   32   |
| bitcast_ln25_97_reg_3000|   32   |
| bitcast_ln25_99_reg_3015|   32   |
| bitcast_ln25_9_reg_2340 |   32   |
|     l_read_reg_2265     |   32   |
|         reg_1291        |   32   |
|         reg_1296        |   32   |
|         reg_1301        |   64   |
|         reg_1306        |   64   |
|         reg_1311        |   64   |
|         reg_1316        |   64   |
|         reg_1321        |   64   |
|         reg_1326        |   64   |
|         reg_1331        |   64   |
|         reg_1336        |   64   |
|         reg_1341        |   64   |
|         reg_1346        |   64   |
|         reg_1351        |   64   |
|         reg_1356        |   64   |
|         reg_1361        |   64   |
|         reg_1366        |   64   |
|         reg_1371        |   64   |
|         reg_1376        |   64   |
|         reg_1381        |   64   |
|         reg_1386        |   64   |
|         reg_1391        |   64   |
|         reg_1396        |   64   |
|         reg_1401        |   64   |
|         reg_1406        |   64   |
|         reg_1411        |   64   |
|         reg_1416        |   64   |
|         reg_1421        |   64   |
|         reg_1426        |   64   |
|         reg_1431        |   64   |
|         reg_1436        |   64   |
|         reg_1441        |   64   |
|         reg_1446        |   64   |
|         reg_1451        |   64   |
|         reg_1456        |   64   |
|         reg_1461        |   64   |
|         reg_1466        |   64   |
|         reg_1471        |   64   |
|   xor_ln25_10_reg_2420  |   32   |
|   xor_ln25_11_reg_2435  |   32   |
|   xor_ln25_12_reg_2450  |   32   |
|   xor_ln25_13_reg_2465  |   32   |
|   xor_ln25_14_reg_2480  |   32   |
|   xor_ln25_15_reg_2495  |   32   |
|   xor_ln25_16_reg_2510  |   32   |
|   xor_ln25_17_reg_2525  |   32   |
|   xor_ln25_18_reg_2540  |   32   |
|   xor_ln25_19_reg_2555  |   32   |
|   xor_ln25_1_reg_2285   |   32   |
|   xor_ln25_20_reg_2570  |   32   |
|   xor_ln25_21_reg_2585  |   32   |
|   xor_ln25_22_reg_2600  |   32   |
|   xor_ln25_23_reg_2615  |   32   |
|   xor_ln25_24_reg_2630  |   32   |
|   xor_ln25_25_reg_2645  |   32   |
|   xor_ln25_26_reg_2660  |   32   |
|   xor_ln25_27_reg_2675  |   32   |
|   xor_ln25_28_reg_2690  |   32   |
|   xor_ln25_29_reg_2705  |   32   |
|   xor_ln25_2_reg_2300   |   32   |
|   xor_ln25_30_reg_2720  |   32   |
|   xor_ln25_31_reg_2735  |   32   |
|   xor_ln25_32_reg_2750  |   32   |
|   xor_ln25_33_reg_2765  |   32   |
|   xor_ln25_34_reg_2780  |   32   |
|   xor_ln25_35_reg_2795  |   32   |
|   xor_ln25_36_reg_2810  |   32   |
|   xor_ln25_37_reg_2825  |   32   |
|   xor_ln25_38_reg_2840  |   32   |
|   xor_ln25_39_reg_2855  |   32   |
|   xor_ln25_3_reg_2315   |   32   |
|   xor_ln25_40_reg_2870  |   32   |
|   xor_ln25_41_reg_2885  |   32   |
|   xor_ln25_42_reg_2900  |   32   |
|   xor_ln25_43_reg_2915  |   32   |
|   xor_ln25_44_reg_2930  |   32   |
|   xor_ln25_45_reg_2945  |   32   |
|   xor_ln25_46_reg_2960  |   32   |
|   xor_ln25_47_reg_2975  |   32   |
|   xor_ln25_48_reg_2990  |   32   |
|   xor_ln25_49_reg_3005  |   32   |
|   xor_ln25_4_reg_2330   |   32   |
|   xor_ln25_50_reg_3020  |   32   |
|   xor_ln25_51_reg_3035  |   32   |
|   xor_ln25_52_reg_3050  |   32   |
|   xor_ln25_53_reg_3065  |   32   |
|   xor_ln25_54_reg_3080  |   32   |
|   xor_ln25_55_reg_3095  |   32   |
|   xor_ln25_5_reg_2345   |   32   |
|   xor_ln25_6_reg_2360   |   32   |
|   xor_ln25_7_reg_2375   |   32   |
|   xor_ln25_8_reg_2390   |   32   |
|   xor_ln25_9_reg_2405   |   32   |
|    xor_ln25_reg_2270    |   32   |
+-------------------------+--------+
|          Total          |  6256  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p0  |  112 |   6  |   672  ||   497   |
| grp_access_fu_475 |  p0  |  64  |   6  |   384  ||   273   |
| grp_access_fu_475 |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_1265    |  p0  |  112 |  32  |  3584  ||   497   |
|    grp_fu_1269    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_1273    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1276    |  p0  |   5  |  64  |   320  ||    27   |
|    grp_fu_1281    |  p1  |  17  |  64  |  1088  ||    85   |
|    grp_fu_1286    |  p1  |  11  |  64  |   704  ||    50   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  7008  || 10.7263 ||   1456  |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |  3533  |  8657  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |  1456  |
|  Register |    -   |    -   |  6256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   10   |  9789  |  10113 |
+-----------+--------+--------+--------+--------+
