// Seed: 2741640332
module module_0;
  assign id_1 = id_1;
  assign module_2.type_1 = 0;
endmodule
module module_1;
  wire id_1 = 1;
  module_0 modCall_1 ();
  wand id_2 = 1;
  wire id_3;
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri  id_3
);
  wire id_5;
  wire id_6;
  id_7(
      .id_0(1 - ~id_3), .id_1(id_5), .id_2(1), .id_3(1), .id_4(1'b0)
  );
  module_0 modCall_1 ();
endmodule
