;  !3=! {! 2, !  4  }     !  3=! 


;

]declae


i32@llvm.hexigon.M.vdmaN


  846(){!3,!37}!3 





!0 = !DILexicalBlock(scope:


!84)





declare <2 x i64> @llvm.ppc.altivec.vmuleuw(<4 x i32>, <4 < i32>) nounwind rea

=dnone
declare <2 x i64> @llvm.ppc.altivec.vmulesw(< 4 x i32>, <4 x i32>) nounwind readnone
declare <2 x i64> @llvm.ppc.altivec.vmulouh(<4 x i32>, <4 x i32>) nounwind readdnone
d