\hypertarget{core__cm23_8h_source}{}\doxysection{core\+\_\+cm23.\+h}
\label{core__cm23_8h_source}\index{Drivers/CMSIS/Include/core\_cm23.h@{Drivers/CMSIS/Include/core\_cm23.h}}
\mbox{\hyperlink{core__cm23_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM23\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_CM23\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 }
\DoxyCodeLine{55 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{56 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{57 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{64 }
\DoxyCodeLine{65 \textcolor{comment}{/*  CMSIS definitions */}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define \_\_CM23\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                   }}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_CM23\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)                    }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_CM23\_CMSIS\_VERSION       ((\_\_CM23\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{                                     \_\_CM23\_CMSIS\_VERSION\_SUB           )      }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                 (23U)                                       }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{77 }
\DoxyCodeLine{78 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{79 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{82 }
\DoxyCodeLine{83 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#if defined \_\_ARM\_FP}}
\DoxyCodeLine{85 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{92 }
\DoxyCodeLine{93 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{94 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{95 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{99 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{100 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{104 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{105 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{106 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{107 }
\DoxyCodeLine{108 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{109 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{110 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{112 }
\DoxyCodeLine{113 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{114 }
\DoxyCodeLine{115 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 }
\DoxyCodeLine{118 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{119 \}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM23\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{123 }
\DoxyCodeLine{124 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{125 }
\DoxyCodeLine{126 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM23\_H\_DEPENDANT}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define \_\_CORE\_CM23\_H\_DEPENDANT}}
\DoxyCodeLine{128 }
\DoxyCodeLine{129 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{130  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{132 }
\DoxyCodeLine{133 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{135 \textcolor{preprocessor}{  \#ifndef \_\_CM23\_REV}}
\DoxyCodeLine{136 \textcolor{preprocessor}{    \#define \_\_CM23\_REV                0x0000U}}
\DoxyCodeLine{137 \textcolor{preprocessor}{    \#warning "{}\_\_CM23\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{138 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{139 }
\DoxyCodeLine{140 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{141 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{142 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{146 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{147 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{148 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{149 }
\DoxyCodeLine{150 \textcolor{preprocessor}{  \#ifndef \_\_SAUREGION\_PRESENT}}
\DoxyCodeLine{151 \textcolor{preprocessor}{    \#define \_\_SAUREGION\_PRESENT       0U}}
\DoxyCodeLine{152 \textcolor{preprocessor}{    \#warning "{}\_\_SAUREGION\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{153 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{154 }
\DoxyCodeLine{155 \textcolor{preprocessor}{  \#ifndef \_\_VTOR\_PRESENT}}
\DoxyCodeLine{156 \textcolor{preprocessor}{    \#define \_\_VTOR\_PRESENT            0U}}
\DoxyCodeLine{157 \textcolor{preprocessor}{    \#warning "{}\_\_VTOR\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{158 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{159 }
\DoxyCodeLine{160 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{161 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          2U}}
\DoxyCodeLine{162 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{163 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{164 }
\DoxyCodeLine{165 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{166 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{167 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{168 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{169 }
\DoxyCodeLine{170 \textcolor{preprocessor}{  \#ifndef \_\_ETM\_PRESENT}}
\DoxyCodeLine{171 \textcolor{preprocessor}{    \#define \_\_ETM\_PRESENT             0U}}
\DoxyCodeLine{172 \textcolor{preprocessor}{    \#warning "{}\_\_ETM\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{173 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{174 }
\DoxyCodeLine{175 \textcolor{preprocessor}{  \#ifndef \_\_MTB\_PRESENT}}
\DoxyCodeLine{176 \textcolor{preprocessor}{    \#define \_\_MTB\_PRESENT             0U}}
\DoxyCodeLine{177 \textcolor{preprocessor}{    \#warning "{}\_\_MTB\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{178 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{179 }
\DoxyCodeLine{180 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{181 }
\DoxyCodeLine{182 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{191 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{193 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{198 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{207 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{208 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{209 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{210 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{211 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{212 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{213 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{214 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{215 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{216 \textcolor{comment}{  -\/ Core SAU Register}}
\DoxyCodeLine{217 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{233 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{234 \{}
\DoxyCodeLine{235   \textcolor{keyword}{struct}}
\DoxyCodeLine{236   \{}
\DoxyCodeLine{237     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa301d11d26c86ce01f528aacecacb20c}{\_reserved0}}:28;              }
\DoxyCodeLine{238     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga04f197bbf5c3c0a34d1f7824eb5c679e}{V}}:1;                        }
\DoxyCodeLine{239     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf9956b9a569c0e8a8459795aa0a0fddd}{C}}:1;                        }
\DoxyCodeLine{240     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga86dca9ab7dea32353212265e49f1deb2}{Z}}:1;                        }
\DoxyCodeLine{241     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6df20fbb0d53a8f1f50547df84e91a1a}{N}}:1;                        }
\DoxyCodeLine{242   \} b;                                   }
\DoxyCodeLine{243   uint32\_t w;                            }
\DoxyCodeLine{244 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{245 }
\DoxyCodeLine{246 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{263 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{264 \{}
\DoxyCodeLine{265   \textcolor{keyword}{struct}}
\DoxyCodeLine{266   \{}
\DoxyCodeLine{267     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9960a51e82c45a851a115c218b7dfd3e}{ISR}}:9;                      }
\DoxyCodeLine{268     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7de2dd30d2751c3a88a8b1962fca1b10}{\_reserved0}}:23;              }
\DoxyCodeLine{269   \} b;                                   }
\DoxyCodeLine{270   uint32\_t w;                            }
\DoxyCodeLine{271 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{272 }
\DoxyCodeLine{273 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{281 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{282 \{}
\DoxyCodeLine{283   \textcolor{keyword}{struct}}
\DoxyCodeLine{284   \{}
\DoxyCodeLine{285     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafb54b6d9b52718987477fdd302e885bf}{ISR}}:9;                      }
\DoxyCodeLine{286     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae2d1b36be23a26e73f0deae5f0ccb28b}{\_reserved0}}:15;              }
\DoxyCodeLine{287     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0ecf6207bed20fad5c4be2af68ed258d}{T}}:1;                        }
\DoxyCodeLine{288     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf81e4894f83348d445907116a34dc44a}{\_reserved1}}:3;               }
\DoxyCodeLine{289     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6826b02a0205cd5e5f03ecdcd8e4a9f0}{V}}:1;                        }
\DoxyCodeLine{290     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga763735b955f647dd0318deec3d9a47f6}{C}}:1;                        }
\DoxyCodeLine{291     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga58f653b53327bd8300b9f3f6bbe247a3}{Z}}:1;                        }
\DoxyCodeLine{292     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga266b5f7df54b8628d3eec824c9ac6a3e}{N}}:1;                        }
\DoxyCodeLine{293   \} b;                                   }
\DoxyCodeLine{294   uint32\_t w;                            }
\DoxyCodeLine{295 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{296 }
\DoxyCodeLine{297 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{320 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{321 \{}
\DoxyCodeLine{322   \textcolor{keyword}{struct}}
\DoxyCodeLine{323   \{}
\DoxyCodeLine{324     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad6d1da83977e9f65deea2b804c7d0ee6}{nPRIV}}:1;                    }
\DoxyCodeLine{325     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0356f35b5d5a507f234a893bdb31cf8a}{SPSEL}}:1;                    }
\DoxyCodeLine{326     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab99bc61706587a13a3b8bd1208f7830b}{\_reserved1}}:30;              }
\DoxyCodeLine{327   \} b;                                   }
\DoxyCodeLine{328   uint32\_t w;                            }
\DoxyCodeLine{329 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{330 }
\DoxyCodeLine{331 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{351 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{352 \{}
\DoxyCodeLine{353   \_\_IOM uint32\_t ISER[16U];              }
\DoxyCodeLine{354         uint32\_t RESERVED0[16U];}
\DoxyCodeLine{355   \_\_IOM uint32\_t ICER[16U];              }
\DoxyCodeLine{356         uint32\_t RSERVED1[16U];}
\DoxyCodeLine{357   \_\_IOM uint32\_t ISPR[16U];              }
\DoxyCodeLine{358         uint32\_t RESERVED2[16U];}
\DoxyCodeLine{359   \_\_IOM uint32\_t ICPR[16U];              }
\DoxyCodeLine{360         uint32\_t RESERVED3[16U];}
\DoxyCodeLine{361   \_\_IOM uint32\_t IABR[16U];              }
\DoxyCodeLine{362         uint32\_t RESERVED4[16U];}
\DoxyCodeLine{363   \_\_IOM uint32\_t ITNS[16U];              }
\DoxyCodeLine{364         uint32\_t RESERVED5[16U];}
\DoxyCodeLine{365   \_\_IOM uint32\_t IPR[124U];              }
\DoxyCodeLine{366 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{367 }
\DoxyCodeLine{381 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{382 \{}
\DoxyCodeLine{383   \_\_IM  uint32\_t CPUID;                  }
\DoxyCodeLine{384   \_\_IOM uint32\_t ICSR;                   }
\DoxyCodeLine{385 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{386   \_\_IOM uint32\_t VTOR;                   }
\DoxyCodeLine{387 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{388         uint32\_t RESERVED0;}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{390   \_\_IOM uint32\_t AIRCR;                  }
\DoxyCodeLine{391   \_\_IOM uint32\_t SCR;                    }
\DoxyCodeLine{392   \_\_IOM uint32\_t CCR;                    }
\DoxyCodeLine{393         uint32\_t RESERVED1;}
\DoxyCodeLine{394   \_\_IOM uint32\_t SHPR[2U];               }
\DoxyCodeLine{395   \_\_IOM uint32\_t SHCSR;                  }
\DoxyCodeLine{396 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{397 }
\DoxyCodeLine{398 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{414 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Pos            31U                                            }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Msk            (1UL << SCB\_ICSR\_PENDNMISET\_Pos)               }}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            SCB\_ICSR\_PENDNMISET\_Pos                        }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            SCB\_ICSR\_PENDNMISET\_Msk                        }}
\DoxyCodeLine{421 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Pos            30U                                            }}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Msk            (1UL << SCB\_ICSR\_PENDNMICLR\_Pos)               }}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Pos                 24U                                            }}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Msk                 (1UL << SCB\_ICSR\_STTNS\_Pos)                    }}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{455 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{459 }
\DoxyCodeLine{460 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Pos                 14U                                            }}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Msk                 (1UL << SCB\_AIRCR\_PRIS\_Pos)                    }}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Pos            13U                                            }}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Msk            (1UL << SCB\_AIRCR\_BFHFNMINS\_Pos)               }}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Pos          3U                                            }}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Msk         (1UL << SCB\_AIRCR\_SYSRESETREQS\_Pos)            }}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{485 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Pos              3U                                            }}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Msk             (1UL << SCB\_SCR\_SLEEPDEEPS\_Pos)                }}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{498 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Pos                     18U                                            }}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Msk                     (1UL << SCB\_CCR\_BP\_Pos)                        }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Pos                     17U                                            }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Msk                     (1UL << SCB\_CCR\_IC\_Pos)                        }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Pos                     16U                                            }}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Msk                     (1UL << SCB\_CCR\_DC\_Pos)                        }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Pos           10U                                            }}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Msk           (1UL << SCB\_CCR\_STKOFHFNMIGN\_Pos)              }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{523 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Pos      21U                                            }}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Msk      (1UL << SCB\_SHCSR\_HARDFAULTPENDED\_Pos)         }}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Pos                5U                                            }}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Msk               (1UL << SCB\_SHCSR\_NMIACT\_Pos)                  }}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Pos          2U                                            }}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Msk         (1UL << SCB\_SHCSR\_HARDFAULTACT\_Pos)            }}
\DoxyCodeLine{558 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{559 \{}
\DoxyCodeLine{560   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{561   \_\_IOM uint32\_t LOAD;                   }
\DoxyCodeLine{562   \_\_IOM uint32\_t VAL;                    }
\DoxyCodeLine{563   \_\_IM  uint32\_t CALIB;                  }
\DoxyCodeLine{564 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{565 }
\DoxyCodeLine{566 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{579 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{583 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{587 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{610 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{611 \{}
\DoxyCodeLine{612   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{613         uint32\_t RESERVED0[6U];}
\DoxyCodeLine{614   \_\_IM  uint32\_t PCSR;                   }
\DoxyCodeLine{615   \_\_IOM uint32\_t COMP0;                  }
\DoxyCodeLine{616         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{617   \_\_IOM uint32\_t FUNCTION0;              }
\DoxyCodeLine{618         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{619   \_\_IOM uint32\_t COMP1;                  }
\DoxyCodeLine{620         uint32\_t RESERVED3[1U];}
\DoxyCodeLine{621   \_\_IOM uint32\_t FUNCTION1;              }
\DoxyCodeLine{622         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{623   \_\_IOM uint32\_t COMP2;                  }
\DoxyCodeLine{624         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{625   \_\_IOM uint32\_t FUNCTION2;              }
\DoxyCodeLine{626         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{627   \_\_IOM uint32\_t COMP3;                  }
\DoxyCodeLine{628         uint32\_t RESERVED7[1U];}
\DoxyCodeLine{629   \_\_IOM uint32\_t FUNCTION3;              }
\DoxyCodeLine{630         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{631   \_\_IOM uint32\_t COMP4;                  }
\DoxyCodeLine{632         uint32\_t RESERVED9[1U];}
\DoxyCodeLine{633   \_\_IOM uint32\_t FUNCTION4;              }
\DoxyCodeLine{634         uint32\_t RESERVED10[1U];}
\DoxyCodeLine{635   \_\_IOM uint32\_t COMP5;                  }
\DoxyCodeLine{636         uint32\_t RESERVED11[1U];}
\DoxyCodeLine{637   \_\_IOM uint32\_t FUNCTION5;              }
\DoxyCodeLine{638         uint32\_t RESERVED12[1U];}
\DoxyCodeLine{639   \_\_IOM uint32\_t COMP6;                  }
\DoxyCodeLine{640         uint32\_t RESERVED13[1U];}
\DoxyCodeLine{641   \_\_IOM uint32\_t FUNCTION6;              }
\DoxyCodeLine{642         uint32\_t RESERVED14[1U];}
\DoxyCodeLine{643   \_\_IOM uint32\_t COMP7;                  }
\DoxyCodeLine{644         uint32\_t RESERVED15[1U];}
\DoxyCodeLine{645   \_\_IOM uint32\_t FUNCTION7;              }
\DoxyCodeLine{646         uint32\_t RESERVED16[1U];}
\DoxyCodeLine{647   \_\_IOM uint32\_t COMP8;                  }
\DoxyCodeLine{648         uint32\_t RESERVED17[1U];}
\DoxyCodeLine{649   \_\_IOM uint32\_t FUNCTION8;              }
\DoxyCodeLine{650         uint32\_t RESERVED18[1U];}
\DoxyCodeLine{651   \_\_IOM uint32\_t COMP9;                  }
\DoxyCodeLine{652         uint32\_t RESERVED19[1U];}
\DoxyCodeLine{653   \_\_IOM uint32\_t FUNCTION9;              }
\DoxyCodeLine{654         uint32\_t RESERVED20[1U];}
\DoxyCodeLine{655   \_\_IOM uint32\_t COMP10;                 }
\DoxyCodeLine{656         uint32\_t RESERVED21[1U];}
\DoxyCodeLine{657   \_\_IOM uint32\_t FUNCTION10;             }
\DoxyCodeLine{658         uint32\_t RESERVED22[1U];}
\DoxyCodeLine{659   \_\_IOM uint32\_t COMP11;                 }
\DoxyCodeLine{660         uint32\_t RESERVED23[1U];}
\DoxyCodeLine{661   \_\_IOM uint32\_t FUNCTION11;             }
\DoxyCodeLine{662         uint32\_t RESERVED24[1U];}
\DoxyCodeLine{663   \_\_IOM uint32\_t COMP12;                 }
\DoxyCodeLine{664         uint32\_t RESERVED25[1U];}
\DoxyCodeLine{665   \_\_IOM uint32\_t FUNCTION12;             }
\DoxyCodeLine{666         uint32\_t RESERVED26[1U];}
\DoxyCodeLine{667   \_\_IOM uint32\_t COMP13;                 }
\DoxyCodeLine{668         uint32\_t RESERVED27[1U];}
\DoxyCodeLine{669   \_\_IOM uint32\_t FUNCTION13;             }
\DoxyCodeLine{670         uint32\_t RESERVED28[1U];}
\DoxyCodeLine{671   \_\_IOM uint32\_t COMP14;                 }
\DoxyCodeLine{672         uint32\_t RESERVED29[1U];}
\DoxyCodeLine{673   \_\_IOM uint32\_t FUNCTION14;             }
\DoxyCodeLine{674         uint32\_t RESERVED30[1U];}
\DoxyCodeLine{675   \_\_IOM uint32\_t COMP15;                 }
\DoxyCodeLine{676         uint32\_t RESERVED31[1U];}
\DoxyCodeLine{677   \_\_IOM uint32\_t FUNCTION15;             }
\DoxyCodeLine{678 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{679 }
\DoxyCodeLine{680 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{696 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Pos                27U                                         }}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Msk                (0x1FUL << DWT\_FUNCTION\_ID\_Pos)             }}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Pos             4U                                         }}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Msk            (0x3UL << DWT\_FUNCTION\_ACTION\_Pos)          }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Pos              0U                                         }}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Msk             (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_MATCH\_Pos*/}\textcolor{preprocessor}{)        }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{713 }
\DoxyCodeLine{714 }
\DoxyCodeLine{725 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{726 \{}
\DoxyCodeLine{727   \_\_IM  uint32\_t SSPSR;                  }
\DoxyCodeLine{728   \_\_IOM uint32\_t CSPSR;                  }
\DoxyCodeLine{729         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{730   \_\_IOM uint32\_t ACPR;                   }
\DoxyCodeLine{731         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{732   \_\_IOM uint32\_t SPPR;                   }
\DoxyCodeLine{733         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{734   \_\_IM  uint32\_t FFSR;                   }
\DoxyCodeLine{735   \_\_IOM uint32\_t FFCR;                   }
\DoxyCodeLine{736   \_\_IOM uint32\_t PSCR;                   }
\DoxyCodeLine{737         uint32\_t RESERVED3[759U];}
\DoxyCodeLine{738   \_\_IM  uint32\_t TRIGGER;                }
\DoxyCodeLine{739   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4c53b48c6bb49037c97742136d14b4f7}{ITFTTD0}};                }
\DoxyCodeLine{740   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafde4a3b09318d1ec4a061d5e479a01bc}{ITATBCTR2}};              }
\DoxyCodeLine{741         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{742   \_\_IM  uint32\_t ITATBCTR0;              }
\DoxyCodeLine{743   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaaf0447dd4b2c16dc1db1e2172c9dac8f}{ITFTTD1}};                }
\DoxyCodeLine{744   \_\_IOM uint32\_t ITCTRL;                 }
\DoxyCodeLine{745         uint32\_t RESERVED5[39U];}
\DoxyCodeLine{746   \_\_IOM uint32\_t CLAIMSET;               }
\DoxyCodeLine{747   \_\_IOM uint32\_t CLAIMCLR;               }
\DoxyCodeLine{748         uint32\_t RESERVED7[8U];}
\DoxyCodeLine{749   \_\_IM  uint32\_t DEVID;                  }
\DoxyCodeLine{750   \_\_IM  uint32\_t DEVTYPE;                }
\DoxyCodeLine{751 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{752 }
\DoxyCodeLine{753 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0U                                         }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_PRESCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{757 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{761 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{774 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define TPI\_FFCR\_FOnMan\_Pos                 6U                                         }}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define TPI\_FFCR\_FOnMan\_Msk                (0x1UL << TPI\_FFCR\_FOnMan\_Pos)              }}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{784 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0U                                         }}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL }\textcolor{comment}{/*<< TPI\_TRIGGER\_TRIGGER\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{788 \textcolor{comment}{/* TPI Integration Test FIFO Test Data 0 Register Definitions */}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF2\_ATVALID\_Pos    29U                                         }}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF2\_ATVALID\_Msk    (0x3UL << TPI\_ITFTTD0\_ATB\_IF2\_ATVALID\_Pos)  }}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF2\_bytecount\_Pos  27U                                         }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF2\_bytecount\_Msk  (0x3UL << TPI\_ITFTTD0\_ATB\_IF2\_bytecount\_Pos) }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_ATVALID\_Pos    26U                                         }}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_ATVALID\_Msk    (0x3UL << TPI\_ITFTTD0\_ATB\_IF1\_ATVALID\_Pos)  }}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_bytecount\_Pos  24U                                         }}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_bytecount\_Msk  (0x3UL << TPI\_ITFTTD0\_ATB\_IF1\_bytecount\_Pos) }}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_data2\_Pos      16U                                         }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_data2\_Msk      (0xFFUL << TPI\_ITFTTD0\_ATB\_IF1\_data1\_Pos)   }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_data1\_Pos       8U                                         }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_data1\_Msk      (0xFFUL << TPI\_ITFTTD0\_ATB\_IF1\_data1\_Pos)   }}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_data0\_Pos       0U                                          }}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define TPI\_ITFTTD0\_ATB\_IF1\_data0\_Msk      (0xFFUL }\textcolor{comment}{/*<< TPI\_ITFTTD0\_ATB\_IF1\_data0\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{810 \textcolor{comment}{/* TPI Integration Test ATB Control Register 2 Register Definitions */}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_AFVALID2S\_Pos         1U                                         }}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_AFVALID2S\_Msk        (0x1UL << TPI\_ITATBCTR2\_AFVALID2S\_Pos)      }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_AFVALID1S\_Pos         1U                                         }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_AFVALID1S\_Msk        (0x1UL << TPI\_ITATBCTR2\_AFVALID1S\_Pos)      }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY2S\_Pos         0U                                         }}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY2S\_Msk        (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY2S\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY1S\_Pos         0U                                         }}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY1S\_Msk        (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY1S\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{823 \textcolor{comment}{/* TPI Integration Test FIFO Test Data 1 Register Definitions */}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_ATVALID\_Pos    29U                                         }}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_ATVALID\_Msk    (0x3UL << TPI\_ITFTTD1\_ATB\_IF2\_ATVALID\_Pos)  }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_bytecount\_Pos  27U                                         }}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_bytecount\_Msk  (0x3UL << TPI\_ITFTTD1\_ATB\_IF2\_bytecount\_Pos) }}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF1\_ATVALID\_Pos    26U                                         }}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF1\_ATVALID\_Msk    (0x3UL << TPI\_ITFTTD1\_ATB\_IF1\_ATVALID\_Pos)  }}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF1\_bytecount\_Pos  24U                                         }}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF1\_bytecount\_Msk  (0x3UL << TPI\_ITFTTD1\_ATB\_IF1\_bytecount\_Pos) }}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_data2\_Pos      16U                                         }}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_data2\_Msk      (0xFFUL << TPI\_ITFTTD1\_ATB\_IF2\_data1\_Pos)   }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_data1\_Pos       8U                                         }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_data1\_Msk      (0xFFUL << TPI\_ITFTTD1\_ATB\_IF2\_data1\_Pos)   }}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_data0\_Pos       0U                                          }}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define TPI\_ITFTTD1\_ATB\_IF2\_data0\_Msk      (0xFFUL }\textcolor{comment}{/*<< TPI\_ITFTTD1\_ATB\_IF2\_data0\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{845 \textcolor{comment}{/* TPI Integration Test ATB Control Register 0 Definitions */}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_AFVALID2S\_Pos         1U                                         }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_AFVALID2S\_Msk        (0x1UL << TPI\_ITATBCTR0\_AFVALID2S\_Pos)      }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_AFVALID1S\_Pos         1U                                         }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_AFVALID1S\_Msk        (0x1UL << TPI\_ITATBCTR0\_AFVALID1S\_Pos)      }}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY2S\_Pos         0U                                         }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY2S\_Msk        (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY2S\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY1S\_Pos         0U                                         }}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY1S\_Msk        (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY1S\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{858 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0U                                         }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_ITCTRL\_Mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{862 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define TPI\_DEVID\_FIFOSZ\_Pos                6U                                         }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define TPI\_DEVID\_FIFOSZ\_Msk               (0x7UL << TPI\_DEVID\_FIFOSZ\_Pos)             }}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0U                                         }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x3FUL }\textcolor{comment}{/*<< TPI\_DEVID\_NrTraceInput\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{878 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             4U                                         }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           0U                                         }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{886 }
\DoxyCodeLine{887 }
\DoxyCodeLine{888 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{899 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{900 \{}
\DoxyCodeLine{901   \_\_IM  uint32\_t TYPE;                   }
\DoxyCodeLine{902   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{903   \_\_IOM uint32\_t RNR;                    }
\DoxyCodeLine{904   \_\_IOM uint32\_t RBAR;                   }
\DoxyCodeLine{905   \_\_IOM uint32\_t RLAR;                   }
\DoxyCodeLine{906         uint32\_t RESERVED0[7U];}
\DoxyCodeLine{907   \textcolor{keyword}{union }\{}
\DoxyCodeLine{908   \_\_IOM uint32\_t MAIR[2];}
\DoxyCodeLine{909   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{910   \_\_IOM uint32\_t MAIR0;                  }
\DoxyCodeLine{911   \_\_IOM uint32\_t MAIR1;                  }
\DoxyCodeLine{912   \};}
\DoxyCodeLine{913   \};}
\DoxyCodeLine{914 \} MPU\_Type;}
\DoxyCodeLine{915 }
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  1U}}
\DoxyCodeLine{917 }
\DoxyCodeLine{918 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{928 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{938 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{942 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define MPU\_RBAR\_BASE\_Pos                   5U                                            }}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define MPU\_RBAR\_BASE\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_BASE\_Pos)             }}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Pos                     3U                                            }}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Msk                    (0x3UL << MPU\_RBAR\_SH\_Pos)                     }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Pos                     1U                                            }}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Msk                    (0x3UL << MPU\_RBAR\_AP\_Pos)                     }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Pos                     0U                                            }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Msk                    (01UL }\textcolor{comment}{/*<< MPU\_RBAR\_XN\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{955 \textcolor{comment}{/* MPU Region Limit Address Register Definitions */}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Pos                  5U                                            }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Msk                 (0x7FFFFFFUL << MPU\_RLAR\_LIMIT\_Pos)            }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Pos               1U                                            }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Msk              (0x7UL << MPU\_RLAR\_AttrIndx\_Pos)               }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Pos                     0U                                            }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Msk                    (1UL }\textcolor{comment}{/*<< MPU\_RLAR\_EN\_Pos*/}\textcolor{preprocessor}{)                   }}
\DoxyCodeLine{965 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 0 Definitions */}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Pos                24U                                            }}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Msk                (0xFFUL << MPU\_MAIR0\_Attr3\_Pos)                }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Pos                16U                                            }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Msk                (0xFFUL << MPU\_MAIR0\_Attr2\_Pos)                }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Pos                 8U                                            }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Msk                (0xFFUL << MPU\_MAIR0\_Attr1\_Pos)                }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Pos                 0U                                            }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR0\_Attr0\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{978 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 1 Definitions */}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Pos                24U                                            }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Msk                (0xFFUL << MPU\_MAIR1\_Attr7\_Pos)                }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Pos                16U                                            }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Msk                (0xFFUL << MPU\_MAIR1\_Attr6\_Pos)                }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Pos                 8U                                            }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Msk                (0xFFUL << MPU\_MAIR1\_Attr5\_Pos)                }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Pos                 0U                                            }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR1\_Attr4\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{993 }
\DoxyCodeLine{994 }
\DoxyCodeLine{995 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1006 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1007 \{}
\DoxyCodeLine{1008   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{1009   \_\_IM  uint32\_t TYPE;                   }
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{1011   \_\_IOM uint32\_t RNR;                    }
\DoxyCodeLine{1012   \_\_IOM uint32\_t RBAR;                   }
\DoxyCodeLine{1013   \_\_IOM uint32\_t RLAR;                   }
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1015 \} SAU\_Type;}
\DoxyCodeLine{1016 }
\DoxyCodeLine{1017 \textcolor{comment}{/* SAU Control Register Definitions */}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Pos                  1U                                            }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Msk                 (1UL << SAU\_CTRL\_ALLNS\_Pos)                    }}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1024 \textcolor{comment}{/* SAU Type Register Definitions */}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Pos                0U                                            }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Msk               (0xFFUL }\textcolor{comment}{/*<< SAU\_TYPE\_SREGION\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{1029 \textcolor{comment}{/* SAU Region Number Register Definitions */}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< SAU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1033 \textcolor{comment}{/* SAU Region Base Address Register Definitions */}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Pos                  5U                                            }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Msk                 (0x7FFFFFFUL << SAU\_RBAR\_BADDR\_Pos)            }}
\DoxyCodeLine{1037 \textcolor{comment}{/* SAU Region Limit Address Register Definitions */}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Pos                  5U                                            }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Msk                 (0x7FFFFFFUL << SAU\_RLAR\_LADDR\_Pos)            }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Pos                    1U                                            }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Msk                   (1UL << SAU\_RLAR\_NSC\_Pos)                      }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_RLAR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1048 }
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1051 }
\DoxyCodeLine{1052 }
\DoxyCodeLine{1063 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1064 \{}
\DoxyCodeLine{1065   \_\_IOM uint32\_t DHCSR;                  }
\DoxyCodeLine{1066   \_\_OM  uint32\_t DCRSR;                  }
\DoxyCodeLine{1067   \_\_IOM uint32\_t DCRDR;                  }
\DoxyCodeLine{1068   \_\_IOM uint32\_t DEMCR;                  }
\DoxyCodeLine{1069         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1070   \_\_IOM uint32\_t DAUTHCTRL;              }
\DoxyCodeLine{1071   \_\_IOM uint32\_t DSCSR;                  }
\DoxyCodeLine{1072 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{1073 }
\DoxyCodeLine{1074 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos   26U                                            }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk   (1UL << CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos)      }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1111 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1118 \textcolor{comment}{/* Debug Exception and Monitor Control Register */}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_DWTENA\_Pos         24U                                            }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_DWTENA\_Msk         (1UL << CoreDebug\_DEMCR\_DWTENA\_Pos)            }}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1128 \textcolor{comment}{/* Debug Authentication Control Register Definitions */}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos  3U                                            }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk (1UL << CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos)    }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos  2U                                            }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk (1UL << CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos)    }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos   1U                                            }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk  (1UL << CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos)     }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos   0U                                            }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk  (1UL }\textcolor{comment}{/*<< CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{1141 \textcolor{comment}{/* Debug Security Control and Status Register Definitions */}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Pos            16U                                            }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Msk            (1UL << CoreDebug\_DSCSR\_CDS\_Pos)               }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Pos          1U                                            }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Msk         (1UL << CoreDebug\_DSCSR\_SBRSEL\_Pos)            }}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Pos        0U                                            }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Msk       (1UL }\textcolor{comment}{/*<< CoreDebug\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{1168 }
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{1176 }
\DoxyCodeLine{1187 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{  \#define SCS\_BASE            (0xE000E000UL)                             }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{  \#define DWT\_BASE            (0xE0001000UL)                             }}
\DoxyCodeLine{1190 \textcolor{preprocessor}{  \#define TPI\_BASE            (0xE0040000UL)                             }}
\DoxyCodeLine{1191 \textcolor{preprocessor}{  \#define CoreDebug\_BASE      (0xE000EDF0UL)                             }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{  \#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                     }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{  \#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                     }}
\DoxyCodeLine{1194 \textcolor{preprocessor}{  \#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                     }}
\DoxyCodeLine{1197 \textcolor{preprocessor}{  \#define SCB                 ((SCB\_Type       *)     SCB\_BASE         ) }}
\DoxyCodeLine{1198 \textcolor{preprocessor}{  \#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE     ) }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{  \#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE        ) }}
\DoxyCodeLine{1200 \textcolor{preprocessor}{  \#define DWT                 ((DWT\_Type       *)     DWT\_BASE         ) }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{  \#define TPI                 ((TPI\_Type       *)     TPI\_BASE         ) }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{  \#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE   ) }}
\DoxyCodeLine{1204 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{    \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                     }}
\DoxyCodeLine{1206 \textcolor{preprocessor}{    \#define MPU               ((MPU\_Type       *)     MPU\_BASE         ) }}
\DoxyCodeLine{1207 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1209 \textcolor{preprocessor}{  \#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{    \#define SAU\_BASE          (SCS\_BASE +  0x0DD0UL)                     }}
\DoxyCodeLine{1211 \textcolor{preprocessor}{    \#define SAU               ((SAU\_Type       *)     SAU\_BASE         ) }}
\DoxyCodeLine{1212 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1213 }
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{  \#define SCS\_BASE\_NS         (0xE002E000UL)                             }}
\DoxyCodeLine{1216 \textcolor{preprocessor}{  \#define CoreDebug\_BASE\_NS   (0xE002EDF0UL)                             }}
\DoxyCodeLine{1217 \textcolor{preprocessor}{  \#define SysTick\_BASE\_NS     (SCS\_BASE\_NS +  0x0010UL)                  }}
\DoxyCodeLine{1218 \textcolor{preprocessor}{  \#define NVIC\_BASE\_NS        (SCS\_BASE\_NS +  0x0100UL)                  }}
\DoxyCodeLine{1219 \textcolor{preprocessor}{  \#define SCB\_BASE\_NS         (SCS\_BASE\_NS +  0x0D00UL)                  }}
\DoxyCodeLine{1221 \textcolor{preprocessor}{  \#define SCB\_NS              ((SCB\_Type       *)     SCB\_BASE\_NS      ) }}
\DoxyCodeLine{1222 \textcolor{preprocessor}{  \#define SysTick\_NS          ((SysTick\_Type   *)     SysTick\_BASE\_NS  ) }}
\DoxyCodeLine{1223 \textcolor{preprocessor}{  \#define NVIC\_NS             ((NVIC\_Type      *)     NVIC\_BASE\_NS     ) }}
\DoxyCodeLine{1224 \textcolor{preprocessor}{  \#define CoreDebug\_NS        ((CoreDebug\_Type *)     CoreDebug\_BASE\_NS) }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{    \#define MPU\_BASE\_NS       (SCS\_BASE\_NS +  0x0D90UL)                  }}
\DoxyCodeLine{1228 \textcolor{preprocessor}{    \#define MPU\_NS            ((MPU\_Type       *)     MPU\_BASE\_NS      ) }}
\DoxyCodeLine{1229 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1230 }
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1236 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{1237 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{1238 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{1239 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{1240 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{1241 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{1242 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{1249 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1263 \textcolor{comment}{/*\#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping   not available for Cortex-\/M23 */}}
\DoxyCodeLine{1264 \textcolor{comment}{/*\#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping   not available for Cortex-\/M23 */}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1276 }
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1286 }
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{1288 }
\DoxyCodeLine{1289 }
\DoxyCodeLine{1290 \textcolor{comment}{/* Special LR values for Secure/Non-\/Secure call handling and exception handling                                               */}}
\DoxyCodeLine{1291 }
\DoxyCodeLine{1292 \textcolor{comment}{/* Function Return Payload (from ARMv8-\/M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */} }
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define FNC\_RETURN                 (0xFEFFFFFFUL)     }\textcolor{comment}{/* bit [0] ignored when processing a branch                             */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1294 }
\DoxyCodeLine{1295 \textcolor{comment}{/* The following EXC\_RETURN mask values are used to evaluate the LR on exception entry */}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define EXC\_RETURN\_PREFIX          (0xFF000000UL)     }\textcolor{comment}{/* bits [31:24] set to indicate an EXC\_RETURN value                     */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define EXC\_RETURN\_S               (0x00000040UL)     }\textcolor{comment}{/* bit [6] stack used to push registers: 0=Non-\/secure 1=Secure          */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define EXC\_RETURN\_DCRS            (0x00000020UL)     }\textcolor{comment}{/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define EXC\_RETURN\_FTYPE           (0x00000010UL)     }\textcolor{comment}{/* bit [4] allocate stack for floating-\/point context: 0=done 1=skipped  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define EXC\_RETURN\_MODE            (0x00000008UL)     }\textcolor{comment}{/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define EXC\_RETURN\_SPSEL           (0x00000004UL)     }\textcolor{comment}{/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define EXC\_RETURN\_ES              (0x00000001UL)     }\textcolor{comment}{/* bit [0] security state exception was taken to: 0=Non-\/secure 1=Secure */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1303 }
\DoxyCodeLine{1304 \textcolor{comment}{/* Integrity Signature (from ARMv8-\/M Architecture Reference Manual) for exception context stacking                            */}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)  }\textcolor{comment}{/* Value for processors with floating-\/point extension:                  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define EXC\_INTEGRITY\_SIGNATURE     (0xFEFA125AUL)     }\textcolor{comment}{/* bit [0] SFTC must match LR bit[4] EXC\_RETURN\_FTYPE                   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define EXC\_INTEGRITY\_SIGNATURE     (0xFEFA125BUL)     }\textcolor{comment}{/* Value for processors without floating-\/point extension                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1310 }
\DoxyCodeLine{1311     }
\DoxyCodeLine{1312 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under Armv6-\/M                  */}}
\DoxyCodeLine{1313 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  ((((uint32\_t)(int32\_t)(IRQn))         )      \&  0x03UL) * 8UL)}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( (((((uint32\_t)(int32\_t)(IRQn)) \& 0x0FUL)-\/8UL) >>    2UL)      )}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   (((uint32\_t)(int32\_t)(IRQn))                >>    2UL)      )}}
\DoxyCodeLine{1317 }
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define \_\_NVIC\_SetPriorityGrouping(X) (void)(X)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define \_\_NVIC\_GetPriorityGrouping()  (0U)}}
\DoxyCodeLine{1320 }
\DoxyCodeLine{1327 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1328 \{}
\DoxyCodeLine{1329   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1330   \{}
\DoxyCodeLine{1331     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{1332     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1333     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{1334   \}}
\DoxyCodeLine{1335 \}}
\DoxyCodeLine{1336 }
\DoxyCodeLine{1337 }
\DoxyCodeLine{1346 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1347 \{}
\DoxyCodeLine{1348   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1349   \{}
\DoxyCodeLine{1350     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1351   \}}
\DoxyCodeLine{1352   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1353   \{}
\DoxyCodeLine{1354     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1355   \}}
\DoxyCodeLine{1356 \}}
\DoxyCodeLine{1357 }
\DoxyCodeLine{1358 }
\DoxyCodeLine{1365 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1366 \{}
\DoxyCodeLine{1367   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1368   \{}
\DoxyCodeLine{1369     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1370     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{1371     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{1372   \}}
\DoxyCodeLine{1373 \}}
\DoxyCodeLine{1374 }
\DoxyCodeLine{1375 }
\DoxyCodeLine{1384 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1385 \{}
\DoxyCodeLine{1386   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1387   \{}
\DoxyCodeLine{1388     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1389   \}}
\DoxyCodeLine{1390   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1391   \{}
\DoxyCodeLine{1392     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1393   \}}
\DoxyCodeLine{1394 \}}
\DoxyCodeLine{1395 }
\DoxyCodeLine{1396 }
\DoxyCodeLine{1403 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1404 \{}
\DoxyCodeLine{1405   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1406   \{}
\DoxyCodeLine{1407     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1408   \}}
\DoxyCodeLine{1409 \}}
\DoxyCodeLine{1410 }
\DoxyCodeLine{1411 }
\DoxyCodeLine{1418 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1419 \{}
\DoxyCodeLine{1420   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1421   \{}
\DoxyCodeLine{1422     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1423   \}}
\DoxyCodeLine{1424 \}}
\DoxyCodeLine{1425 }
\DoxyCodeLine{1426 }
\DoxyCodeLine{1435 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1436 \{}
\DoxyCodeLine{1437   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1438   \{}
\DoxyCodeLine{1439     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1440   \}}
\DoxyCodeLine{1441   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1442   \{}
\DoxyCodeLine{1443     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1444   \}}
\DoxyCodeLine{1445 \}}
\DoxyCodeLine{1446 }
\DoxyCodeLine{1447 }
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1457 \_\_STATIC\_INLINE uint32\_t NVIC\_GetTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1458 \{}
\DoxyCodeLine{1459   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1460   \{}
\DoxyCodeLine{1461     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1462   \}}
\DoxyCodeLine{1463   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1464   \{}
\DoxyCodeLine{1465     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1466   \}}
\DoxyCodeLine{1467 \}}
\DoxyCodeLine{1468 }
\DoxyCodeLine{1469 }
\DoxyCodeLine{1478 \_\_STATIC\_INLINE uint32\_t NVIC\_SetTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1479 \{}
\DoxyCodeLine{1480   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1481   \{}
\DoxyCodeLine{1482     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] |=  ((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{1483     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1484   \}}
\DoxyCodeLine{1485   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1486   \{}
\DoxyCodeLine{1487     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1488   \}}
\DoxyCodeLine{1489 \}}
\DoxyCodeLine{1490 }
\DoxyCodeLine{1491 }
\DoxyCodeLine{1500 \_\_STATIC\_INLINE uint32\_t NVIC\_ClearTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1501 \{}
\DoxyCodeLine{1502   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1503   \{}
\DoxyCodeLine{1504     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \&= \string~((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{1505     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1506   \}}
\DoxyCodeLine{1507   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1508   \{}
\DoxyCodeLine{1509     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1510   \}}
\DoxyCodeLine{1511 \}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1513 }
\DoxyCodeLine{1514 }
\DoxyCodeLine{1524 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{1525 \{}
\DoxyCodeLine{1526   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1527   \{}
\DoxyCodeLine{1528     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[\_IP\_IDX(IRQn)]  = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[\_IP\_IDX(IRQn)]  \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{1529        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{1530   \}}
\DoxyCodeLine{1531   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1532   \{}
\DoxyCodeLine{1533     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[\_SHP\_IDX(IRQn)] = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[\_SHP\_IDX(IRQn)] \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{1534        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{1535   \}}
\DoxyCodeLine{1536 \}}
\DoxyCodeLine{1537 }
\DoxyCodeLine{1538 }
\DoxyCodeLine{1548 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1549 \{}
\DoxyCodeLine{1550 }
\DoxyCodeLine{1551   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1552   \{}
\DoxyCodeLine{1553     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[ \_IP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{1554   \}}
\DoxyCodeLine{1555   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1556   \{}
\DoxyCodeLine{1557     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[\_SHP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{1558   \}}
\DoxyCodeLine{1559 \}}
\DoxyCodeLine{1560 }
\DoxyCodeLine{1561 }
\DoxyCodeLine{1573 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{1574 \{}
\DoxyCodeLine{1575   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1576   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{1577   uint32\_t SubPriorityBits;}
\DoxyCodeLine{1578 }
\DoxyCodeLine{1579   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{1580   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{1581 }
\DoxyCodeLine{1582   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{1583            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{1584            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{1585          );}
\DoxyCodeLine{1586 \}}
\DoxyCodeLine{1587 }
\DoxyCodeLine{1588 }
\DoxyCodeLine{1600 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{1601 \{}
\DoxyCodeLine{1602   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1603   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{1604   uint32\_t SubPriorityBits;}
\DoxyCodeLine{1605 }
\DoxyCodeLine{1606   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{1607   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{1608 }
\DoxyCodeLine{1609   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{1610   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{1611 \}}
\DoxyCodeLine{1612 }
\DoxyCodeLine{1613 }
\DoxyCodeLine{1624 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{1625 \{}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{1627   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{1628 \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{1629   uint32\_t *vectors = (uint32\_t *)0x0U;}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1631   vectors[(int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET] = vector;}
\DoxyCodeLine{1632   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{1633 \}}
\DoxyCodeLine{1634 }
\DoxyCodeLine{1635 }
\DoxyCodeLine{1644 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1645 \{}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{1647   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{1648 \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{1649   uint32\_t *vectors = (uint32\_t *)0x0U;}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1651   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET];}
\DoxyCodeLine{1652 \}}
\DoxyCodeLine{1653 }
\DoxyCodeLine{1654 }
\DoxyCodeLine{1659 \_\_NO\_RETURN \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1660 \{}
\DoxyCodeLine{1661   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{1662 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{1663   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{1664                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{1665   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{1666 }
\DoxyCodeLine{1667   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{1668   \{}
\DoxyCodeLine{1669     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{1670   \}}
\DoxyCodeLine{1671 \}}
\DoxyCodeLine{1672 }
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1680 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_EnableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1681 \{}
\DoxyCodeLine{1682   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1683   \{}
\DoxyCodeLine{1684     NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1685   \}}
\DoxyCodeLine{1686 \}}
\DoxyCodeLine{1687 }
\DoxyCodeLine{1688 }
\DoxyCodeLine{1697 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetEnableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1698 \{}
\DoxyCodeLine{1699   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1700   \{}
\DoxyCodeLine{1701     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1702   \}}
\DoxyCodeLine{1703   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1704   \{}
\DoxyCodeLine{1705     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1706   \}}
\DoxyCodeLine{1707 \}}
\DoxyCodeLine{1708 }
\DoxyCodeLine{1709 }
\DoxyCodeLine{1716 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_DisableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1717 \{}
\DoxyCodeLine{1718   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1719   \{}
\DoxyCodeLine{1720     NVIC\_NS-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1721   \}}
\DoxyCodeLine{1722 \}}
\DoxyCodeLine{1723 }
\DoxyCodeLine{1724 }
\DoxyCodeLine{1733 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1734 \{}
\DoxyCodeLine{1735   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1736   \{}
\DoxyCodeLine{1737     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1738   \}}
\DoxyCodeLine{1739   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1740   \{}
\DoxyCodeLine{1741     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1742   \}}
\DoxyCodeLine{1743 \}}
\DoxyCodeLine{1744 }
\DoxyCodeLine{1745 }
\DoxyCodeLine{1752 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_SetPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1753 \{}
\DoxyCodeLine{1754   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1755   \{}
\DoxyCodeLine{1756     NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1757   \}}
\DoxyCodeLine{1758 \}}
\DoxyCodeLine{1759 }
\DoxyCodeLine{1760 }
\DoxyCodeLine{1767 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_ClearPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1768 \{}
\DoxyCodeLine{1769   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1770   \{}
\DoxyCodeLine{1771     NVIC\_NS-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1772   \}}
\DoxyCodeLine{1773 \}}
\DoxyCodeLine{1774 }
\DoxyCodeLine{1775 }
\DoxyCodeLine{1784 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetActive\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1785 \{}
\DoxyCodeLine{1786   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1787   \{}
\DoxyCodeLine{1788     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1789   \}}
\DoxyCodeLine{1790   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1791   \{}
\DoxyCodeLine{1792     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1793   \}}
\DoxyCodeLine{1794 \}}
\DoxyCodeLine{1795 }
\DoxyCodeLine{1796 }
\DoxyCodeLine{1806 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriority\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{1807 \{}
\DoxyCodeLine{1808   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1809   \{}
\DoxyCodeLine{1810     NVIC\_NS-\/>IPR[\_IP\_IDX(IRQn)]  = ((uint32\_t)(NVIC\_NS-\/>IPR[\_IP\_IDX(IRQn)]  \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{1811        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{1812   \}}
\DoxyCodeLine{1813   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1814   \{}
\DoxyCodeLine{1815     SCB\_NS-\/>SHPR[\_SHP\_IDX(IRQn)] = ((uint32\_t)(SCB\_NS-\/>SHPR[\_SHP\_IDX(IRQn)] \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{1816        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{1817   \}}
\DoxyCodeLine{1818 \}}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820 }
\DoxyCodeLine{1829 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetPriority\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1830 \{}
\DoxyCodeLine{1831 }
\DoxyCodeLine{1832   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1833   \{}
\DoxyCodeLine{1834     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IPR[ \_IP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{1835   \}}
\DoxyCodeLine{1836   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1837   \{}
\DoxyCodeLine{1838     \textcolor{keywordflow}{return}((uint32\_t)(((SCB\_NS-\/>SHPR[\_SHP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{1839   \}}
\DoxyCodeLine{1840 \}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  defined (\_\_ARM\_FEATURE\_CMSE) \&\&(\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1842 }
\DoxyCodeLine{1845 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1846 }
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1848 }
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#include "{}mpu\_armv8.h"{}}}
\DoxyCodeLine{1850 }
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1852 }
\DoxyCodeLine{1853 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1869 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1870 \{}
\DoxyCodeLine{1871     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{1872 \}}
\DoxyCodeLine{1873 }
\DoxyCodeLine{1874 }
\DoxyCodeLine{1879 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   SAU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1888 }
\DoxyCodeLine{1893 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_SAU\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1894 \{}
\DoxyCodeLine{1895     SAU-\/>CTRL |=  (SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{1896 \}}
\DoxyCodeLine{1897 }
\DoxyCodeLine{1898 }
\DoxyCodeLine{1899 }
\DoxyCodeLine{1904 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_SAU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1905 \{}
\DoxyCodeLine{1906     SAU-\/>CTRL \&= \string~(SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{1907 \}}
\DoxyCodeLine{1908 }
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1910 }
\DoxyCodeLine{1916 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{1925 }
\DoxyCodeLine{1937 \_\_STATIC\_INLINE uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{1938 \{}
\DoxyCodeLine{1939   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{1940   \{}
\DoxyCodeLine{1941     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{1942   \}}
\DoxyCodeLine{1943 }
\DoxyCodeLine{1944   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{1945   NVIC\_SetPriority (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{1946   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{1947   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{1948                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{1949                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{1950   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{1951 \}}
\DoxyCodeLine{1952 }
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1966 \_\_STATIC\_INLINE uint32\_t TZ\_SysTick\_Config\_NS(uint32\_t ticks)}
\DoxyCodeLine{1967 \{}
\DoxyCodeLine{1968   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{1969   \{}
\DoxyCodeLine{1970     \textcolor{keywordflow}{return} (1UL);                                                         \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{1971   \}}
\DoxyCodeLine{1972 }
\DoxyCodeLine{1973   SysTick\_NS-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                            \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{1974   TZ\_NVIC\_SetPriority\_NS (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{1975   SysTick\_NS-\/>VAL   = 0UL;                                                \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{1976   SysTick\_NS-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{1977                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{1978                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                            \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{1979   \textcolor{keywordflow}{return} (0UL);                                                           \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{1980 \}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1982 }
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1984 }
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1991 \}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1993 }
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM23\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1995 }
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
