verilog xil_defaultlib --include "../../../../tunnel_vision_downgraded.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../tunnel_vision_downgraded.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_1/src/ila_pixclk/hdl/verilog" --include "../../../../tunnel_vision_downgraded.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_1/src/ila_refclk/hdl/verilog" \
"../../../bd/design_1/ipshared/f78d/src/delay_line.v" \
"../../../bd/design_1/ipshared/f78d/src/regist.v" \
"../../../bd/design_1/ipshared/f78d/src/rgb2ycbcr.v" \
"../../../bd/design_1/ip/design_1_rgb2ycbcr_0_0/sim/design_1_rgb2ycbcr_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_1/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_1/src/ila_refclk/sim/ila_refclk.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
