<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_top_ilmb_v10_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_ilmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_ilmb_bram_if_cntlr_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_ilmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_lmb_bram_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_clk_wiz_1_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_clk_wiz_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_axi_smc_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_dlmb_bram_if_cntlr_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_dlmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_dlmb_v10_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_dlmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="system_top_ilmb_v10_1_synth_1"/>
	</Run>
	<Run Id="system_top_mdm_1_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_mdm_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_rst_clk_wiz_1_100M_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_rst_clk_wiz_1_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_bram_ip_top_0_2_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_bram_ip_top_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_axi_bram_ctrl_0_0_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_top_microblaze_0_1_synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/system_top_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_top_ilmb_v10_1_synth_1"/>
		<Parent Id="system_top_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="system_top_lmb_bram_1_synth_1"/>
		<Parent Id="system_top_clk_wiz_1_1_synth_1"/>
		<Parent Id="system_top_axi_smc_1_synth_1"/>
		<Parent Id="system_top_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="system_top_dlmb_v10_1_synth_1"/>
		<Parent Id="system_top_mdm_1_1_synth_1"/>
		<Parent Id="system_top_rst_clk_wiz_1_100M_1_synth_1"/>
		<Parent Id="system_top_bram_ip_top_0_2_synth_1"/>
		<Parent Id="system_top_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="system_top_microblaze_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

