// tod_subsys_tod_sync_interface_adapter_0_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module tod_subsys_tod_sync_interface_adapter_0_0 (
		input  wire [95:0] time_of_day_96b,     //     time_of_day_96b.data
		input  wire        valid,               //                    .valid
		output wire [95:0] tx0_tod_master_data, // tx0_tod_master_data.data
		output wire        valid_0,             //                    .valid
		output wire [95:0] tx1_tod_master_data, // tx1_tod_master_data.data
		output wire [95:0] tx2_tod_master_data, // tx2_tod_master_data.data
		output wire [95:0] tx3_tod_master_data, // tx3_tod_master_data.data
		output wire [95:0] rx0_tod_master_data, // rx0_tod_master_data.data
		input  wire        clk,                 //               clock.clk
		input  wire        rst_n                //          reset_sink.reset_n
	);

	tod_sync_interface_adapter tod_sync_interface_adapter_0_0 (
		.time_of_day_96b     (time_of_day_96b),     //   input,  width = 96,     time_of_day_96b.data
		.valid               (valid),               //   input,   width = 1,                    .valid
		.tx0_tod_master_data (tx0_tod_master_data), //  output,  width = 96, tx0_tod_master_data.data
		.valid_0             (valid_0),             //  output,   width = 1,                    .valid
		.tx1_tod_master_data (tx1_tod_master_data), //  output,  width = 96, tx1_tod_master_data.data
		.tx2_tod_master_data (tx2_tod_master_data), //  output,  width = 96, tx2_tod_master_data.data
		.tx3_tod_master_data (tx3_tod_master_data), //  output,  width = 96, tx3_tod_master_data.data
		.rx0_tod_master_data (rx0_tod_master_data), //  output,  width = 96, rx0_tod_master_data.data
		.clk                 (clk),                 //   input,   width = 1,               clock.clk
		.rst_n               (rst_n)                //   input,   width = 1,          reset_sink.reset_n
	);

endmodule
