
---------- Begin Simulation Statistics ----------
final_tick                               122531824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714904                       # Number of bytes of host memory used
host_op_rate                                   335191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   301.69                       # Real time elapsed on the host
host_tick_rate                              406156772                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.122532                       # Number of seconds simulated
sim_ticks                                122531824000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.843493                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4088949                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4819402                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345785                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5104940                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102834                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572443                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6512606                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35005                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.225318                       # CPI: cycles per instruction
system.cpu.discardedOps                        967319                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48864169                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40547944                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262654                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6318229                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.816115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        122531824                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       116213595                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1351                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       275402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       553308                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            500                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3725                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           87                       # Transaction distribution
system.membus.trans_dist::CleanEvict              301                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7307                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3725                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       355808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  355808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11032                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11032    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11032                       # Request fanout histogram
system.membus.respLayer1.occupancy           36589000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            11594000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            135761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       268842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1974                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           142149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          142149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       132299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       822320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                831218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       173952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17382496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17556448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             845                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           278755                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006676                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081698                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 276900     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1849      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             278755                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          824037000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         548905990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6925998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               265601                       # number of demand (read+write) hits
system.l2.demand_hits::total                   266867                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1266                       # number of overall hits
system.l2.overall_hits::.cpu.data              265601                       # number of overall hits
system.l2.overall_hits::total                  266867                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8847                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11043                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2196                       # number of overall misses
system.l2.overall_misses::.cpu.data              8847                       # number of overall misses
system.l2.overall_misses::total                 11043                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    214146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    869165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1083311000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    214146000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    869165000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1083311000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           274448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               277910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          274448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              277910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.634315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.032236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.634315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.032236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97516.393443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98244.037527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98099.338948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97516.393443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98244.037527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98099.338948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  87                       # number of writebacks
system.l2.writebacks::total                        87                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11032                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11032                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    170183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    691613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    861796000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    170183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    691613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    861796000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.634027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.032199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.634027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.032199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77532.118451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78263.324658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78117.839014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77532.118451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78263.324658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78117.839014                       # average overall mshr miss latency
system.l2.replacements                            845                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       268755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           268755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       268755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       268755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1934                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1934                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1934                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1934                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            134842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134842                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    716642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     716642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        142149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            142149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.051404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98076.091419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98076.091419                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    570502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    570502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.051404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78076.091419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78076.091419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    214146000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    214146000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.634315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.634315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97516.393443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97516.393443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    170183000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    170183000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.634027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.634027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77532.118451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77532.118451                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        130759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            130759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    152523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    152523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       132299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        132299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99040.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99040.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    121111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    121111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79157.516340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79157.516340                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9906.992097                       # Cycle average of tags in use
system.l2.tags.total_refs                      551903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.449243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      89.580834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1759.322045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8058.089217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.107380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.491827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.604675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.629639                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1115075                       # Number of tag accesses
system.l2.tags.data_accesses                  1115075                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          70240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             353024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        70240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           87                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 87                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            573239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2307841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2881080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       573239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           573239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          22721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          22721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           573239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2307841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2903801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        45.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033364580500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               53500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11032                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       87                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    42                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     90326500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   54890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               296164000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8227.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26977.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8333                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      13                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 11032                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   87                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.563774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.482086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.663027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          682     25.74%     25.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1268     47.85%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          232      8.75%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      2.75%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      1.85%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      2.00%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      0.98%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.72%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248      9.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          10513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  10513.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 702592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  353024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121703909000                       # Total gap between requests
system.mem_ctrls.avgGap                   10945580.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        70240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       281056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 573238.834672044031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2293738.808621668722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4700.819600955258                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           87                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57564250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    238599750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 234074003500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26225.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27000.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2690505787.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9681840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5146020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            37827720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              57420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9671975040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3446613870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44149809120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57321111030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.805907                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114747078500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4091360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3693385500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9239160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4910730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            40555200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              36540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9671975040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3584605740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44033605440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57344927850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.000279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 114444174750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4091360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3996289250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     19674417                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19674417                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19674417                       # number of overall hits
system.cpu.icache.overall_hits::total        19674417                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3462                       # number of overall misses
system.cpu.icache.overall_misses::total          3462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    258187000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    258187000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    258187000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    258187000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19677879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19677879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19677879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19677879                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000176                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000176                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74577.411901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74577.411901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74577.411901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74577.411901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1974                       # number of writebacks
system.cpu.icache.writebacks::total              1974                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    251263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    251263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    251263000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    251263000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72577.411901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72577.411901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72577.411901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72577.411901                       # average overall mshr miss latency
system.cpu.icache.replacements                   1974                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19674417                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19674417                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    258187000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    258187000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19677879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19677879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74577.411901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74577.411901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    251263000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    251263000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72577.411901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72577.411901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1481.651945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19677879                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3462                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5683.962738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1481.651945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1486                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19681341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19681341                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43536436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43536436                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43544850                       # number of overall hits
system.cpu.dcache.overall_hits::total        43544850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       288123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         288123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       288402                       # number of overall misses
system.cpu.dcache.overall_misses::total        288402                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9156790998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9156790998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9156790998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9156790998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43824559                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43824559                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43833252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43833252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31780.840120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31780.840120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31750.095346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31750.095346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.300000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       268755                       # number of writebacks
system.cpu.dcache.writebacks::total            268755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        13954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13954                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       274169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       274169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       274447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       274447                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7976237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7976237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7992159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7992159000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006261                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006261                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29092.410156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29092.410156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29120.955959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29120.955959                       # average overall mshr miss latency
system.cpu.dcache.replacements                 273424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37364498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37364498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       135101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4219583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4219583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37499599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37499599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31232.803606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31232.803606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       132020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       132020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3851572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3851572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29174.155431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29174.155431                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6171938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6171938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       153022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       153022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4937207998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4937207998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32264.693953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32264.693953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10873                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10873                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       142149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       142149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4124665000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4124665000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022474                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022474                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29016.489740                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29016.489740                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8414                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8414                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          279                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          279                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8693                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8693                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032095                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032095                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          278                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          278                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     15922000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     15922000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57273.381295                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57273.381295                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.495471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43819629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            274448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.664596                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.495471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44108032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44108032                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122531824000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
