{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717964011200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717964011200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 14:13:31 2024 " "Processing started: Sun Jun  9 14:13:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717964011200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964011200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proyect -c final_proyect " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proyect -c final_proyect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964011200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717964011578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717964011578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_counter " "Found entity 1: Program_counter" {  } { { "Program_counter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017436 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1717964017438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/PC_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Condition_Check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flagsreg " "Found entity 1: Flagsreg" {  } { { "Flagsreg.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Flagsreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conditional_Logic " "Found entity 1: Conditional_Logic" {  } { { "Conditional_Logic.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortop.sv 1 1 " "Found 1 design units, including 1 entities, in source file processortop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorTop " "Found entity 1: processorTop" {  } { { "processorTop.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_tb " "Found entity 1: Fetch_tb" {  } { { "Fetch_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_tb " "Found entity 1: Decode_tb" {  } { { "Decode_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "excecute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file excecute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Excecute_tb " "Found entity 1: Excecute_tb" {  } { { "Excecute_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Excecute_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem_tb " "Found entity 1: DataMem_tb" {  } { { "DataMem_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortop_tb4.sv 1 1 " "Found 1 design units, including 1 entities, in source file processortop_tb4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorTop_tb4 " "Found entity 1: processorTop_tb4" {  } { { "processorTop_tb4.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom_tb " "Found entity 1: chargenrom_tb" {  } { { "chargenrom_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file text_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "text_display.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file text_display_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_display_tb " "Found entity 1: text_display_tb" {  } { { "text_display_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_tb " "Found entity 1: final_project_tb" {  } { { "final_project_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaController.sv(19) " "Verilog HDL information at vgaController.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/vgaController.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/vgaController.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717964017468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "output_files/vgaController.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717964017469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964017469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717964017514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:draw " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:draw\"" {  } { { "final_project.sv" "draw" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display text_display:txt_disp " "Elaborating entity \"text_display\" for hierarchy \"text_display:txt_disp\"" {  } { { "final_project.sv" "txt_disp" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 text_display.sv(29) " "Verilog HDL assignment warning at text_display.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "text_display.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717964017567 "|text_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 text_display.sv(30) " "Verilog HDL assignment warning at text_display.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "text_display.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717964017567 "|text_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 text_display.sv(54) " "Verilog HDL assignment warning at text_display.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "text_display.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717964017567 "|text_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 text_display.sv(55) " "Verilog HDL assignment warning at text_display.sv(55): truncated value with size 32 to match size of target (3)" {  } { { "text_display.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717964017567 "|text_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorTop text_display:txt_disp\|processorTop:proce " "Elaborating entity \"processorTop\" for hierarchy \"text_display:txt_disp\|processorTop:proce\"" {  } { { "text_display.sv" "proce" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX text_display:txt_disp\|processorTop:proce\|MUX:pcsr " "Elaborating entity \"MUX\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|MUX:pcsr\"" {  } { { "processorTop.sv" "pcsr" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_counter text_display:txt_disp\|processorTop:proce\|Program_counter:PC " "Elaborating entity \"Program_counter\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Program_counter:PC\"" {  } { { "processorTop.sv" "PC" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder text_display:txt_disp\|processorTop:proce\|Adder:ADD4 " "Elaborating entity \"Adder\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Adder:ADD4\"" {  } { { "processorTop.sv" "ADD4" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMem text_display:txt_disp\|processorTop:proce\|InstMem:Imem " "Elaborating entity \"InstMem\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|InstMem:Imem\"" {  } { { "processorTop.sv" "Imem" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017573 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.data_a 0 InstMem.sv(6) " "Net \"Memory.data_a\" at InstMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMem.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717964017573 "|final_project|text_display:txt_disp|processorTop:proce|InstMem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.waddr_a 0 InstMem.sv(6) " "Net \"Memory.waddr_a\" at InstMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMem.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717964017573 "|final_project|text_display:txt_disp|processorTop:proce|InstMem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.we_a 0 InstMem.sv(6) " "Net \"Memory.we_a\" at InstMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMem.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717964017573 "|final_project|text_display:txt_disp|processorTop:proce|InstMem:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX text_display:txt_disp\|processorTop:proce\|MUX:regsrc0 " "Elaborating entity \"MUX\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|MUX:regsrc0\"" {  } { { "processorTop.sv" "regsrc0" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register text_display:txt_disp\|processorTop:proce\|Register:register " "Elaborating entity \"Register\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Register:register\"" {  } { { "processorTop.sv" "register" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend text_display:txt_disp\|processorTop:proce\|Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Extend:ext\"" {  } { { "processorTop.sv" "ext" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU text_display:txt_disp\|processorTop:proce\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|ALU:alu\"" {  } { { "processorTop.sv" "alu" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem text_display:txt_disp\|processorTop:proce\|DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|DataMem:dmem\"" {  } { { "processorTop.sv" "dmem" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit " "Elaborating entity \"Control_Unit\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\"" {  } { { "processorTop.sv" "controlunit" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conditional_Logic text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Conditional_Logic:condlogic " "Elaborating entity \"Conditional_Logic\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Conditional_Logic:condlogic\"" {  } { { "Control_Unit.sv" "condlogic" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flagsreg text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Flagsreg:flagsreg32 " "Elaborating entity \"Flagsreg\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Flagsreg:flagsreg32\"" {  } { { "Conditional_Logic.sv" "flagsreg32" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Condition_Check:condcheck " "Elaborating entity \"Condition_Check\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Condition_Check:condcheck\"" {  } { { "Conditional_Logic.sv" "condcheck" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco " "Elaborating entity \"Decoder\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\"" {  } { { "Control_Unit.sv" "deco" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\|Main_Decoder:maindeco " "Elaborating entity \"Main_Decoder\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\|Main_Decoder:maindeco\"" {  } { { "Decoder.sv" "maindeco" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\|PC_Logic:pclogic " "Elaborating entity \"PC_Logic\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\|PC_Logic:pclogic\"" {  } { { "Decoder.sv" "pclogic" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\|ALU_Decoder:aludeco " "Elaborating entity \"ALU_Decoder\" for hierarchy \"text_display:txt_disp\|processorTop:proce\|Control_Unit:controlunit\|Decoder:deco\|ALU_Decoder:aludeco\"" {  } { { "Decoder.sv" "aludeco" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom text_display:txt_disp\|chargenrom:char_rom " "Elaborating entity \"chargenrom\" for hierarchy \"text_display:txt_disp\|chargenrom:char_rom\"" {  } { { "text_display.sv" "char_rom" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/text_display.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964017749 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 chargenrom.sv(7) " "Net \"charrom.data_a\" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717964017749 "|final_project|text_display:txt_disp|chargenrom:char_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 chargenrom.sv(7) " "Net \"charrom.waddr_a\" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717964017749 "|final_project|text_display:txt_disp|chargenrom:char_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 chargenrom.sv(7) " "Net \"charrom.we_a\" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717964017749 "|final_project|text_display:txt_disp|chargenrom:char_rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "text_display:txt_disp\|chargenrom:char_rom\|charrom " "RAM logic \"text_display:txt_disp\|chargenrom:char_rom\|charrom\" is uninferred due to asynchronous read logic" {  } { { "chargenrom.sv" "charrom" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/chargenrom.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717964021250 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717964021250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717964021532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_project.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/final_project.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717964021782 "|final_project|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717964021782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717964021845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717964022252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/final_proyect.map.smsg " "Generated suppressed messages file E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Proyecto_Final/output_files/final_proyect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964022467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717964023027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717964023027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717964023295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717964023295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717964023295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717964023295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717964023720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 14:13:43 2024 " "Processing ended: Sun Jun  9 14:13:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717964023720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717964023720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717964023720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717964023720 ""}
