# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v failed with 2 errors.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 2 failed with 7 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 4 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 2 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 2 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 12 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 12 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 6 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 6 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 3 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 2 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 30 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 30 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 30 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 30 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 25 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 25 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 23 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 23 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 13 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 13 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 13:40:55 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Error: (vsim-3043) Unresolved reference to 'ADDR_WIDTH'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 156
# ** Warning: (vsim-3008) [CNNODP] - Component name (wait_cycles) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 260
# ** Error: (vsim-3043) Unresolved reference to 'wait_cycles' in u_dbus.wait_cycles.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 260
# ** Error: (vsim-3043) Unresolved reference to 'u_dut'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 342
# ** Fatal: (vsim-3373) Range of part-select [-1:0] into 'addr2write' [3:0] is reversed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 156
# FATAL ERROR while loading design
# Error loading design
# End time: 13:40:56 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 25
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 3 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 13:46:04 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(113).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataIn'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(114).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'DataOut'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataOut'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(115).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Write'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Din'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Dout'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 13:46:05 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 14, Warnings: 9
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:04:12 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(113).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataIn'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(114).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'DataOut'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataOut'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(115).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Write'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Din'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Dout'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 16:04:13 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 14, Warnings: 8
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 2 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 2 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:12:13 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(113).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataIn'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(114).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataOut'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(115).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Write'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Din'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Dout'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 16:12:13 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 13, Warnings: 10
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:13:01 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(113).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataIn'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(114).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataOut'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(115).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Write'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Din'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Dout'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 16:13:01 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 8
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:13:52 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(113).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataIn'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(114).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataOut'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(115).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Write'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Din'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Dout'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 16:13:52 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 8
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:15:09 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(113).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataIn'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(114).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'DataOut'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v(115).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Din'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'Dout'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 16:15:10 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 10, Warnings: 8
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 4 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:16:43 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'DataOut'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Int'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Start'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Stop'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Write'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Tx_data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Prescale'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'I2C_en'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dut File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Wr'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Clk'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Rst_n'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_sys File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 106
# Error loading design
# End time: 16:16:43 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 15, Warnings: 4
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:22:10 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
add wave -position insertpoint  \
sim:/tb_i2c_master_regs/AWIDTH \
sim:/tb_i2c_master_regs/DWIDTH \
sim:/tb_i2c_master_regs/Clk \
sim:/tb_i2c_master_regs/Rst_n \
sim:/tb_i2c_master_regs/Addr \
sim:/tb_i2c_master_regs/DataIn \
sim:/tb_i2c_master_regs/DataOut \
sim:/tb_i2c_master_regs/Wr \
sim:/tb_i2c_master_regs/Int \
sim:/tb_i2c_master_regs/Start \
sim:/tb_i2c_master_regs/Stop \
sim:/tb_i2c_master_regs/Read \
sim:/tb_i2c_master_regs/Write \
sim:/tb_i2c_master_regs/Tx_ack \
sim:/tb_i2c_master_regs/Rx_ack \
sim:/tb_i2c_master_regs/Rx_data \
sim:/tb_i2c_master_regs/Tx_data \
sim:/tb_i2c_master_regs/Prescale \
sim:/tb_i2c_master_regs/I2C_busy \
sim:/tb_i2c_master_regs/I2C_done \
sim:/tb_i2c_master_regs/I2C_en \
sim:/tb_i2c_master_regs/I2C_al \
sim:/tb_i2c_master_regs/errors \
sim:/tb_i2c_master_regs/vExpected \
sim:/tb_i2c_master_regs/vObtained \
sim:/tb_i2c_master_regs/data2write \
sim:/tb_i2c_master_regs/addr2write
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# ********** TEST PASSED **********
# [Info-  177.00 ns] Errors CR autoclear:           0
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  277.00 ns] Successful check
# [Info-  277.00 ns] Status=00000000
# [Info-  315.00 ns] Status=10000000
# ********** TEST FAILED **********
# [Info-  407.00 ns] Errors AL:           1
# [Info-  407.00 ns] Test TIP flag
# [Info-  407.00 ns] Status=00000000
# [Info-  445.00 ns] Status=10000000
# [Error!  517.00 ns] The value is 00000080 and should be 00000002
# [Error!  547.00 ns] The value is 00000080 and should be 00000002
# ********** TEST FAILED **********
# [Info-  547.00 ns] Errors TIP:           2
# [Info-  547.00 ns] Test INT request generation
# [Info-  547.00 ns] Status=00000000
# [Info-  585.00 ns] Status=10000000
# [Info-  655.00 ns] Status=10000001
# [Info-  677.00 ns] Okay Interrupt
# [Info-  687.00 ns] Status=00000000
# [Info-  725.00 ns] Status=10000000
# [Info-  795.00 ns] Status=10100001
# [Info-  817.00 ns] Okay Interrupt
# [Info-  857.00 ns] Okay Interrupt
# ********** TEST PASSED **********
# [Info-  857.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  887.00 ns] The value is 00000000 and should be 00000005
# [Error!  927.00 ns] The value is 00000000 and should be 00000005
# [Error!  967.00 ns] The value is 00000000 and should be 00000005
# [Error! 1007.00 ns] The value is 00000000 and should be 00000005
# ********** TEST FAILED **********
# [Info- 1017.00 ns] Test RXR and the rx_ack flag
# [Info- 1027.00 ns] Successful check
# [Info- 1047.00 ns] Successful check
# ********** TEST PASSED **********
# [Info- 1047.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(338)
#    Time: 1047 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 338
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# ********** TEST PASSED **********
# [Info-  177.00 ns] Errors CR autoclear:           0
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  277.00 ns] Successful check
# ********** TEST FAILED **********
# [Info-  327.00 ns] Errors AL:           1
# [Info-  327.00 ns] Test TIP flag
# [Info-  327.00 ns] Status=00000000
# [Info-  365.00 ns] Status=10000000
# [Error!  437.00 ns] The value is 00000080 and should be 00000002
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# ********** TEST FAILED **********
# [Info-  467.00 ns] Errors TIP:           2
# [Info-  467.00 ns] Test INT request generation
# [Info-  467.00 ns] Status=00000000
# [Info-  505.00 ns] Status=10000000
# [Info-  575.00 ns] Status=10000001
# [Info-  597.00 ns] Okay Interrupt
# [Info-  607.00 ns] Status=00000000
# [Info-  645.00 ns] Status=10000000
# [Info-  715.00 ns] Status=10100001
# [Info-  737.00 ns] Okay Interrupt
# [Info-  777.00 ns] Okay Interrupt
# ********** TEST PASSED **********
# [Info-  777.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  807.00 ns] The value is 00000000 and should be 00000005
# [Error!  847.00 ns] The value is 00000000 and should be 00000005
# [Error!  887.00 ns] The value is 00000000 and should be 00000005
# [Error!  927.00 ns] The value is 00000000 and should be 00000005
# ********** TEST FAILED **********
# [Info-  937.00 ns] Test RXR and the rx_ack flag
# [Info-  947.00 ns] Successful check
# [Info-  967.00 ns] Successful check
# ********** TEST PASSED **********
# [Info-  967.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(337)
#    Time: 967 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 337
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  277.00 ns] Successful check
# [Info-  327.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# [Info-  327.00 ns] Test TIP flag
# [Info-  327.00 ns] Status=00000000
# [Info-  365.00 ns] Status=10000000
# [Error!  437.00 ns] The value is 00000080 and should be 00000002
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# [Info-  467.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# [Info-  467.00 ns] Test INT request generation
# [Info-  467.00 ns] Status=00000000
# [Info-  505.00 ns] Status=10000000
# [Info-  575.00 ns] Status=10000001
# [Info-  597.00 ns] Okay Interrupt
# [Info-  607.00 ns] Status=00000000
# [Info-  645.00 ns] Status=10000000
# [Info-  715.00 ns] Status=10100001
# [Info-  737.00 ns] Okay Interrupt
# [Info-  777.00 ns] Okay Interrupt
# [Info-  777.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# [Info-  777.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  807.00 ns] The value is 00000000 and should be 00000005
# [Error!  847.00 ns] The value is 00000000 and should be 00000005
# [Error!  887.00 ns] The value is 00000000 and should be 00000005
# [Error!  927.00 ns] The value is 00000000 and should be 00000005
# [Info-  937.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# [Info-  937.00 ns] Test RXR and the rx_ack flag
# [Info-  947.00 ns] Successful check
# [Info-  967.00 ns] Successful check
# [Info-  967.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# [Info-  967.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(341)
#    Time: 967 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 341
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  277.00 ns] Successful check
# [Info-  327.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  327.00 ns] Test TIP flag
# [Info-  327.00 ns] Status=00000000
# [Info-  365.00 ns] Status=10000000
# [Error!  437.00 ns] The value is 00000080 and should be 00000002
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# [Info-  467.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  467.00 ns] Test INT request generation
# [Info-  467.00 ns] Status=00000000
# [Info-  505.00 ns] Status=10000000
# [Info-  575.00 ns] Status=10000001
# [Info-  597.00 ns] Okay Interrupt
# [Info-  607.00 ns] Status=00000000
# [Info-  645.00 ns] Status=10000000
# [Info-  715.00 ns] Status=10100001
# [Info-  737.00 ns] Okay Interrupt
# [Info-  777.00 ns] Okay Interrupt
# [Info-  777.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  777.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  807.00 ns] The value is 00000000 and should be 00000005
# [Error!  847.00 ns] The value is 00000000 and should be 00000005
# [Error!  887.00 ns] The value is 00000000 and should be 00000005
# [Error!  927.00 ns] The value is 00000000 and should be 00000005
# [Info-  937.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info-  937.00 ns] Test RXR and the rx_ack flag
# [Info-  947.00 ns] Successful check
# [Info-  967.00 ns] Successful check
# [Info-  967.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info-  967.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(349)
#    Time: 967 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 349
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  287.00 ns] Successful check at time
# [Info-  337.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  337.00 ns] Test TIP flag
# [Info-  337.00 ns] Status=00000000
# [Info-  375.00 ns] Status=10000000
# [Error!  457.00 ns] The value is 00000080 and should be 00000002
# [Error!  497.00 ns] The value is 00000080 and should be 00000002
# [Info-  497.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  497.00 ns] Test INT request generation
# [Info-  497.00 ns] Status=00000000
# [Info-  535.00 ns] Status=10000000
# [Info-  605.00 ns] Status=10000001
# [Info-  627.00 ns] Okay Interrupt
# [Info-  637.00 ns] Status=00000000
# [Info-  675.00 ns] Status=10000000
# [Info-  745.00 ns] Status=10100001
# [Info-  767.00 ns] Okay Interrupt
# [Info-  807.00 ns] Okay Interrupt
# [Info-  807.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  807.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  847.00 ns] The value is 00000000 and should be 00000005
# [Error!  897.00 ns] The value is 00000000 and should be 00000005
# [Error!  947.00 ns] The value is 00000000 and should be 00000005
# [Error!  997.00 ns] The value is 00000000 and should be 00000005
# [Info- 1007.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1007.00 ns] Test RXR and the rx_ack flag
# [Info- 1017.00 ns] Successful check
# [Info- 1037.00 ns] Successful check
# [Info- 1037.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1037.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(349)
#    Time: 1037 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 349
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  287.00 ns] Successful check at time
# CR here           0
# [Info-  337.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  337.00 ns] Test TIP flag
# [Info-  337.00 ns] Status=00000000
# [Info-  375.00 ns] Status=10000000
# [Error!  457.00 ns] The value is 00000080 and should be 00000002
# [Error!  497.00 ns] The value is 00000080 and should be 00000002
# [Info-  497.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  497.00 ns] Test INT request generation
# [Info-  497.00 ns] Status=00000000
# [Info-  535.00 ns] Status=10000000
# [Info-  605.00 ns] Status=10000001
# [Info-  627.00 ns] Okay Interrupt
# [Info-  637.00 ns] Status=00000000
# [Info-  675.00 ns] Status=10000000
# [Info-  745.00 ns] Status=10100001
# [Info-  767.00 ns] Okay Interrupt
# [Info-  807.00 ns] Okay Interrupt
# [Info-  807.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  807.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  847.00 ns] The value is 00000000 and should be 00000005
# [Error!  897.00 ns] The value is 00000000 and should be 00000005
# [Error!  947.00 ns] The value is 00000000 and should be 00000005
# [Error!  997.00 ns] The value is 00000000 and should be 00000005
# [Info- 1007.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1007.00 ns] Test RXR and the rx_ack flag
# [Info- 1017.00 ns] Successful check
# [Info- 1037.00 ns] Successful check
# [Info- 1037.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1037.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(350)
#    Time: 1037 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 350
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  287.00 ns] Successful check at time
# CR here           0
# [Info-  347.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  347.00 ns] Test TIP flag
# [Info-  347.00 ns] Status=00000000
# [Info-  385.00 ns] Status=10000000
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# [Error!  507.00 ns] The value is 00000080 and should be 00000002
# [Info-  507.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  507.00 ns] Test INT request generation
# [Info-  507.00 ns] Status=00000000
# [Info-  545.00 ns] Status=10000000
# [Info-  615.00 ns] Status=10000001
# [Info-  637.00 ns] Okay Interrupt
# [Info-  647.00 ns] Status=00000000
# [Info-  685.00 ns] Status=10000000
# [Info-  755.00 ns] Status=10100001
# [Info-  777.00 ns] Okay Interrupt
# [Info-  817.00 ns] Okay Interrupt
# [Info-  817.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  817.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  857.00 ns] The value is 00000000 and should be 00000005
# [Error!  907.00 ns] The value is 00000000 and should be 00000005
# [Error!  957.00 ns] The value is 00000000 and should be 00000005
# [Error! 1007.00 ns] The value is 00000000 and should be 00000005
# [Info- 1017.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1017.00 ns] Test RXR and the rx_ack flag
# [Info- 1027.00 ns] Successful check
# [Info- 1047.00 ns] Successful check
# [Info- 1047.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1047.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(351)
#    Time: 1047 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 351
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  287.00 ns] Successful check at time
# CR here           0
# [Info-  357.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  357.00 ns] Test TIP flag
# [Info-  357.00 ns] Status=00000000
# [Info-  395.00 ns] Status=10000000
# [Error!  477.00 ns] The value is 00000080 and should be 00000002
# [Error!  517.00 ns] The value is 00000080 and should be 00000002
# [Info-  517.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  517.00 ns] Test INT request generation
# [Info-  517.00 ns] Status=00000000
# [Info-  555.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10000001
# [Info-  647.00 ns] Okay Interrupt
# [Info-  657.00 ns] Status=00000000
# [Info-  695.00 ns] Status=10000000
# [Info-  765.00 ns] Status=10100001
# [Info-  787.00 ns] Okay Interrupt
# [Info-  827.00 ns] Okay Interrupt
# [Info-  827.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  827.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  867.00 ns] The value is 00000000 and should be 00000005
# [Error!  917.00 ns] The value is 00000000 and should be 00000005
# [Error!  967.00 ns] The value is 00000000 and should be 00000005
# [Error! 1017.00 ns] The value is 00000000 and should be 00000005
# [Info- 1027.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1027.00 ns] Test RXR and the rx_ack flag
# [Info- 1037.00 ns] Successful check
# [Info- 1057.00 ns] Successful check
# [Info- 1057.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1057.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(351)
#    Time: 1057 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 351
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  287.00 ns] Successful check at time
# CR here           0
# [Info-  347.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  347.00 ns] Test TIP flag
# [Info-  347.00 ns] Status=00000000
# [Info-  385.00 ns] Status=10000000
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# [Error!  507.00 ns] The value is 00000080 and should be 00000002
# [Info-  507.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  507.00 ns] Test INT request generation
# [Info-  507.00 ns] Status=00000000
# [Info-  545.00 ns] Status=10000000
# [Info-  615.00 ns] Status=10000001
# [Info-  637.00 ns] Okay Interrupt
# [Info-  647.00 ns] Status=00000000
# [Info-  685.00 ns] Status=10000000
# [Info-  755.00 ns] Status=10100001
# [Info-  777.00 ns] Okay Interrupt
# [Info-  817.00 ns] Okay Interrupt
# [Info-  817.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  817.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  857.00 ns] The value is 00000000 and should be 00000005
# [Error!  907.00 ns] The value is 00000000 and should be 00000005
# [Error!  957.00 ns] The value is 00000000 and should be 00000005
# [Error! 1007.00 ns] The value is 00000000 and should be 00000005
# [Info- 1017.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1017.00 ns] Test RXR and the rx_ack flag
# [Info- 1027.00 ns] Successful check
# [Info- 1047.00 ns] Successful check
# [Info- 1047.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1047.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(351)
#    Time: 1047 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 351
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3008) [CNNODP] - Component name (u_sys) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 232
# ** Error: (vsim-3043) Unresolved reference to 'u_sys' in u_sys.u_sys.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 232
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error: (vsim-3043) Unresolved reference to 'wait_cycles'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v Line: 46
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:22:10 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3008) [CNNODP] - Component name (u_sys) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 232
# ** Error: (vsim-3043) Unresolved reference to 'u_sys' in u_sys.u_sys.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 232
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error: (vsim-3043) Unresolved reference to 'wait_cycles'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v Line: 46
# Error loading design
# End time: 16:49:12 on Mar 25,2024, Elapsed time: 0:27:02
# Errors: 4, Warnings: 7
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:50:23 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# ** Error: (vsim-3043) Unresolved reference to 'wait_cycles'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v Line: 46
# Error loading design
# End time: 16:50:24 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_regs
# vsim -gui work.tb_i2c_master_regs 
# Start time: 16:51:55 on Mar 25,2024
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  177.00 ns] Status=00000000
# [Info-  215.00 ns] Status=10000000
# [Info-  265.00 ns] Status=10100001
# [Info-  297.00 ns] Successful check at time
# CR here           0
# [Info-  357.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  357.00 ns] Test TIP flag
# [Info-  357.00 ns] Status=00000000
# [Info-  395.00 ns] Status=10000000
# [Error!  477.00 ns] The value is 00000080 and should be 00000002
# [Error!  517.00 ns] The value is 00000080 and should be 00000002
# [Info-  517.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  517.00 ns] Test INT request generation
# [Info-  517.00 ns] Status=00000000
# [Info-  555.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10000001
# [Info-  647.00 ns] Okay Interrupt
# [Info-  657.00 ns] Status=00000000
# [Info-  695.00 ns] Status=10000000
# [Info-  765.00 ns] Status=10100001
# [Info-  787.00 ns] Okay Interrupt
# [Info-  827.00 ns] Okay Interrupt
# [Info-  827.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  827.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  867.00 ns] The value is 00000000 and should be 00000005
# [Error!  917.00 ns] The value is 00000000 and should be 00000005
# [Error!  967.00 ns] The value is 00000000 and should be 00000005
# [Error! 1017.00 ns] The value is 00000000 and should be 00000005
# [Info- 1027.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1027.00 ns] Test RXR and the rx_ack flag
# [Info- 1037.00 ns] Successful check
# [Info- 1057.00 ns] Successful check
# [Info- 1057.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1057.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(351)
#    Time: 1057 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 351
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  185.00 ns] Status=10100001
# [Info-  217.00 ns] Successful check
# ********** TEST FAILED **********
# 
# [Info-  307.00 ns] Test TIP flag
# [Info-  307.00 ns] Status=00000000
# [Info-  345.00 ns] Status=10000000
# [Error!  427.00 ns] The value is 00000080 and should be 00000002
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# [Info-  467.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  467.00 ns] Test INT request generation
# [Info-  467.00 ns] Status=00000000
# [Info-  505.00 ns] Status=10000000
# [Info-  575.00 ns] Status=10000001
# [Info-  597.00 ns] Okay Interrupt
# [Info-  607.00 ns] Status=00000000
# [Info-  645.00 ns] Status=10000000
# [Info-  715.00 ns] Status=10100001
# [Info-  737.00 ns] Okay Interrupt
# [Info-  777.00 ns] Okay Interrupt
# [Info-  777.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  777.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  817.00 ns] The value is 00000000 and should be 00000005
# [Error!  867.00 ns] The value is 00000000 and should be 00000005
# [Error!  917.00 ns] The value is 00000000 and should be 00000005
# [Error!  967.00 ns] The value is 00000000 and should be 00000005
# [Info-  977.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info-  977.00 ns] Test RXR and the rx_ack flag
# [Info-  987.00 ns] Successful check
# [Info- 1007.00 ns] Successful check
# [Info- 1007.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1007.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(372)
#    Time: 1007 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 372
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# ********** TEST PASSED **********
# 
# [Info-   77.00 ns] Test CR autoclear after tranfer ends
# [Info-  165.00 ns] Status=10000001
# [Info-  177.00 ns] Successful check
# [Info-  177.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  177.00 ns] Test CR autoclear after arbitration is lost
# [Info-  185.00 ns] Status=10100001
# [Info-  217.00 ns] Successful check
# ********** TEST FAILED **********
# 
# [Info-  307.00 ns] Test TIP flag
# [Info-  307.00 ns] Status=00000000
# [Info-  345.00 ns] Status=10000000
# [Error!  427.00 ns] The value is 00000080 and should be 00000002
# [Error!  467.00 ns] The value is 00000080 and should be 00000002
# [Info-  467.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  467.00 ns] Test INT request generation
# [Info-  467.00 ns] Status=00000000
# [Info-  505.00 ns] Status=10000000
# [Info-  575.00 ns] Status=10000001
# [Info-  597.00 ns] Okay Interrupt
# [Info-  607.00 ns] Status=00000000
# [Info-  645.00 ns] Status=10000000
# [Info-  715.00 ns] Status=10100001
# [Info-  737.00 ns] Okay Interrupt
# [Info-  777.00 ns] Okay Interrupt
# [Info-  777.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info-  777.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error!  827.00 ns] The value is 00000000 and should be 00000005
# [Error!  887.00 ns] The value is 00000000 and should be 00000005
# [Error!  947.00 ns] The value is 00000000 and should be 00000005
# [Error! 1007.00 ns] The value is 00000000 and should be 00000005
# [Info- 1017.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1017.00 ns] Test RXR and the rx_ack flag
# [Info- 1027.00 ns] Successful check
# [Info- 1047.00 ns] Successful check
# [Info- 1047.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1047.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(376)
#    Time: 1047 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 376
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be writted[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be writted[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be writted[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  545.00 ns] Status=10100001
# [Info-  577.00 ns] Successful check
# ********** TEST FAILED **********
# 
# [Info-  667.00 ns] Test TIP flag
# [Info-  667.00 ns] Status=00000000
# [Info-  705.00 ns] Status=10000000
# [Error!  787.00 ns] The value is 00000080 and should be 00000002
# [Error!  827.00 ns] The value is 00000080 and should be 00000002
# [Info-  827.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  827.00 ns] Test INT request generation
# [Info-  827.00 ns] Status=00000000
# [Info-  865.00 ns] Status=10000000
# [Info-  935.00 ns] Status=10000001
# [Info-  957.00 ns] Okay Interrupt
# [Info-  967.00 ns] Status=00000000
# [Info- 1005.00 ns] Status=10000000
# [Info- 1075.00 ns] Status=10100001
# [Info- 1097.00 ns] Okay Interrupt
# [Info- 1137.00 ns] Okay Interrupt
# [Info- 1137.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1137.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error! 1187.00 ns] The value is 00000000 and should be 00000005
# [Error! 1247.00 ns] The value is 00000000 and should be 00000005
# [Error! 1307.00 ns] The value is 00000000 and should be 00000005
# [Error! 1367.00 ns] The value is 00000000 and should be 00000005
# [Info- 1377.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1377.00 ns] Test RXR and the rx_ack flag
# [Info- 1387.00 ns] Successful check
# [Info- 1407.00 ns] Successful check
# [Info- 1407.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1407.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(376)
#    Time: 1407 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 376
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  545.00 ns] Status=10100001
# [Info-  577.00 ns] Successful check
# ********** TEST FAILED **********
# 
# [Info-  667.00 ns] Test TIP flag
# [Info-  667.00 ns] Status=00000000
# [Info-  705.00 ns] Status=10000000
# [Error!  787.00 ns] The value is 00000080 and should be 00000002
# [Error!  827.00 ns] The value is 00000080 and should be 00000002
# [Info-  827.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  827.00 ns] Test INT request generation
# [Info-  827.00 ns] Status=00000000
# [Info-  865.00 ns] Status=10000000
# [Info-  935.00 ns] Status=10000001
# [Info-  957.00 ns] Okay Interrupt
# [Info-  967.00 ns] Status=00000000
# [Info- 1005.00 ns] Status=10000000
# [Info- 1075.00 ns] Status=10100001
# [Info- 1097.00 ns] Okay Interrupt
# [Info- 1137.00 ns] Okay Interrupt
# [Info- 1137.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1137.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error! 1187.00 ns] The value is 00000000 and should be 00000005
# [Error! 1247.00 ns] The value is 00000000 and should be 00000005
# [Error! 1307.00 ns] The value is 00000000 and should be 00000005
# [Error! 1367.00 ns] The value is 00000000 and should be 00000005
# [Info- 1377.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1377.00 ns] Test RXR and the rx_ack flag
# [Info- 1387.00 ns] Successful check
# [Info- 1407.00 ns] Successful check
# [Info- 1407.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1407.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(376)
#    Time: 1407 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 376
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  545.00 ns] Status=10100001
# [Info-  577.00 ns] Successful check
# ********** TEST FAILED **********
# 
# [Info-  667.00 ns] Test TIP flag
# [Info-  667.00 ns] Status=00000000
# [Info-  705.00 ns] Status=10000000
# [Error!  787.00 ns] The value is 00000080 and should be 00000002
# [Error!  827.00 ns] The value is 00000080 and should be 00000002
# [Info-  827.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  827.00 ns] Test INT request generation
# [Info-  827.00 ns] Status=00000000
# [Info-  865.00 ns] Status=10000000
# [Info-  935.00 ns] Status=10000001
# [Info-  957.00 ns] Okay Interrupt
# [Info-  967.00 ns] Status=00000000
# [Info- 1005.00 ns] Status=10000000
# [Info- 1075.00 ns] Status=10100001
# [Info- 1097.00 ns] Okay Interrupt
# [Info- 1137.00 ns] Okay Interrupt
# [Info- 1137.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1137.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# [Error! 1187.00 ns] The value is 00000000 and should be 00000005
# [Error! 1247.00 ns] The value is 00000000 and should be 00000005
# [Error! 1307.00 ns] The value is 00000000 and should be 00000005
# [Error! 1367.00 ns] The value is 00000000 and should be 00000005
# [Info- 1377.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1377.00 ns] Test RXR and the rx_ack flag
# [Info- 1387.00 ns] Successful check
# [Info- 1407.00 ns] Successful check
# [Info- 1407.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1407.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(376)
#    Time: 1407 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 376
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 1 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Error! 1237.00 ns] The value is 00000000 and should be 00000005
# [Info- 1237.00 ns] Errors PRE           1
# Test CTR @ 1247.00 ns
# [Error! 1297.00 ns] The value is 00000000 and should be 00000005
# [Info- 1297.00 ns] Errors CTR           2
# Test CR @ 1307.00 ns
# [Error! 1357.00 ns] The value is 00000000 and should be 00000005
# [Info- 1357.00 ns] Errors CR           3
# Test TX @ 1367.00 ns
# [Error! 1417.00 ns] The value is 00000000 and should be 00000005
# [Info- 1417.00 ns] Errors TX           4
# [Info- 1427.00 ns] Errors PRE, CTR, CR and TX:           4
# ********** TEST FAILED **********
# 
# [Info- 1427.00 ns] Test RXR and the rx_ack flag
# [Info- 1437.00 ns] Successful check
# [Info- 1457.00 ns] Successful check
# [Info- 1457.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1457.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(365)
#    Time: 1457 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 365
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# Test CR @ 1307.00 ns
# [Error! 1357.00 ns] The value is 00000000 and should be 00000005
# [Info- 1357.00 ns] Errors CR           1
# Test TX @ 1367.00 ns
# [Info- 1417.00 ns] Successful check at time
# [Info- 1417.00 ns] Errors TX           1
# [Info- 1427.00 ns] Errors PRE, CTR, CR and TX:           1
# ********** TEST FAILED **********
# 
# [Info- 1427.00 ns] Test RXR and the rx_ack flag
# [Info- 1437.00 ns] Successful check
# [Info- 1457.00 ns] Successful check
# [Info- 1457.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1457.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(366)
#    Time: 1457 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 366
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Error! 1357.00 ns] The value is 00000000 and should be 00000005
# [Info- 1357.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1367.00 ns
# [Info- 1417.00 ns] Successful check at time
# [Info- 1417.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1427.00 ns] Test RXR and the rx_ack flag
# [Info- 1437.00 ns] Successful check
# [Info- 1457.00 ns] Successful check
# [Info- 1457.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1457.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(370)
#    Time: 1457 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 370
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Error! 1347.00 ns] The value is 00000000 and should be 00000005
# [Info- 1347.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(370)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 370
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Error! 1357.00 ns] The value is 00000000 and should be 00000003
# [Info- 1357.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1367.00 ns
# [Info- 1417.00 ns] Successful check at time
# [Info- 1417.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1427.00 ns] Test RXR and the rx_ack flag
# [Info- 1437.00 ns] Successful check
# [Info- 1457.00 ns] Successful check
# [Info- 1457.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1457.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1457 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Error! 1347.00 ns] The value is 00000000 and should be 00000003
# [Info- 1347.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(383)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 383
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Error! 1347.00 ns] The value is 00000000 and should be 00000010
# [Info- 1347.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(383)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 383
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Error! 1347.00 ns] The value is 00000000 and should be 000000ff
# [Info- 1347.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(383)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 383
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Error! 1367.00 ns] The value is 000000f8 and should be 000000ff
# [Info- 1367.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10100011
# [Info- 1367.00 ns] Successful check at time
# [Info- 1367.00 ns] Errors CR           0
# ********** TEST PASSED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v failed with 5 errors.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10100011
# [Info- 1367.00 ns] Successful check at time
# [Info- 1367.00 ns] Errors CR           0
# ********** TEST PASSED **********
# Next test CR @ 1377.00 ns
# ********** TEST FAILED **********
# ********** TEST FAILED **********
# ********** TEST FAILED **********
# ********** TEST FAILED **********
# [Info- 1377.00 ns] Errors CR2           4
# ********** TEST FAILED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(398)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 398
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Error! 1367.00 ns] The value is 000000f8 and should be 000000ff
# [Info- 1367.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Next test CR @ 1377.00 ns
# ********** TEST PASSED **********
# ********** TEST PASSED **********
# ********** TEST PASSED **********
# ********** TEST PASSED **********
# [Info- 1377.00 ns] Errors CR2           0
# ********** TEST PASSED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(399)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 399
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10100011
# [Info- 1367.00 ns] Successful check at time
# [Info- 1367.00 ns] Errors CR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1377.00 ns
# [Info- 1377.00 ns] Errors CR2           1
# ********** TEST FAILED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(395)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 395
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Error! 1367.00 ns] The value is 00000018 and should be 0000001f
# [Info- 1367.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test CR Outputs @ 1377.00 ns
# [Info- 1377.00 ns] Errors CR Output           1
# ********** TEST FAILED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(395)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 395
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Error! 1367.00 ns] The value is 00000018 and should be 0000001f
# [Info- 1367.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test CR Outputs @ 1377.00 ns
# [Info- 1417.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1417.00 ns
# [Info- 1467.00 ns] Successful check at time
# [Info- 1467.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1477.00 ns] Test RXR and the rx_ack flag
# [Info- 1487.00 ns] Successful check
# [Info- 1507.00 ns] Successful check
# [Info- 1507.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1507.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(397)
#    Time: 1507 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 397
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR @ 1307.00 ns
# [Info- 1345.00 ns] Status=10100000
# [Error! 1367.00 ns] The value is 00000000 and should be 00000005
# [Info- 1367.00 ns] Errors CR           1
# ********** TEST FAILED **********
# Test CR Outputs @ 1377.00 ns
# [Info- 1415.00 ns] Status=10000010
# [Info- 1417.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1417.00 ns
# [Info- 1467.00 ns] Successful check at time
# [Info- 1467.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1477.00 ns] Test RXR and the rx_ack flag
# [Info- 1487.00 ns] Successful check
# [Info- 1507.00 ns] Successful check
# [Info- 1507.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1507.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(397)
#    Time: 1507 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 397
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Info- 1347.00 ns] Errors CR Output           1
# ********** TEST FAILED **********
# Test TX @ 1347.00 ns
# [Info- 1397.00 ns] Successful check at time
# [Info- 1397.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1407.00 ns] Test RXR and the rx_ack flag
# [Info- 1417.00 ns] Successful check
# [Info- 1437.00 ns] Successful check
# [Info- 1437.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1437 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Info- 1347.00 ns] Errors CR Output           1
# ********** TEST FAILED **********
# Test TX @ 1347.00 ns
# [Info- 1397.00 ns] Successful check at time
# [Info- 1397.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1407.00 ns] Test RXR and the rx_ack flag
# [Info- 1417.00 ns] Successful check
# [Info- 1437.00 ns] Successful check
# [Info- 1437.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1437 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  717.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  717.00 ns] Test TIP flag
# [Info-  717.00 ns] Status=00000000
# [Info-  755.00 ns] Status=10000000
# [Error!  837.00 ns] The value is 00000080 and should be 00000002
# [Error!  877.00 ns] The value is 00000080 and should be 00000002
# [Info-  877.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  877.00 ns] Test INT request generation
# [Info-  877.00 ns] Status=00000000
# [Info-  915.00 ns] Status=10000000
# [Info-  985.00 ns] Status=10000001
# [Info- 1007.00 ns] Okay Interrupt
# [Info- 1017.00 ns] Status=00000000
# [Info- 1055.00 ns] Status=10000000
# [Info- 1125.00 ns] Status=10100001
# [Info- 1147.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Okay Interrupt
# [Info- 1187.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1187.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1187.00 ns
# [Info- 1237.00 ns] Successful check at time
# [Info- 1237.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1247.00 ns
# [Info- 1297.00 ns] Successful check at time
# [Info- 1297.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1307.00 ns
# [Info- 1345.00 ns] Status=10000010
# [Info- 1347.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1347.00 ns
# [Info- 1397.00 ns] Successful check at time
# [Info- 1397.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1407.00 ns] Test RXR and the rx_ack flag
# [Info- 1417.00 ns] Successful check
# [Info- 1437.00 ns] Successful check
# [Info- 1437.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1437 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  707.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  707.00 ns] Test TIP flag
# [Info-  707.00 ns] Status=00000000
# [Info-  745.00 ns] Status=10000000
# [Error!  827.00 ns] The value is 00000080 and should be 00000002
# [Error!  867.00 ns] The value is 00000080 and should be 00000002
# [Info-  867.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  867.00 ns] Test INT request generation
# [Info-  867.00 ns] Status=00000000
# [Info-  905.00 ns] Status=10000000
# [Info-  975.00 ns] Status=10000001
# [Info-  997.00 ns] Okay Interrupt
# [Info- 1007.00 ns] Status=00000000
# [Info- 1045.00 ns] Status=10000000
# [Info- 1115.00 ns] Status=10100001
# [Info- 1137.00 ns] Okay Interrupt
# [Info- 1177.00 ns] Okay Interrupt
# [Info- 1177.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1177.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1177.00 ns
# [Info- 1227.00 ns] Successful check at time
# [Info- 1227.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1237.00 ns
# [Info- 1287.00 ns] Successful check at time
# [Info- 1287.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1297.00 ns
# [Info- 1335.00 ns] Status=10000010
# [Info- 1337.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1337.00 ns
# [Info- 1387.00 ns] Successful check at time
# [Info- 1387.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1397.00 ns] Test RXR and the rx_ack flag
# [Info- 1407.00 ns] Successful check
# [Info- 1427.00 ns] Successful check
# [Info- 1427.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1427.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(383)
#    Time: 1427 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 383
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  707.00 ns] Errors AL:           1
# ********** TEST FAILED **********
# 
# [Info-  707.00 ns] Test TIP flag
# [Info-  707.00 ns] Status=00000000
# [Info-  745.00 ns] Status=10000000
# [Error!  827.00 ns] The value is 00000080 and should be 00000002
# [Error!  867.00 ns] The value is 00000080 and should be 00000002
# [Info-  867.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  867.00 ns] Test INT request generation
# [Info-  867.00 ns] Status=00000000
# [Info-  905.00 ns] Status=10000000
# [Info-  975.00 ns] Status=10000001
# [Info-  997.00 ns] Okay Interrupt
# [Info- 1007.00 ns] Status=00000000
# [Info- 1045.00 ns] Status=10000000
# [Info- 1115.00 ns] Status=10100001
# [Info- 1137.00 ns] Okay Interrupt
# [Info- 1177.00 ns] Okay Interrupt
# [Info- 1177.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1177.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1177.00 ns
# [Info- 1227.00 ns] Successful check at time
# [Info- 1227.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1237.00 ns
# [Info- 1287.00 ns] Successful check at time
# [Info- 1287.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1297.00 ns
# [Info- 1335.00 ns] Status=10000010
# [Info- 1337.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1337.00 ns
# [Info- 1387.00 ns] Successful check at time
# [Info- 1387.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1397.00 ns] Test RXR and the rx_ack flag
# [Info- 1407.00 ns] Successful check
# [Info- 1427.00 ns] Successful check
# [Info- 1427.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1427.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(383)
#    Time: 1427 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 383
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  715.00 ns] Status=10000001
# [Info-  727.00 ns] Errors AL:           0
# ********** TEST PASSED **********
# 
# [Info-  727.00 ns] Test TIP flag
# [Info-  727.00 ns] Status=00000000
# [Info-  765.00 ns] Status=10000000
# [Error!  847.00 ns] The value is 00000080 and should be 00000002
# [Error!  887.00 ns] The value is 00000080 and should be 00000002
# [Info-  887.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  887.00 ns] Test INT request generation
# [Info-  887.00 ns] Status=00000000
# [Info-  925.00 ns] Status=10000000
# [Info-  995.00 ns] Status=10000001
# [Info- 1017.00 ns] Okay Interrupt
# [Info- 1027.00 ns] Status=00000000
# [Info- 1065.00 ns] Status=10000000
# [Info- 1135.00 ns] Status=10100001
# [Info- 1157.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1197.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1197.00 ns
# [Info- 1247.00 ns] Successful check at time
# [Info- 1247.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1257.00 ns
# [Info- 1307.00 ns] Successful check at time
# [Info- 1307.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1317.00 ns
# [Info- 1355.00 ns] Status=10000010
# [Info- 1357.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(384)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 384
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  715.00 ns] Status=10000001
# [Info-  727.00 ns] Errors AL:           0
# ********** TEST PASSED **********
# 
# [Info-  727.00 ns] Test TIP flag
# [Info-  727.00 ns] Status=00000000
# [Info-  765.00 ns] Status=10000000
# [Info-  845.00 ns] Status=10000010
# [Error!  867.00 ns] The value is 00000082 and should be 00000002
# [Error!  907.00 ns] The value is 00000082 and should be 00000002
# [Info-  907.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  907.00 ns] Test INT request generation
# [Info-  907.00 ns] Status=00000000
# [Info-  945.00 ns] Status=10000000
# [Info- 1015.00 ns] Status=10000001
# [Info- 1037.00 ns] Okay Interrupt
# [Info- 1047.00 ns] Status=00000000
# [Info- 1085.00 ns] Status=10000000
# [Info- 1155.00 ns] Status=10100001
# [Info- 1177.00 ns] Okay Interrupt
# [Info- 1217.00 ns] Okay Interrupt
# [Info- 1217.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1217.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1217.00 ns
# [Info- 1267.00 ns] Successful check at time
# [Info- 1267.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1277.00 ns
# [Info- 1327.00 ns] Successful check at time
# [Info- 1327.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1337.00 ns
# [Info- 1375.00 ns] Status=10000010
# [Info- 1377.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(385)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 385
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  715.00 ns] Status=10000001
# [Info-  727.00 ns] Errors AL:           0
# ********** TEST PASSED **********
# 
# [Info-  727.00 ns] Test TIP flag
# [Info-  727.00 ns] Status=00000000
# [Info-  765.00 ns] Status=10000000
# [Info-  845.00 ns] Status=10000010
# [Error!  867.00 ns] The value is 00000082 and should be 00000002
# [Error!  907.00 ns] The value is 00000082 and should be 00000002
# [Info-  907.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  907.00 ns] Test INT request generation
# [Info-  907.00 ns] Status=00000000
# [Info-  945.00 ns] Status=10000000
# [Info- 1015.00 ns] Status=10000001
# [Info- 1037.00 ns] Okay Interrupt
# [Info- 1047.00 ns] Status=00000000
# [Info- 1085.00 ns] Status=10000000
# [Info- 1155.00 ns] Status=10100001
# [Info- 1177.00 ns] Okay Interrupt
# [Info- 1217.00 ns] Okay Interrupt
# [Info- 1217.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1217.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1217.00 ns
# [Info- 1267.00 ns] Successful check at time
# [Info- 1267.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1277.00 ns
# [Info- 1327.00 ns] Successful check at time
# [Info- 1327.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1337.00 ns
# [Info- 1375.00 ns] Status=10000010
# [Info- 1377.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1377.00 ns
# [Info- 1427.00 ns] Successful check at time
# [Info- 1427.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1437.00 ns] Test RXR and the rx_ack flag
# [Info- 1447.00 ns] Successful check
# [Info- 1467.00 ns] Successful check
# [Info- 1467.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1467.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(385)
#    Time: 1467 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 385
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  715.00 ns] Status=10000001
# [Info-  727.00 ns] Errors AL:           0
# ********** TEST PASSED **********
# 
# [Info-  727.00 ns] Test TIP flag
# [Info-  727.00 ns] Status=00000000
# [Info-  765.00 ns] Status=10000000
# [Info-  845.00 ns] Status=10000010
# [Error!  857.00 ns] The value is 00000082 and should be 00000002
# [Error!  887.00 ns] The value is 00000082 and should be 00000002
# [Info-  887.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  887.00 ns] Test INT request generation
# [Info-  887.00 ns] Status=00000000
# [Info-  925.00 ns] Status=10000000
# [Info-  995.00 ns] Status=10000001
# [Info- 1017.00 ns] Okay Interrupt
# [Info- 1027.00 ns] Status=00000000
# [Info- 1065.00 ns] Status=10000000
# [Info- 1135.00 ns] Status=10100001
# [Info- 1157.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1197.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1197.00 ns
# [Info- 1247.00 ns] Successful check at time
# [Info- 1247.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1257.00 ns
# [Info- 1307.00 ns] Successful check at time
# [Info- 1307.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1317.00 ns
# [Info- 1355.00 ns] Status=10000010
# [Info- 1357.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(385)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 385
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  715.00 ns] Status=10000001
# [Info-  727.00 ns] Errors AL:           0
# ********** TEST PASSED **********
# 
# [Info-  727.00 ns] Test TIP flag
# [Info-  727.00 ns] Status=00000000
# [Info-  765.00 ns] Status=10000000
# [Info-  845.00 ns] Status=10000010
# [Error!  857.00 ns] The value is 00000082 and should be 00000002
# [Error!  887.00 ns] The value is 00000082 and should be 00000002
# [Info-  887.00 ns] Errors TIP:           2
# ********** TEST FAILED **********
# 
# [Info-  887.00 ns] Test INT request generation
# [Info-  887.00 ns] Status=00000000
# [Info-  925.00 ns] Status=10000000
# [Info-  995.00 ns] Status=10000001
# [Info- 1017.00 ns] Okay Interrupt
# [Info- 1027.00 ns] Status=00000000
# [Info- 1065.00 ns] Status=10000000
# [Info- 1135.00 ns] Status=10100001
# [Info- 1157.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1197.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1197.00 ns
# [Info- 1247.00 ns] Successful check at time
# [Info- 1247.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1257.00 ns
# [Info- 1307.00 ns] Successful check at time
# [Info- 1307.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1317.00 ns
# [Info- 1355.00 ns] Status=10000010
# [Info- 1357.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(385)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 385
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of tb_i2c_master_regs.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_regs
# Loading work.i2c_master_regs
# Loading work.dbus_master_model
# Loading work.sys_model
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Addr'. The port definition is at: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs/u_dbus File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v Line: 96
run -all
# [Info-                    0] Initialization of signals and variables...
# [Info-    0.00 ns] Status=00000000
# [Info-   77.00 ns] Test Wr/Rd of registers through System Data Bus
# [Info-   77.00 ns] Test Wr/Rd aa to Reg[2]
# [Info-  117.00 ns] Successful check at time
# [Info-  117.00 ns] Test Wr/Rd 55 to Reg[2]
# [Info-  157.00 ns] Successful check at time
# [Info-  157.00 ns] Test Wr/Rd 00 to Reg[2]
# [Info-  197.00 ns] Successful check at time
# [Info-  197.00 ns] New address to be written[1]
# [Info-  197.00 ns] Test Wr/Rd aa to Reg[1]
# [Info-  237.00 ns] Successful check at time
# [Info-  237.00 ns] Test Wr/Rd 55 to Reg[1]
# [Info-  277.00 ns] Successful check at time
# [Info-  277.00 ns] Test Wr/Rd 00 to Reg[1]
# [Info-  317.00 ns] Successful check at time
# [Info-  317.00 ns] New address to be written[0]
# [Info-  317.00 ns] Test Wr/Rd aa to Reg[0]
# [Info-  357.00 ns] Successful check at time
# [Info-  357.00 ns] Test Wr/Rd 55 to Reg[0]
# [Info-  397.00 ns] Successful check at time
# [Info-  397.00 ns] Test Wr/Rd 00 to Reg[0]
# [Info-  437.00 ns] Successful check at time
# [Info-  437.00 ns] New address to be written[f]
# ********** TEST PASSED **********
# 
# [Info-  437.00 ns] Test CR autoclear after tranfer ends
# [Info-  525.00 ns] Status=10000001
# [Info-  537.00 ns] Successful check
# [Info-  537.00 ns] Errors CR autoclear:           0
# ********** TEST PASSED **********
# 
# [Info-  537.00 ns] Test CR autoclear after arbitration is lost
# [Info-  537.00 ns] Status=00000000
# [Info-  575.00 ns] Status=10000000
# [Info-  625.00 ns] Status=10100001
# [Info-  657.00 ns] Successful check at time
# CR here           0
# [Info-  715.00 ns] Status=10000001
# [Info-  727.00 ns] Errors AL:           0
# ********** TEST PASSED **********
# 
# [Info-  727.00 ns] Test TIP flag
# [Info-  727.00 ns] Status=00000000
# [Info-  765.00 ns] Status=10000000
# [Info-  845.00 ns] Status=10000010
# [Info-  857.00 ns] Successful check
# [Info-  887.00 ns] Successful check
# [Info-  887.00 ns] Errors TIP:           0
# ********** TEST PASSED **********
# 
# [Info-  887.00 ns] Test INT request generation
# [Info-  887.00 ns] Status=00000000
# [Info-  925.00 ns] Status=10000000
# [Info-  995.00 ns] Status=10000001
# [Info- 1017.00 ns] Okay Interrupt
# [Info- 1027.00 ns] Status=00000000
# [Info- 1065.00 ns] Status=10000000
# [Info- 1135.00 ns] Status=10100001
# [Info- 1157.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Okay Interrupt
# [Info- 1197.00 ns] Errors INT:           0
# ********** TEST PASSED **********
# 
# [Info- 1197.00 ns] Test Prescale, Control, Command and Transmission registers outputs
# Test Prescale @ 1197.00 ns
# [Info- 1247.00 ns] Successful check at time
# [Info- 1247.00 ns] Errors PRE           0
# ********** TEST PASSED **********
# Test CTR @ 1257.00 ns
# [Info- 1307.00 ns] Successful check at time
# [Info- 1307.00 ns] Errors CTR           0
# ********** TEST PASSED **********
# Test CR Outputs @ 1317.00 ns
# [Info- 1355.00 ns] Status=10000010
# [Info- 1357.00 ns] Errors CR Output           0
# ********** TEST PASSED **********
# Test TX @ 1357.00 ns
# [Info- 1407.00 ns] Successful check at time
# [Info- 1407.00 ns] Errors TX           0
# ********** TEST PASSED **********
# 
# [Info- 1417.00 ns] Test RXR and the rx_ack flag
# [Info- 1427.00 ns] Successful check
# [Info- 1447.00 ns] Successful check
# [Info- 1447.00 ns] Errors RXR:           0
# ********** TEST PASSED **********
# 
# [Info- 1447.00 ns] End of test
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v(387)
#    Time: 1447 ns  Iteration: 0  Instance: /tb_i2c_master_regs
# Break in Module tb_i2c_master_regs at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v line 387
# End time: 19:05:58 on Mar 25,2024, Elapsed time: 2:14:03
# Errors: 0, Warnings: 2
