static void F_1 ( unsigned long V_1 )\r\n{\r\nF_2 ( V_1 ) ;\r\n}\r\nstatic inline unsigned long F_3 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_3 )\r\n{\r\nreturn ( V_1 & F_4 ( V_2 ) ) | V_4 | V_3 ;\r\n}\r\nstatic inline unsigned long F_5 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_5 )\r\n{\r\nreturn ( F_6 ( V_1 , V_2 ) << F_7 ( V_2 ) ) | V_5 |\r\n( ( unsigned long ) V_2 << V_6 ) ;\r\n}\r\nstatic inline void F_8 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_5 ,\r\nunsigned long V_7 )\r\n{\r\nF_9 () -> V_8 [ V_7 ] . V_9 = 0 ;\r\nF_9 () -> V_8 [ V_7 ] . V_10 =\r\nF_10 ( F_5 ( V_1 , V_2 , V_5 ) ) ;\r\nF_9 () -> V_8 [ V_7 ] . V_9 =\r\nF_10 ( F_3 ( V_1 , V_2 , V_7 ) ) ;\r\n}\r\nstatic inline void F_11 ( unsigned long V_7 )\r\n{\r\nF_9 () -> V_8 [ V_7 ] . V_9 = 0 ;\r\n}\r\nstatic inline void F_12 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_5 ,\r\nunsigned long V_7 )\r\n{\r\nF_8 ( V_1 , V_2 , V_5 , V_7 ) ;\r\nasm volatile("slbmte %0,%1" :\r\n: "r" (mk_vsid_data(ea, ssize, flags)),\r\n"r" (mk_esid_data(ea, ssize, entry))\r\n: "memory" );\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nunsigned long V_11 , V_12 , V_13 , V_14 ;\r\nunsigned long V_15 , V_16 ;\r\nV_11 = V_17 [ V_18 ] . V_19 ;\r\nV_12 = V_17 [ V_20 ] . V_19 ;\r\nV_13 = V_21 | V_11 ;\r\nV_14 = V_21 | V_12 ;\r\nV_15 = F_3 ( F_14 () -> V_22 , V_23 , 2 ) ;\r\nif ( ( V_15 & ~ 0xfffffffUL ) <= V_24 ) {\r\nV_15 &= ~ V_4 ;\r\nV_16 = 0 ;\r\nF_11 ( 2 ) ;\r\n} else {\r\nF_8 ( F_14 () -> V_22 , V_23 , V_13 , 2 ) ;\r\nV_16 =\r\nF_15 ( F_9 () -> V_8 [ 2 ] . V_10 ) ;\r\n}\r\nasm volatile("isync\n"\r\n"slbia\n"\r\n"slbmte %0,%1\n"\r\n"slbmte %2,%3\n"\r\n"isync"\r\n:: "r"(mk_vsid_data(VMALLOC_START, mmu_kernel_ssize, vflags)),\r\n"r"(mk_esid_data(VMALLOC_START, mmu_kernel_ssize, 1)),\r\n"r"(ksp_vsid_data),\r\n"r"(ksp_esid_data)\r\n: "memory");\r\n}\r\nvoid F_16 ( void )\r\n{\r\nF_17 ( ! F_18 () ) ;\r\nF_19 () ;\r\nF_13 () ;\r\nF_14 () -> V_25 = 0 ;\r\n}\r\nvoid F_20 ( void )\r\n{\r\nunsigned long V_14 ;\r\nV_14 = V_21 | V_17 [ V_20 ] . V_19 ;\r\nF_8 ( V_26 , V_23 , V_14 , 1 ) ;\r\nF_16 () ;\r\n}\r\nstatic inline int F_21 ( unsigned long V_27 , unsigned long V_28 )\r\n{\r\nint V_29 ;\r\nif ( ! F_22 ( V_30 ) )\r\nreturn ( F_23 ( V_27 ) == F_23 ( V_28 ) ) ;\r\nV_29 = ( ( ( V_27 >> V_31 ) != 0 ) +\r\n( ( V_28 >> V_31 ) != 0 ) ) ;\r\nif ( V_29 == 0 )\r\nreturn ( F_23 ( V_27 ) == F_23 ( V_28 ) ) ;\r\nif ( V_29 == 1 )\r\nreturn 0 ;\r\nreturn ( F_24 ( V_27 ) == F_24 ( V_28 ) ) ;\r\n}\r\nvoid F_25 ( struct V_32 * V_33 , struct V_34 * V_35 )\r\n{\r\nunsigned long V_36 ;\r\nunsigned long V_37 = 0 ;\r\nunsigned long V_38 = F_26 ( V_33 ) ;\r\nunsigned long V_39 = F_27 ( V_33 ) ;\r\nunsigned long V_40 ;\r\nF_19 () ;\r\nV_36 = F_14 () -> V_25 ;\r\nif ( ! F_22 ( V_41 ) &&\r\nV_36 <= V_42 ) {\r\nint V_43 ;\r\nasm volatile("isync" : : : "memory");\r\nfor ( V_43 = 0 ; V_43 < V_36 ; V_43 ++ ) {\r\nV_37 = ( unsigned long ) F_14 () -> V_44 [ V_43 ]\r\n<< V_45 ;\r\nV_37 |= F_28 ( V_37 )\r\n<< V_46 ;\r\nV_37 |= V_47 ;\r\nasm volatile("slbie %0" : : "r" (slbie_data));\r\n}\r\nasm volatile("isync" : : : "memory");\r\n} else {\r\nF_13 () ;\r\n}\r\nif ( V_36 == 1 || V_36 > V_42 )\r\nasm volatile("slbie %0" : : "r" (slbie_data));\r\nF_14 () -> V_25 = 0 ;\r\nF_14 () -> V_48 = V_35 -> V_48 ;\r\nV_40 = 0x10000000 ;\r\nif ( F_29 ( V_38 ) || F_29 ( V_39 ) ||\r\nF_29 ( V_40 ) )\r\nreturn;\r\nF_1 ( V_38 ) ;\r\nif ( ! F_21 ( V_38 , V_39 ) )\r\nF_1 ( V_39 ) ;\r\nif ( ! F_21 ( V_38 , V_40 ) &&\r\n! F_21 ( V_39 , V_40 ) )\r\nF_1 ( V_40 ) ;\r\n}\r\nstatic inline void F_30 ( unsigned int * V_49 ,\r\nunsigned int V_50 )\r\n{\r\nint V_51 = ( * V_49 & 0xffff0000 ) | V_50 ;\r\nF_31 ( V_49 , V_51 ) ;\r\n}\r\nvoid F_32 ( T_1 V_52 )\r\n{\r\nextern unsigned int * V_53 ;\r\nif ( V_54 == V_52 )\r\nreturn;\r\nV_54 = V_52 ;\r\nF_30 ( V_53 , V_54 ) ;\r\n}\r\nvoid F_33 ( void )\r\n{\r\nunsigned long V_11 , V_12 , V_55 ;\r\nunsigned long V_13 , V_14 ;\r\nstatic int V_56 ;\r\nextern unsigned int * V_57 ;\r\nextern unsigned int * V_58 ;\r\nextern unsigned int * V_53 ;\r\n#ifdef F_34\r\nextern unsigned int * V_59 ;\r\nunsigned long V_60 ;\r\n#endif\r\nV_11 = V_17 [ V_18 ] . V_19 ;\r\nV_55 = V_17 [ V_61 ] . V_19 ;\r\nV_12 = V_17 [ V_20 ] . V_19 ;\r\nF_14 () -> V_62 = V_21 | V_12 ;\r\n#ifdef F_34\r\nV_60 = V_17 [ V_63 ] . V_19 ;\r\n#endif\r\nif ( ! V_56 ) {\r\nV_56 = 1 ;\r\nF_30 ( V_57 ,\r\nV_21 | V_11 ) ;\r\nF_30 ( V_58 ,\r\nV_21 | V_55 ) ;\r\nF_30 ( V_53 ,\r\nV_54 ) ;\r\nF_35 ( L_1 , V_11 ) ;\r\nF_35 ( L_2 , V_55 ) ;\r\n#ifdef F_34\r\nF_30 ( V_59 ,\r\nV_21 | V_60 ) ;\r\nF_35 ( L_3 , V_60 ) ;\r\n#endif\r\n}\r\nF_14 () -> V_64 = V_65 ;\r\nV_13 = V_21 | V_11 ;\r\nV_14 = V_21 | V_12 ;\r\nasm volatile("isync":::"memory");\r\nasm volatile("slbmte %0,%0"::"r" (0) : "memory");\r\nasm volatile("isync; slbia; isync":::"memory");\r\nF_12 ( V_24 , V_23 , V_13 , 0 ) ;\r\nF_12 ( V_26 , V_23 , V_14 , 1 ) ;\r\nF_11 ( 2 ) ;\r\nif ( F_36 () != V_66 &&\r\n( F_14 () -> V_22 & F_4 ( V_23 ) ) > V_24 )\r\nF_12 ( F_14 () -> V_22 ,\r\nV_23 , V_13 , 2 ) ;\r\nasm volatile("isync":::"memory");\r\n}
