#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon May 22 11:39:45 2017
# Process ID: 6786
# Current directory: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1
# Command line: vivado -log BD_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BD_wrapper.tcl -notrace
# Log file: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper.vdi
# Journal file: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_mdm_0/BD_axi_clock_converter_mdm_0.dcp' for cell 'BD_i/axi_clock_converter_mdm'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni0_0/BD_axi_clock_converter_ni0_0.dcp' for cell 'BD_i/axi_clock_converter_ni0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni1_0/BD_axi_clock_converter_ni1_0.dcp' for cell 'BD_i/axi_clock_converter_ni1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni2_0/BD_axi_clock_converter_ni2_0.dcp' for cell 'BD_i/axi_clock_converter_ni2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni3_0/BD_axi_clock_converter_ni3_0.dcp' for cell 'BD_i/axi_clock_converter_ni3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0.dcp' for cell 'BD_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0.dcp' for cell 'BD_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0.dcp' for cell 'BD_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.dcp' for cell 'BD_i/axi_perf_mon_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.dcp' for cell 'BD_i/axi_perf_mon_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.dcp' for cell 'BD_i/axi_perf_mon_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0.dcp' for cell 'BD_i/axi_perf_mon_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_protocol_converter_0_0/BD_axi_protocol_converter_0_0.dcp' for cell 'BD_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_1_0/BD_axi_pwm_pause_1_0.dcp' for cell 'BD_i/axi_pwm_pause_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_2_0/BD_axi_pwm_pause_2_0.dcp' for cell 'BD_i/axi_pwm_pause_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_3_0/BD_axi_pwm_pause_3_0.dcp' for cell 'BD_i/axi_pwm_pause_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_0_0/BD_axi_timer_0_0.dcp' for cell 'BD_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_1_0/BD_axi_timer_1_0.dcp' for cell 'BD_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_2_0/BD_axi_timer_2_0.dcp' for cell 'BD_i/axi_timer_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_3_0/BD_axi_timer_3_0.dcp' for cell 'BD_i/axi_timer_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.dcp' for cell 'BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.dcp' for cell 'BD_i/mdm'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_0/BD_microblaze_1_0.dcp' for cell 'BD_i/microblaze_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0.dcp' for cell 'BD_i/microblaze_1_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_xlconcat_0/BD_microblaze_1_xlconcat_0.dcp' for cell 'BD_i/microblaze_1_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_0/BD_microblaze_2_0.dcp' for cell 'BD_i/microblaze_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0.dcp' for cell 'BD_i/microblaze_2_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_xlconcat_0/BD_microblaze_2_xlconcat_0.dcp' for cell 'BD_i/microblaze_2_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_0/BD_microblaze_3_0.dcp' for cell 'BD_i/microblaze_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0.dcp' for cell 'BD_i/microblaze_3_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_xlconcat_0/BD_microblaze_3_xlconcat_0.dcp' for cell 'BD_i/microblaze_3_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.dcp' for cell 'BD_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0.dcp' for cell 'BD_i/rst_module'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_util_vector_logic_0_0/BD_util_vector_logic_0_0.dcp' for cell 'BD_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_util_vector_logic_1_0/BD_util_vector_logic_1_0.dcp' for cell 'BD_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_3/BD_xbar_3.dcp' for cell 'BD_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_m00_data_fifo_0/BD_m00_data_fifo_0.dcp' for cell 'BD_i/axi_interconnect_0/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s00_data_fifo_0/BD_s00_data_fifo_0.dcp' for cell 'BD_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s01_data_fifo_0/BD_s01_data_fifo_0.dcp' for cell 'BD_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s02_data_fifo_0/BD_s02_data_fifo_0.dcp' for cell 'BD_i/axi_interconnect_0/s02_couplers/s02_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s03_data_fifo_0/BD_s03_data_fifo_0.dcp' for cell 'BD_i/axi_interconnect_0/s03_couplers/s03_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_0/BD_xbar_0.dcp' for cell 'BD_i/microblaze_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_0/BD_dlmb_bram_if_cntlr_0.dcp' for cell 'BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.dcp' for cell 'BD_i/microblaze_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_0/BD_ilmb_bram_if_cntlr_0.dcp' for cell 'BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.dcp' for cell 'BD_i/microblaze_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_lmb_bram_0/BD_lmb_bram_0.dcp' for cell 'BD_i/microblaze_1_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_1/BD_xbar_1.dcp' for cell 'BD_i/microblaze_2_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_1/BD_dlmb_bram_if_cntlr_1.dcp' for cell 'BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.dcp' for cell 'BD_i/microblaze_2_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_1/BD_ilmb_bram_if_cntlr_1.dcp' for cell 'BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.dcp' for cell 'BD_i/microblaze_2_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_lmb_bram_1/BD_lmb_bram_1.dcp' for cell 'BD_i/microblaze_2_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_2/BD_xbar_2.dcp' for cell 'BD_i/microblaze_3_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_2/BD_dlmb_bram_if_cntlr_2.dcp' for cell 'BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.dcp' for cell 'BD_i/microblaze_3_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_2/BD_ilmb_bram_if_cntlr_2.dcp' for cell 'BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.dcp' for cell 'BD_i/microblaze_3_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_lmb_bram_2/BD_lmb_bram_2.dcp' for cell 'BD_i/microblaze_3_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_4/BD_xbar_4.dcp' for cell 'BD_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0.dcp' for cell 'BD_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_1/BD_auto_pc_1.dcp' for cell 'BD_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_2/BD_auto_pc_2.dcp' for cell 'BD_i/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_3/BD_auto_pc_3.dcp' for cell 'BD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2901 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0_board.xdc] for cell 'BD_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0_board.xdc] for cell 'BD_i/axi_gpio_1/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0.xdc] for cell 'BD_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0.xdc] for cell 'BD_i/axi_gpio_1/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0_board.xdc] for cell 'BD_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0_board.xdc] for cell 'BD_i/axi_gpio_2/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0.xdc] for cell 'BD_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0.xdc] for cell 'BD_i/axi_gpio_2/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0_board.xdc] for cell 'BD_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0_board.xdc] for cell 'BD_i/axi_gpio_3/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0.xdc] for cell 'BD_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0.xdc] for cell 'BD_i/axi_gpio_3/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_1_0/BD_axi_pwm_pause_1_0.xdc] for cell 'BD_i/axi_pwm_pause_1/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_1_0/BD_axi_pwm_pause_1_0.xdc] for cell 'BD_i/axi_pwm_pause_1/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_2_0/BD_axi_pwm_pause_2_0.xdc] for cell 'BD_i/axi_pwm_pause_2/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_2_0/BD_axi_pwm_pause_2_0.xdc] for cell 'BD_i/axi_pwm_pause_2/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_3_0/BD_axi_pwm_pause_3_0.xdc] for cell 'BD_i/axi_pwm_pause_3/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_3_0/BD_axi_pwm_pause_3_0.xdc] for cell 'BD_i/axi_pwm_pause_3/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_0/BD_microblaze_1_0.xdc] for cell 'BD_i/microblaze_1/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_0/BD_microblaze_1_0.xdc] for cell 'BD_i/microblaze_1/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xdc] for cell 'BD_i/microblaze_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xdc] for cell 'BD_i/microblaze_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xdc] for cell 'BD_i/microblaze_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xdc] for cell 'BD_i/microblaze_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0.xdc] for cell 'BD_i/microblaze_1_axi_intc/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0.xdc] for cell 'BD_i/microblaze_1_axi_intc/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc] for cell 'BD_i/mdm/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2138.293 ; gain = 570.523 ; free physical = 5706 ; free virtual = 126431
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc] for cell 'BD_i/mdm/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0_board.xdc] for cell 'BD_i/rst_module/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0_board.xdc] for cell 'BD_i/rst_module/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0.xdc] for cell 'BD_i/rst_module/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0.xdc] for cell 'BD_i/rst_module/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_0/BD_microblaze_2_0.xdc] for cell 'BD_i/microblaze_2/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_0/BD_microblaze_2_0.xdc] for cell 'BD_i/microblaze_2/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xdc] for cell 'BD_i/microblaze_2_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xdc] for cell 'BD_i/microblaze_2_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xdc] for cell 'BD_i/microblaze_2_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xdc] for cell 'BD_i/microblaze_2_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0.xdc] for cell 'BD_i/microblaze_2_axi_intc/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0.xdc] for cell 'BD_i/microblaze_2_axi_intc/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_0/BD_microblaze_3_0.xdc] for cell 'BD_i/microblaze_3/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_0/BD_microblaze_3_0.xdc] for cell 'BD_i/microblaze_3/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xdc] for cell 'BD_i/microblaze_3_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xdc] for cell 'BD_i/microblaze_3_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xdc] for cell 'BD_i/microblaze_3_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xdc] for cell 'BD_i/microblaze_3_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0.xdc] for cell 'BD_i/microblaze_3_axi_intc/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0.xdc] for cell 'BD_i/microblaze_3_axi_intc/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xdc] for cell 'BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xdc] for cell 'BD_i/processing_system7_0/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc] for cell 'BD_i/axi_perf_mon_0/inst'
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKBWRCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKARDCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc] for cell 'BD_i/axi_perf_mon_0/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.xdc] for cell 'BD_i/axi_perf_mon_1/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.xdc] for cell 'BD_i/axi_perf_mon_1/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.xdc] for cell 'BD_i/axi_perf_mon_2/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.xdc] for cell 'BD_i/axi_perf_mon_2/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0.xdc] for cell 'BD_i/axi_perf_mon_3/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0.xdc] for cell 'BD_i/axi_perf_mon_3/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_0_0/BD_axi_timer_0_0.xdc] for cell 'BD_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_0_0/BD_axi_timer_0_0.xdc] for cell 'BD_i/axi_timer_0/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_1_0/BD_axi_timer_1_0.xdc] for cell 'BD_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_1_0/BD_axi_timer_1_0.xdc] for cell 'BD_i/axi_timer_1/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_2_0/BD_axi_timer_2_0.xdc] for cell 'BD_i/axi_timer_2/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_2_0/BD_axi_timer_2_0.xdc] for cell 'BD_i/axi_timer_2/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_3_0/BD_axi_timer_3_0.xdc] for cell 'BD_i/axi_timer_3/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_3_0/BD_axi_timer_3_0.xdc] for cell 'BD_i/axi_timer_3/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDO_R'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDO_R'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TCK'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TCK'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TMS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TMS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDI'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDI'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW1'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW1'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW0'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW0'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_RTC_IRQ_1_B'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_RTC_IRQ_1_B'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_R_D12'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_R_D12'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:123]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:123]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:422]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:423]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:424]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:425]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:426]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:427]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:428]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:429]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:430]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:431]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:432]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:433]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:434]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:435]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:436]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:437]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:438]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:439]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:440]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:441]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:442]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:443]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:444]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:445]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:446]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:447]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:448]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:449]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:450]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:451]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:452]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:453]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:454]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:455]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:456]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:457]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:458]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:459]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:460]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:461]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:462]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:463]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:464]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:465]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:466]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:467]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:468]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:469]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:470]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:471]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:472]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:473]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:474]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:476]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:477]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:478]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:479]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:480]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:481]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:482]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:483]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:484]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:485]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:486]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:487]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:488]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:489]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:490]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:491]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:492]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:493]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:494]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:495]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:496]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:497]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:498]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:499]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:500]
INFO: [Common 17-14] Message 'Designutils 20-1307' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:500]
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_1_0/BD_axi_pwm_pause_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_2_0/BD_axi_pwm_pause_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_pwm_pause_3_0/BD_axi_pwm_pause_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_0/BD_microblaze_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_0/BD_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_0/BD_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_lmb_bram_0/BD_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_0/BD_microblaze_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_1/BD_dlmb_bram_if_cntlr_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_1/BD_ilmb_bram_if_cntlr_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_lmb_bram_1/BD_lmb_bram_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_0/BD_microblaze_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_2/BD_dlmb_bram_if_cntlr_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_2/BD_ilmb_bram_if_cntlr_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_lmb_bram_2/BD_lmb_bram_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_0/BD_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_1/BD_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_2/BD_xbar_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_3/BD_xbar_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_protocol_converter_0_0/BD_axi_protocol_converter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_4/BD_xbar_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_0_0/BD_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_1_0/BD_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_2_0/BD_axi_timer_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_timer_3_0/BD_axi_timer_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_mdm_0/BD_axi_clock_converter_mdm_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni0_0/BD_axi_clock_converter_ni0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni1_0/BD_axi_clock_converter_ni1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni2_0/BD_axi_clock_converter_ni2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni3_0/BD_axi_clock_converter_ni3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s00_data_fifo_0/BD_s00_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s01_data_fifo_0/BD_s01_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s02_data_fifo_0/BD_s02_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_s03_data_fifo_0/BD_s03_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_m00_data_fifo_0/BD_m00_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_1/BD_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_2/BD_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_auto_pc_3/BD_auto_pc_3.dcp'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0_clocks.xdc] for cell 'BD_i/microblaze_1_axi_intc/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0_clocks.xdc] for cell 'BD_i/microblaze_1_axi_intc/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0_clocks.xdc] for cell 'BD_i/microblaze_2_axi_intc/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0_clocks.xdc] for cell 'BD_i/microblaze_2_axi_intc/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0_clocks.xdc] for cell 'BD_i/microblaze_3_axi_intc/U0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0_clocks.xdc] for cell 'BD_i/microblaze_3_axi_intc/U0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_0/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_0/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_1/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_1/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_2/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_2/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_3/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0_clocks.xdc] for cell 'BD_i/axi_perf_mon_3/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_mdm_0/BD_axi_clock_converter_mdm_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_mdm/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_mdm_0/BD_axi_clock_converter_mdm_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_mdm/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni0_0/BD_axi_clock_converter_ni0_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni0/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni0_0/BD_axi_clock_converter_ni0_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni0/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni1_0/BD_axi_clock_converter_ni1_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni1/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni1_0/BD_axi_clock_converter_ni1_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni1/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni2_0/BD_axi_clock_converter_ni2_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni2/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni2_0/BD_axi_clock_converter_ni2_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni2/inst'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni3_0/BD_axi_clock_converter_ni3_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni3/inst'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_clock_converter_ni3_0/BD_axi_clock_converter_ni3_0_clocks.xdc] for cell 'BD_i/axi_clock_converter_ni3/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:17]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tage/git/NoC/programmableCh/dfs/project/sw/microblaze_1/Debug/microblaze_1.elf /home/tage/git/NoC/programmableCh/dfs/project/sw/microblaze_2/Debug/microblaze_2.elf /home/tage/git/NoC/programmableCh/dfs/project/sw/microblaze_3/Debug/microblaze_3.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 240 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 200 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 20 instances

link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2171.293 ; gain = 1163.250 ; free physical = 5819 ; free virtual = 126391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2235.324 ; gain = 64.031 ; free physical = 5816 ; free virtual = 126388
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKBWRCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKARDCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1de2dec7b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 67 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d5c56ea0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2235.324 ; gain = 0.000 ; free physical = 5790 ; free virtual = 126362

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 10209 cells.
Phase 2 Constant propagation | Checksum: 1f3daa52d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2235.324 ; gain = 0.000 ; free physical = 5790 ; free virtual = 126362

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18209 unconnected nets.
INFO: [Opt 31-11] Eliminated 8037 unconnected cells.
Phase 3 Sweep | Checksum: 184c83f5d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2235.324 ; gain = 0.000 ; free physical = 5794 ; free virtual = 126367

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 117a97e91

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2235.324 ; gain = 0.000 ; free physical = 5791 ; free virtual = 126364

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2235.324 ; gain = 0.000 ; free physical = 5791 ; free virtual = 126364
Ending Logic Optimization Task | Checksum: 117a97e91

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2235.324 ; gain = 0.000 ; free physical = 5791 ; free virtual = 126364

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 114 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 28 Total Ports: 228
Ending PowerOpt Patch Enables Task | Checksum: 1f193d908

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5334 ; free virtual = 125907
Ending Power Optimization Task | Checksum: 1f193d908

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.684 ; gain = 584.359 ; free physical = 5334 ; free virtual = 125907
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 375 Warnings, 200 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2819.684 ; gain = 648.391 ; free physical = 5334 ; free virtual = 125907
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5330 ; free virtual = 125906
INFO: [Common 17-1381] The checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5318 ; free virtual = 125905
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[10] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[11] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[6]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[12] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[7]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[13] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[8]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[5] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[0]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[6] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[1]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[7] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[2]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[8] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[4]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ENARDEN (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/WEA[0]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_buffer_write_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5309 ; free virtual = 125896
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKBWRCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKARDCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5304 ; free virtual = 125891

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 162e44000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5250 ; free virtual = 125838

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 18f06b55c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5232 ; free virtual = 125819

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18f06b55c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5231 ; free virtual = 125819
Phase 1 Placer Initialization | Checksum: 18f06b55c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5231 ; free virtual = 125819

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1343ce9e2

Time (s): cpu = 00:02:38 ; elapsed = 00:01:18 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5435 ; free virtual = 126022

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1343ce9e2

Time (s): cpu = 00:02:40 ; elapsed = 00:01:18 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5436 ; free virtual = 126024

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e5fc2475

Time (s): cpu = 00:03:00 ; elapsed = 00:01:25 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5427 ; free virtual = 126014

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ab37ec4d

Time (s): cpu = 00:03:01 ; elapsed = 00:01:26 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5428 ; free virtual = 126015

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b423bd72

Time (s): cpu = 00:03:01 ; elapsed = 00:01:26 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5428 ; free virtual = 126015

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: dd83f96e

Time (s): cpu = 00:03:07 ; elapsed = 00:01:27 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5427 ; free virtual = 126015

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10ebdf26c

Time (s): cpu = 00:03:21 ; elapsed = 00:01:41 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5436 ; free virtual = 126024

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10b2bfc18

Time (s): cpu = 00:03:23 ; elapsed = 00:01:42 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5436 ; free virtual = 126024

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10b2bfc18

Time (s): cpu = 00:03:24 ; elapsed = 00:01:43 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5436 ; free virtual = 126024
Phase 3 Detail Placement | Checksum: 10b2bfc18

Time (s): cpu = 00:03:25 ; elapsed = 00:01:43 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5436 ; free virtual = 126024

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.127. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 163a3c941

Time (s): cpu = 00:03:46 ; elapsed = 00:01:50 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019
Phase 4.1 Post Commit Optimization | Checksum: 163a3c941

Time (s): cpu = 00:03:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163a3c941

Time (s): cpu = 00:03:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 163a3c941

Time (s): cpu = 00:03:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 165917bd9

Time (s): cpu = 00:03:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 165917bd9

Time (s): cpu = 00:03:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019
Ending Placer Task | Checksum: 14b143520

Time (s): cpu = 00:03:52 ; elapsed = 00:01:53 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5432 ; free virtual = 126019
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 496 Warnings, 200 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:01 ; elapsed = 00:01:58 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5430 ; free virtual = 126018
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5347 ; free virtual = 126017
INFO: [Common 17-1381] The checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5411 ; free virtual = 126021
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5411 ; free virtual = 126021
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5411 ; free virtual = 126021
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5410 ; free virtual = 126020
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b73f04be ConstDB: 0 ShapeSum: 93d53062 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 283d0987

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5408 ; free virtual = 126018

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 283d0987

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5408 ; free virtual = 126018

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 283d0987

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5400 ; free virtual = 126010

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 283d0987

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5400 ; free virtual = 126010
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15fac99dd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5309 ; free virtual = 125919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.531 | TNS=0.000  | WHS=-0.218 | THS=-598.937|

Phase 2 Router Initialization | Checksum: 1472a1306

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5309 ; free virtual = 125919

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16cbb9f47

Time (s): cpu = 00:01:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125922

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6397
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a9de80b1

Time (s): cpu = 00:02:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f7ba02d2

Time (s): cpu = 00:02:47 ; elapsed = 00:00:43 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11e1d576e

Time (s): cpu = 00:02:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fb85d6af

Time (s): cpu = 00:02:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
Phase 4 Rip-up And Reroute | Checksum: fb85d6af

Time (s): cpu = 00:02:51 ; elapsed = 00:00:45 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fb85d6af

Time (s): cpu = 00:02:51 ; elapsed = 00:00:45 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fb85d6af

Time (s): cpu = 00:02:51 ; elapsed = 00:00:45 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
Phase 5 Delay and Skew Optimization | Checksum: fb85d6af

Time (s): cpu = 00:02:51 ; elapsed = 00:00:45 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c43367f5

Time (s): cpu = 00:03:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.565  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 109c95ac7

Time (s): cpu = 00:03:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
Phase 6 Post Hold Fix | Checksum: 109c95ac7

Time (s): cpu = 00:03:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.5761 %
  Global Horizontal Routing Utilization  = 17.8639 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10ddb59d3

Time (s): cpu = 00:03:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10ddb59d3

Time (s): cpu = 00:03:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1841e8d4f

Time (s): cpu = 00:03:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5312 ; free virtual = 125922

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.565  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1841e8d4f

Time (s): cpu = 00:03:06 ; elapsed = 00:00:52 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:10 ; elapsed = 00:00:52 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 496 Warnings, 200 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:18 ; elapsed = 00:00:57 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5313 ; free virtual = 125923
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5208 ; free virtual = 125923
INFO: [Common 17-1381] The checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5286 ; free virtual = 125923
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.684 ; gain = 0.000 ; free physical = 5049 ; free virtual = 125708
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKBWRCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/CLKARDCLK' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPBDOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOPADOP[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOBDO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[0]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[1]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[2]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[3]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[4]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[5]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[6]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[7]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[8]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[9]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[10]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[11]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[12]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[13]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[14]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg/DOADO[15]' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16/O' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I5' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159/I0' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I4' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I3' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I2' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_multicycle_path: 'BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158/I1' is not a valid endpoint. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc:64]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/BD_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 2883.676 ; gain = 63.992 ; free physical = 4828 ; free virtual = 125478
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file BD_wrapper_power_routed.rpt -pb BD_wrapper_power_summary_routed.pb -rpx BD_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
200 Infos, 597 Warnings, 200 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3034.988 ; gain = 151.312 ; free physical = 4730 ; free virtual = 125394
Command: write_bitstream -force -no_partial_bitfile BD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[10] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[11] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[6]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[12] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[7]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[13] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[8]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[9]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_noc_side_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[5] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[0]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[6] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[1]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[7] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[2]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[8] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRARDADDR[4]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ADDRBWRADDR[14] (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/toggle_bits_cpu_side_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg has an input control pin BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg/ENARDEN (net: BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/WEA[0]) which is driven by a register (BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_buffer_write_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 28 net(s) have no routable loads. The problem bus(es) and/or net(s) are BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid (the first 15 of 20 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'BD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tage/git/NoC/programmableCh/dfs/project/sw/microblaze_1/Debug/microblaze_1.elf /home/tage/git/NoC/programmableCh/dfs/project/sw/microblaze_2/Debug/microblaze_2.elf /home/tage/git/NoC/programmableCh/dfs/project/sw/microblaze_3/Debug/microblaze_3.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 22 11:45:47 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
209 Infos, 634 Warnings, 200 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 3343.402 ; gain = 308.414 ; free physical = 4355 ; free virtual = 125021
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:45:48 2017...
