
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
œ
Running: %s
333*	simulator2£
éC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav --prj C:/Users/Amanjit/ECE532_git/VGA/VGA.sim/sim_1/behav/test.prj xil_defaultlib.test xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
∆
+Analyzing Verilog file "%s" into library %s165*xsimverific2W
CC:/Users/Amanjit/ECE532_git/VGA/VGA.srcs/sources_1/new/vga640x480.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

vga640x4802default:defaultZ10-311
º
+Analyzing Verilog file "%s" into library %s165*xsimverific2M
9C:/Users/Amanjit/ECE532_git/VGA/VGA.srcs/sim_1/new/test.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
test2default:defaultZ10-311
≤
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
è
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2W
CC:/Users/Amanjit/ECE532_git/VGA/VGA.srcs/sources_1/new/vga640x480.v2default:default2
212default:default2

vga640x4802default:defaultZ43-4100
Ù
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
è
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2W
CC:/Users/Amanjit/ECE532_git/VGA/VGA.srcs/sources_1/new/vga640x480.v2default:default2
212default:default2

vga640x4802default:defaultZ43-4100
Ù
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
`
Compiling module %s405*	simulator2.
xil_defaultlib.vga640x480
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.test
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
Z
Built simulation snapshot %s
278*	simulator2

test_behav2default:defaultZ43-3394


End Record