0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sim_1/new/tb_cpu.v,1648124889,verilog,,,,tb_cpu,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sim_1/new/tb_pc_pcadder_imem.v,1647690568,verilog,,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,tb_pc_pcadder_imem,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Alu.v,1647942433,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Branch_Compare.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Alu,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Branch_Compare.v,1647931061,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Data_Memory.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Branch_Compare,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Data_Memory.v,1648124054,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Imm_Extend.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Data_Memory,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Imm_Extend.v,1647939400,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Instruction_Decode.v,,Imm_Extend,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Instruction_Decode.v,1648124288,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Instruction_Memory.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Instruction_Decode,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Instruction_Memory.v,1648124463,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Pc.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Instruction_Memory,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Pc.v,1648045542,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Pc_Adder.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Pc,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Pc_Adder.v,1647932231,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Register_File.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Pc_Adder,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Register_File.v,1648123343,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Risc32_CPU.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Register_File,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Risc32_CPU.v,1648123381,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_NEXT_PC_OR_OFFSET_PC.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,Risc32_CPU,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_NEXT_PC_OR_OFFSET_PC.v,1647931785,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RD_3_1.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,mux_NEXT_PC_OR_OFFSET_PC,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RD_3_1.v,1647932086,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RS1_OR_PC.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,mux_RD_3_1,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RS1_OR_PC.v,1647939180,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RS2_OR_IMM.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,mux_RS1_OR_PC,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RS2_OR_IMM.v,1648037530,verilog,,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sim_1/new/tb_cpu.v,C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,mux_RS2_OR_IMM,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/para.vh,1647680499,verilog,,,,,,,,,,,,
