
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...


I am ready...


==================================================================

Library Settings:
search_path:             . /data/SYNOPSYS/syn/2018.06-SP4/libraries/syn /data/SYNOPSYS/syn/2018.06-SP4/minpower/syn /data/SYNOPSYS/syn/2018.06-SP4/dw/syn_ver /data/SYNOPSYS/syn/2018.06-SP4/dw/sim_ver
link_library:             * your_library.db 
target_library:          your_library.db
symbol_library:          your_library.sdb
mw_reference_library:    
mw_design_library:       

==================================================================

I am ready...

Initializing gui preferences from file  /home/capstone9/.synopsys_dv_prefs.tcl
#define_design_lib WORK -path “work”
source rm_setup/lib_setup.tcl
*  saed32rvt_ff1p16vn40c.db saed32rvt_ss0p95v125c.db   dw_foundation.sldb
# load & elaborate design 
analyze -library WORK -format verilog ../RTL/mac_step1.v
Running PRESTO HDLC
Compiling source file ../RTL/mac_step1.v
Presto compilation completed successfully.
Loading db file '/data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Loading db file '/data/SYNOPSYS/syn/2018.06-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate -architecture verilog -library WORK mac_step1
Loading db file '/data/SYNOPSYS/syn/2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/data/SYNOPSYS/syn/2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff1p16vn40c'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../RTL/mac_step1.v:29: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_step1 line 76 in file
		'../RTL/mac_step1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p_r4_9_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_r4_10_reg     | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mul_sign_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mul_ex_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      out_C_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      s_r4_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_r4_5_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_r4_6_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_r4_7_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_r4_8_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mac_step1'.
Information: Building the design 'full_adder'. (HDL-193)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../RTL/mac_step2.v
Running PRESTO HDLC
Compiling source file ../RTL/mac_step2.v
Presto compilation completed successfully.
1
elaborate -architecture verilog -library WORK mac_step2
Running PRESTO HDLC

Inferred memory devices in process
	in routine mac_step2 line 61 in file
		'../RTL/mac_step2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      count_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac_step2 line 95 in file
		'../RTL/mac_step2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_C_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mul_out_reg     | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|    out_sign_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     out_ex_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mac_step2'.
1
analyze -library WORK -format verilog ../RTL/mac_step3.v
Running PRESTO HDLC
Compiling source file ../RTL/mac_step3.v
Presto compilation completed successfully.
1
elaborate -architecture verilog -library WORK mac_step3
Running PRESTO HDLC
Warning:  ../RTL/mac_step3.v:36: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/mac_step3.v:57: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_step3 line 70 in file
		'../RTL/mac_step3.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_input2_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ov_yn_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  add_out_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| add_current_ex_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   out_input1_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mac_step3'.
1
analyze -library WORK -format verilog ../RTL/mac_step4.v
Running PRESTO HDLC
Compiling source file ../RTL/mac_step4.v
Presto compilation completed successfully.
1
elaborate -architecture verilog -library WORK mac_step4
Running PRESTO HDLC

Inferred memory devices in process
	in routine mac_step4 line 125 in file
		'../RTL/mac_step4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      count_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac_step4 line 160 in file
		'../RTL/mac_step4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       sum_reg       | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|    overflow_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    out_sign_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     out_ex_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mac_step4'.
Information: Building the design 'G_Cell'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'B_Cell'. (HDL-193)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../RTL/mac_step5.v
Running PRESTO HDLC
Compiling source file ../RTL/mac_step5.v
Presto compilation completed successfully.
1
elaborate -architecture verilog -library WORK mac_step5
Running PRESTO HDLC

Inferred memory devices in process
	in routine mac_step5 line 20 in file
		'../RTL/mac_step5.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     out_ex_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     out_sg_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|      out_s_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mac_step5'.
1
analyze -library WORK -format verilog ../RTL/fp_mac.v
Running PRESTO HDLC
Compiling source file ../RTL/fp_mac.v
Presto compilation completed successfully.
1
elaborate -architecture verilog -library WORK fp_mac
Running PRESTO HDLC

Inferred memory devices in process
	in routine fp_mac line 12 in file
		'../RTL/fp_mac.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     input_B_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     input_C_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     input_A_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fp_mac'.
1
current_design fp_mac
Current design is 'fp_mac'.
{fp_mac}
check_design > reports/check_design.rpt
# design constraints
set INPUTPORT [remove_from_collection [all_inputs] [get_ports "CLK RESETn"]]
{A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0]}
set OUTPUTPORT [all_outputs]
{Y[31] Y[30] Y[29] Y[28] Y[27] Y[26] Y[25] Y[24] Y[23] Y[22] Y[21] Y[20] Y[19] Y[18] Y[17] Y[16] Y[15] Y[14] Y[13] Y[12] Y[11] Y[10] Y[9] Y[8] Y[7] Y[6] Y[5] Y[4] Y[3] Y[2] Y[1] Y[0]}
set_load [load_of saed32rvt_ff1p16vn40c/NBUFFX2_RVT/A] $OUTPUTPORT
1
set_driving_cell -library saed32rvt_ff1p16vn40c -lib_cell NBUFFX2_RVT -pin Y -no_design_rule $INPUTPORT
1
# timing constraints
set_operating_conditions ff1p16vn40c -library saed32rvt_ff1p16vn40c
Using operating conditions 'ff1p16vn40c' found in library 'saed32rvt_ff1p16vn40c'.
1
create_clock -period 5 -name MAIN_CLOCK [get_ports CLK]
1
set_clock_uncertainty 0.5 [get_clocks MAIN_CLOCK]
1
set_input_delay -clock MAIN_CLOCK -max 2.0 [remove_from_collection [all_inputs] CLK ]
1
set_input_delay -clock MAIN_CLOCK -min 0.1 [remove_from_collection [all_inputs] CLK ]
1
set_output_delay -clock MAIN_CLOCK -max 2.0 [all_outputs]
1
set_output_delay -clock MAIN_CLOCK -min -0.1 [all_outputs]
1
# synthesis constraints
set_max_area 0
1
report_qor > reports/qor.rpt
# compile (synthesis)
compile -area_effort medium -map_effort high > reports/compile.rpt
# report
report_area > reports/synth_area.rpt
report_design > reports/synth_design.rpt
report_cell > reports/synth_cells.rpt
report_qor > reports/synth_qor.rpt
report_resources > reports/synth_resources.rpt
report_timing -max_paths 10 > reports/synth_timing.rpt
report_power -analysis_effort medium > reports/synth_power.rpt
# save results
write -f ddc -hierarchy -output results/fp_mac.ddc
Writing ddc file 'results/fp_mac.ddc'.
1
write -hierarchy -format verilog -output results/fp_mac.mapped.v
Writing verilog file '/home/capstone9/capstone/lab4_front-end_ver5/SYN/results/fp_mac.mapped.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 67 nets to module fp_mac using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc results/fp_mac.sdc -version 2.1
1
write_sdf results/fp_mac.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/capstone9/capstone/lab4_front-end_ver5/SYN/results/fp_mac.sdf'. (WT-3)
1
1
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dc_shell> 
Thank you...
