// Seed: 686445988
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    input wor id_9,
    output wor id_10,
    input tri1 id_11
);
  wire id_13, id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    output wor id_11,
    output tri1 id_12,
    output tri id_13
);
  wire id_15;
  wire id_16;
  assign id_2 = 1 - 1;
  wire id_17;
  assign id_6 = id_10;
  module_0(
      id_0, id_5, id_4, id_5, id_1, id_13, id_0, id_12, id_1, id_4, id_9, id_1
  );
  assign id_8 = id_0;
endmodule
