{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463535047494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463535047494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 11:30:47 2016 " "Processing started: Wed May 18 11:30:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463535047494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463535047494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463535047495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1463535047772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-Behaviour " "Found design unit 1: two_to_one_mux-Behaviour" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/two_to_one_mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048180 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_two_to_one_mux-Behaviour " "Found design unit 1: sixteen_two_to_one_mux-Behaviour" {  } { { "sixteen_two_to_one_mux.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_two_to_one_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048182 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_two_to_one_mux " "Found entity 1: sixteen_two_to_one_mux" {  } { { "sixteen_two_to_one_mux.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_xor-structure " "Found design unit 1: sixteen_bit_xor-structure" {  } { { "sixteen_bit_xor.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_bit_xor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048183 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_xor " "Found entity 1: sixteen_bit_xor" {  } { { "sixteen_bit_xor.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_bit_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-Structure " "Found design unit 1: sixteen_bit_adder-Structure" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_bit_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048185 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder-Structure " "Found design unit 1: bit_adder-Structure" {  } { { "bit_adder.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/bit_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048187 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder " "Found entity 1: bit_adder" {  } { { "bit_adder.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logic_Unit-Structure " "Found design unit 1: Arithmetic_Logic_Unit-Structure" {  } { { "Arithmetic_Logic_Unit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/Arithmetic_Logic_Unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048188 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logic_Unit " "Found entity 1: Arithmetic_Logic_Unit" {  } { { "Arithmetic_Logic_Unit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/Arithmetic_Logic_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-Structural " "Found design unit 1: register16-Structural" {  } { { "register16.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/register16.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048190 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/register16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioural " "Found design unit 1: tristate-behavioural" {  } { { "tristate.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/tristate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048192 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048194 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-Behavior " "Found design unit 1: controlunit-Behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048196 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Behaviour " "Found design unit 1: proc-Behaviour" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048198 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecode-behaviour " "Found design unit 1: hexdecode-behaviour" {  } { { "hexdecode.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/hexdecode.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048200 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "hexdecode.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/hexdecode.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463535048200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463535048200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463535048227 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AddXor proc.vhd(76) " "VHDL Signal Declaration warning at proc.vhd(76): used implicit default value for signal \"AddXor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463535048229 "|proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Extern proc.vhd(76) " "Verilog HDL or VHDL warning at proc.vhd(76): object \"Extern\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463535048229 "|proc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Reset proc.vhd(81) " "VHDL Signal Declaration warning at proc.vhd(81): used implicit default value for signal \"Reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463535048229 "|proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:regR0 " "Elaborating entity \"register16\" for hierarchy \"register16:regR0\"" {  } { { "proc.vhd" "regR0" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode hexdecode:hexdec0 " "Elaborating entity \"hexdecode\" for hierarchy \"hexdecode:hexdec0\"" {  } { { "proc.vhd" "hexdec0" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:triR0 " "Elaborating entity \"trin\" for hierarchy \"trin:triR0\"" {  } { { "proc.vhd" "triR0" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Logic_Unit Arithmetic_Logic_Unit:ALU " "Elaborating entity \"Arithmetic_Logic_Unit\" for hierarchy \"Arithmetic_Logic_Unit:ALU\"" {  } { { "proc.vhd" "ALU" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\"" {  } { { "Arithmetic_Logic_Unit.vhd" "adderres" { Text "C:/Users/ting0310/Documents/FinalProject/Arithmetic_Logic_Unit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0 " "Elaborating entity \"bit_adder\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\"" {  } { { "sixteen_bit_adder.vhd" "fa0" { Text "C:/Users/ting0310/Documents/FinalProject/sixteen_bit_adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\|two_to_one_mux:mux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\|two_to_one_mux:mux\"" {  } { { "bit_adder.vhd" "mux" { Text "C:/Users/ting0310/Documents/FinalProject/bit_adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_xor Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres " "Elaborating entity \"sixteen_bit_xor\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\"" {  } { { "Arithmetic_Logic_Unit.vhd" "xorres" { Text "C:/Users/ting0310/Documents/FinalProject/Arithmetic_Logic_Unit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_two_to_one_mux Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux " "Elaborating entity \"sixteen_two_to_one_mux\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux\"" {  } { { "Arithmetic_Logic_Unit.vhd" "sixteen_mux" { Text "C:/Users/ting0310/Documents/FinalProject/Arithmetic_Logic_Unit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:cont " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:cont\"" {  } { { "proc.vhd" "cont" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463535048289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Res controlunit.vhd(29) " "VHDL Process Statement warning at controlunit.vhd(29): signal \"Res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_present controlunit.vhd(55) " "VHDL Process Statement warning at controlunit.vhd(55): signal \"Y_present\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(57) " "VHDL Process Statement warning at controlunit.vhd(57): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(59) " "VHDL Process Statement warning at controlunit.vhd(59): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(61) " "VHDL Process Statement warning at controlunit.vhd(61): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(63) " "VHDL Process Statement warning at controlunit.vhd(63): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(69) " "VHDL Process Statement warning at controlunit.vhd(69): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(70) " "VHDL Process Statement warning at controlunit.vhd(70): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(71) " "VHDL Process Statement warning at controlunit.vhd(71): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(78) " "VHDL Process Statement warning at controlunit.vhd(78): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(79) " "VHDL Process Statement warning at controlunit.vhd(79): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(80) " "VHDL Process Statement warning at controlunit.vhd(80): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(81) " "VHDL Process Statement warning at controlunit.vhd(81): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(84) " "VHDL Process Statement warning at controlunit.vhd(84): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(85) " "VHDL Process Statement warning at controlunit.vhd(85): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(86) " "VHDL Process Statement warning at controlunit.vhd(86): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(94) " "VHDL Process Statement warning at controlunit.vhd(94): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(95) " "VHDL Process Statement warning at controlunit.vhd(95): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048291 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(96) " "VHDL Process Statement warning at controlunit.vhd(96): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(97) " "VHDL Process Statement warning at controlunit.vhd(97): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(103) " "VHDL Process Statement warning at controlunit.vhd(103): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(104) " "VHDL Process Statement warning at controlunit.vhd(104): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(105) " "VHDL Process Statement warning at controlunit.vhd(105): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(106) " "VHDL Process Statement warning at controlunit.vhd(106): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(111) " "VHDL Process Statement warning at controlunit.vhd(111): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(112) " "VHDL Process Statement warning at controlunit.vhd(112): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(113) " "VHDL Process Statement warning at controlunit.vhd(113): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(114) " "VHDL Process Statement warning at controlunit.vhd(114): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(122) " "VHDL Process Statement warning at controlunit.vhd(122): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(123) " "VHDL Process Statement warning at controlunit.vhd(123): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(124) " "VHDL Process Statement warning at controlunit.vhd(124): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(125) " "VHDL Process Statement warning at controlunit.vhd(125): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(132) " "VHDL Process Statement warning at controlunit.vhd(132): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(133) " "VHDL Process Statement warning at controlunit.vhd(133): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(134) " "VHDL Process Statement warning at controlunit.vhd(134): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(135) " "VHDL Process Statement warning at controlunit.vhd(135): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(143) " "VHDL Process Statement warning at controlunit.vhd(143): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(144) " "VHDL Process Statement warning at controlunit.vhd(144): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048292 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(145) " "VHDL Process Statement warning at controlunit.vhd(145): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(146) " "VHDL Process Statement warning at controlunit.vhd(146): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_next controlunit.vhd(26) " "VHDL Process Statement warning at controlunit.vhd(26): inferring latch(es) for signal or variable \"Y_next\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.ADD2 controlunit.vhd(26) " "Inferred latch for \"Y_next.ADD2\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.ADD1 controlunit.vhd(26) " "Inferred latch for \"Y_next.ADD1\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.ADD0 controlunit.vhd(26) " "Inferred latch for \"Y_next.ADD0\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.XOR2 controlunit.vhd(26) " "Inferred latch for \"Y_next.XOR2\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.XOR1 controlunit.vhd(26) " "Inferred latch for \"Y_next.XOR1\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.XOR0 controlunit.vhd(26) " "Inferred latch for \"Y_next.XOR0\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.MOV controlunit.vhd(26) " "Inferred latch for \"Y_next.MOV\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.LOAD controlunit.vhd(26) " "Inferred latch for \"Y_next.LOAD\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_next.RESET controlunit.vhd(26) " "Inferred latch for \"Y_next.RESET\" at controlunit.vhd(26)" {  } { { "controlunit.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/controlunit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463535048293 "|controlunit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1463535048734 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[0\] Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux\|CHOSEN\[0\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[0\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux\|CHOSEN\[0\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[1\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[1\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[1\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[1\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[2\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[2\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[2\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[2\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[3\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[3\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[3\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[3\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[4\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[4\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[4\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[4\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[5\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[5\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[5\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[5\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[6\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[6\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[6\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[6\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[7\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[7\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[7\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[7\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[8\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[8\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[8\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[8\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[9\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[9\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[9\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[9\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[10\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[10\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[10\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[10\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[11\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[11\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[11\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[11\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[12\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[12\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[12\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[12\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[13\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[13\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[13\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[13\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[14\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[14\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[14\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[14\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triR0\|Q\[15\] Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[15\] " "Converted the fan-out from the tri-state buffer \"trin:triR0\|Q\[15\]\" to the node \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\|RESULT\[15\]\" into an OR gate" {  } { { "trin.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/trin.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463535048781 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1463535048781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463535049180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "proc.vhd" "" { Text "C:/Users/ting0310/Documents/FinalProject/proc.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463535049229 "|proc|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463535049229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463535049230 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463535049230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463535049230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463535049230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463535049247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 11:30:49 2016 " "Processing ended: Wed May 18 11:30:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463535049247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463535049247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463535049247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463535049247 ""}
