Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Mar 20 18:38:18 2025
| Host         : DESKTOP-QANP9RO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               5 |            1 |
| Yes          | Yes                   | No                     |              38 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | Inst_FSM/led_fanta_i_1_n_0             |                                              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_FSM/led_nestea_i_1_n_0            |                                              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_FSM/Q[1]                          | Inst_FSM/p_0_in                              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_FSM/Q[1]                          | Inst_FSM/led_cocacola_i_1_n_0                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_edgedtctr/E[0]                    | Inst_FSM/FSM_onehot_current_state[4]_i_3_n_0 |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | Inst_edgedtctr/sreg_cent10_reg[0]_0[0] | Inst_FSM/SR[0]                               |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG | Inst_timer/counter                     | Inst_FSM/enable_tempor_reg_0                 |                8 |             29 |         3.62 |
|  CLK_IBUF_BUFG |                                        | Inst_decoder/counter[31]_i_1_n_0             |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG |                                        |                                              |               18 |             40 |         2.22 |
+----------------+----------------------------------------+----------------------------------------------+------------------+----------------+--------------+


