
---------- Begin Simulation Statistics ----------
final_tick                                 2996472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876948                       # Number of bytes of host memory used
host_op_rate                                   265563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.16                       # Real time elapsed on the host
host_tick_rate                              295003541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1582545                       # Number of instructions simulated
sim_ops                                       2697429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002996                       # Number of seconds simulated
sim_ticks                                  2996472000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                63                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              55                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               45                       # Number of indirect misses.
system.cpu.branchPred.lookups                      63                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1582545                       # Number of instructions committed
system.cpu.committedOps                       2697429                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.786903                       # CPI: cycles per instruction
system.cpu.discardedOps                        288089                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      427697                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1479                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      150371                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            74                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               2014                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1257326                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.264068                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      494622                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           273                       # TLB misses on write requests
system.cpu.numCycles                          5992944                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               16937      0.63%      0.63% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2104580     78.02%     78.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4162      0.15%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    164      0.01%     80.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4155      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352326     13.06%     94.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132201      4.90%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16628      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2697429                       # Class of committed instruction
system.cpu.tickCycles                         4735618                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24503                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7638                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1508                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       585344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       585344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  585344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9146                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11127500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48872500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2368                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       286592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       815488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1102080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12892                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000543                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12885     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12892                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16580500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15786000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3550999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2967                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3746                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 779                       # number of overall hits
system.l2.overall_hits::.cpu.data                2967                       # number of overall hits
system.l2.overall_hits::total                    3746                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7557                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1589                       # number of overall misses
system.l2.overall_misses::.cpu.data              7557                       # number of overall misses
system.l2.overall_misses::total                  9146                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    119512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    601290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        720802500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    119512000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    601290500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       720802500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12892                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.671030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.718073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.709432                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.671030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.718073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.709432                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75212.083071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79567.354770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78810.682265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75212.083071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79567.354770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78810.682265                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9146                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    525720500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    629342500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    525720500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    629342500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.671030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.718073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.709432                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.671030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.718073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.709432                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65212.083071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69567.354770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68810.682265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65212.083071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69567.354770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68810.682265                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2218                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2107                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2107                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   352                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1508                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    117578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     117578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.810753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77969.827586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77969.827586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    102498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.810753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67969.827586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67969.827586                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    119512000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119512000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.671030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.671030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75212.083071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75212.083071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.671030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.671030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65212.083071                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65212.083071                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    483712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    483712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.698176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.698176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79965.614151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79965.614151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    423222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    423222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.698176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.698176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69965.614151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69965.614151                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5393.137750                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       847.798375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4545.339374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.025873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.138713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.164586                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6208                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279114                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    205114                       # Number of tag accesses
system.l2.tags.data_accesses                   205114                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         101696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         483648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             585344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101696                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9146                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33938578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         161405813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195344392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33938578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33938578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33938578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        161405813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195344392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000607500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     82236000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               253723500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8991.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27741.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6134                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.359349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.141497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.855049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1516     50.35%     50.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          838     27.83%     78.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          264      8.77%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      3.09%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      2.29%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      1.36%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      0.86%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.93%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3011                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 585344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  585344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       195.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2992232000                       # Total gap between requests
system.mem_ctrls.avgGap                     327162.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       483648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33938578.434906117618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 161405813.236365973949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     38584250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    215139250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24282.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28468.87                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11309760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6011280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31316040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     236021760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1051174620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        265445760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1601279220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.388181                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    680436750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     99840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2216195250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10195920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5415465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33986400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     236021760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1143677070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        187548960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1616845575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.583075                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    477149250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     99840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2419482750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       492174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           492174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       492174                       # number of overall hits
system.cpu.icache.overall_hits::total          492174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2368                       # number of overall misses
system.cpu.icache.overall_misses::total          2368                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133620000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133620000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133620000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133620000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       494542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       494542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       494542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       494542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004788                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004788                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004788                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004788                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56427.364865                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56427.364865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56427.364865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56427.364865                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2111                       # number of writebacks
system.cpu.icache.writebacks::total              2111                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2368                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2368                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2368                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131253000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131253000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004788                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004788                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004788                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004788                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55427.787162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55427.787162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55427.787162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55427.787162                       # average overall mshr miss latency
system.cpu.icache.replacements                   2111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       492174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          492174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2368                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133620000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133620000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       494542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       494542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004788                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004788                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56427.364865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56427.364865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131253000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131253000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55427.787162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55427.787162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.106933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              318871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.052108                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.106933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            991451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           991451                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       559445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           559445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       559445                       # number of overall hits
system.cpu.dcache.overall_hits::total          559445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11249                       # number of overall misses
system.cpu.dcache.overall_misses::total         11249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    706348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    706348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    706348500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    706348500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       570694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       570694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       570694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       570694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62792.114855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62792.114855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62792.114855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62792.114855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2218                       # number of writebacks
system.cpu.dcache.writebacks::total              2218                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          725                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10524                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    648257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    648257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    648257000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    648257000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61597.966553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61597.966553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61597.966553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61597.966553                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       417375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          417375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    533419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       426049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       426049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020359                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020359                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61496.310814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61496.310814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60501.500462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60501.500462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    172929500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    172929500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67157.087379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67157.087379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    124072000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124072000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66705.376344                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66705.376344                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.912547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              439663                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.280316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.912547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          920                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1151912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1151912                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2996472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2996472000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3009098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               29377561                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876948                       # Number of bytes of host memory used
host_op_rate                                 49985310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              232761423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1589553                       # Number of instructions simulated
sim_ops                                       2710445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12626000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.603311                       # CPI: cycles per instruction
system.cpu.discardedOps                          3999                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2003                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  3                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                             206                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.277523                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3004                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            25252                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.86%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13016                       # Class of committed instruction
system.cpu.tickCycles                           25046                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            5                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                  1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy               5750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                2                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      2    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  2                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               5500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst        98000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            98000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst        98000                       # number of overall miss cycles
system.l2.overall_miss_latency::total           98000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    2                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   2                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        98000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        98000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        98000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        98000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst        88000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        88000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst        88000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        88000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        88000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        88000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        88000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        88000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst        98000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        98000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        98000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        98000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst        88000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        88000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        88000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        88000                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9146.991684                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1589.991684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7557                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.279144                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279144                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        41                       # Number of tag accesses
system.l2.tags.data_accesses                       41                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5068905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5068905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5068905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5068905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5068905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5068905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000046250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000046250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   6                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        27500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   46250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27500.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            96                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.509668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.254834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            1     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       4255500                       # Total gap between requests
system.mem_ctrls.avgGap                    4255500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5068905.433233010583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        46250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4659360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            6113220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.177095                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     12106000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           780900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          4190880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            6222930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.866308                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     10858000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1248000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         3002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3002                       # number of overall hits
system.cpu.icache.overall_hits::total            3002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              2                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total             2                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       126500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       126500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       126500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       126500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000666                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000666                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000666                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000666                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        63250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        63250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        63250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        63250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       123500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       123500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        61750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        61750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        61750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        61750                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             2                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       126500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       126500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        63250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        63250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        61750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        61750                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 3                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.333333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6011                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6011                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3004                       # number of overall hits
system.cpu.dcache.overall_hits::total            3004                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3004                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6008                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     12626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     12626000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3105508000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                6764164                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887188                       # Number of bytes of host memory used
host_op_rate                                 11552804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              402670074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1618509                       # Number of instructions simulated
sim_ops                                       2765816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000096                       # Number of seconds simulated
sim_ticks                                    96410000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 6                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               6                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                6                       # Number of indirect misses.
system.cpu.branchPred.lookups                       6                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       28956                       # Number of instructions committed
system.cpu.committedOps                         55371                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.659069                       # CPI: cycles per instruction
system.cpu.discardedOps                          7741                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                       10127                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           178                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4260                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  1                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           84772                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150171                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9792                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.numCycles                           192820                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 264      0.48%      0.48% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   40321     72.82%     73.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     337      0.61%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   145      0.26%     74.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   272      0.49%     74.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.12%     74.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     74.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.81%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                   7105     12.83%     89.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3591      6.49%     96.04% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1627      2.94%     98.98% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              565      1.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    55371                       # Class of committed instruction
system.cpu.tickCycles                          108048                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2443                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                538                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           538                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 564                       # Request fanout histogram
system.membus.reqLayer2.occupancy              642000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2999000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          805                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              44                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        37888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 140928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1222                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003273                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057143                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1218     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1222                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2202500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            624000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1207500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  348                       # number of demand (read+write) hits
system.l2.demand_hits::total                      657                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 309                       # number of overall hits
system.l2.overall_hits::.cpu.data                 348                       # number of overall hits
system.l2.overall_hits::total                     657                       # number of overall hits
system.l2.demand_misses::.cpu.inst                497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 68                       # number of demand (read+write) misses
system.l2.demand_misses::total                    565                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               497                       # number of overall misses
system.l2.overall_misses::.cpu.data                68                       # number of overall misses
system.l2.overall_misses::total                   565                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37786500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         43162500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37786500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5376000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        43162500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1222                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1222                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.616625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.163462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.462357                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.616625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.163462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.462357                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76029.175050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79058.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76393.805310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76029.175050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79058.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76393.805310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               565                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              565                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32826500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4696000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37522500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32826500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4696000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     37522500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.616625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.163462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.462357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.616625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.163462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.462357                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66049.295775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69058.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66411.504425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66049.295775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69058.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66411.504425                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          176                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              176                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          805                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              805                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          805                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          805                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      1920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.590909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.590909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73865.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73865.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1660500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1660500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.590909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63865.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63865.384615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.616625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.616625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76029.175050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76029.175050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32826500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32826500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.616625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.616625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66049.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66049.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3455500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3455500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.112903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.112903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82273.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82273.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3035500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3035500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.112903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72273.809524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72273.809524                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9406.193676                       # Cycle average of tags in use
system.l2.tags.total_refs                       26943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.774483                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1810.550133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7595.643544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.055254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.287054                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6364                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.296356                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     20108                       # Number of tag accesses
system.l2.tags.data_accesses                    20108                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 564                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         329260450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45140546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             374400996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    329260450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        329260450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        329260450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45140546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            374400996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000560500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1152                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3842500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14417500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6812.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25562.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.157895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.977680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.916581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     23.68%     57.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16     14.04%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      7.89%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.39%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.88%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      6.14%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      4.39%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      5.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  36096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       374.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    374.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     108941500                       # Total gap between requests
system.mem_ctrls.avgGap                     193158.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 329260450.160771727562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45140545.586557410657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           68                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12526250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1891250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25254.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27812.50                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1942080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         33590100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          8735040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           52352775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.022249                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     22400750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     70889250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2084880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         29313390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         12336480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           51689985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.147547                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     31765500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     61524500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         8957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8957                       # number of overall hits
system.cpu.icache.overall_hits::total            8957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          806                       # number of overall misses
system.cpu.icache.overall_misses::total           806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43045500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43045500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43045500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43045500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082557                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082557                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082557                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082557                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53406.327543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53406.327543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53406.327543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53406.327543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          805                       # number of writebacks
system.cpu.icache.writebacks::total               805                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42240500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42240500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082557                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52407.568238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52407.568238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52407.568238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52407.568238                       # average overall mshr miss latency
system.cpu.icache.replacements                    805                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43045500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43045500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53406.327543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53406.327543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52407.568238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52407.568238                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              188283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1061                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            177.458058                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20331                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20331                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        13757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            13757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        13757                       # number of overall hits
system.cpu.dcache.overall_hits::total           13757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          438                       # number of overall misses
system.cpu.dcache.overall_misses::total           438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10912000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10912000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        14195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        14195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        14195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        14195                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030856                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24913.242009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24913.242009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24913.242009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24913.242009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          176                       # number of writebacks
system.cpu.dcache.writebacks::total               176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9661500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9661500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9661500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9661500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029306                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029306                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029306                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029306                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23224.759615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23224.759615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23224.759615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23224.759615                       # average overall mshr miss latency
system.cpu.dcache.replacements                    416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21122.311828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21122.311828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20122.311828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20122.311828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46280.303030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46280.303030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2176000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2176000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49454.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49454.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              147483                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.418750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             28806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            28806                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     96410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96410000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
