Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sat Sep 19 20:57:52 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_led_ip_timing_summary_routed.rpt -rpx test_led_ip_timing_summary_routed.rpx
| Design       : test_led_ip
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.638        0.000                      0                  831        0.109        0.000                      0                  831        4.500        0.000                       0                   403  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.638        0.000                      0                  831        0.109        0.000                      0                  831        4.500        0.000                       0                   403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 1.622ns (19.940%)  route 6.512ns (80.060%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.000    13.647    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.648    15.131    OLED_ip_inst/inst/Init/CLK
    SLICE_X7Y33          FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[48]/C
                         clock pessimism              0.394    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.205    15.285    OLED_ip_inst/inst/Init/after_state_reg[48]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 1.622ns (20.141%)  route 6.431ns (79.859%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.919    13.566    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X11Y34         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X11Y34         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[37]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X11Y34         FDRE (Setup_fdre_C_CE)      -0.205    15.209    OLED_ip_inst/inst/Init/after_state_reg[37]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 1.622ns (20.141%)  route 6.431ns (79.859%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.919    13.566    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X11Y34         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X11Y34         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[67]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X11Y34         FDRE (Setup_fdre_C_CE)      -0.205    15.209    OLED_ip_inst/inst/Init/after_state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 1.622ns (20.084%)  route 6.454ns (79.916%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.942    13.589    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.570    15.053    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y33         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[40]/C
                         clock pessimism              0.431    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    15.244    OLED_ip_inst/inst/Init/after_state_reg[40]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 1.622ns (20.113%)  route 6.443ns (79.887%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.930    13.577    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X15Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[57]/C
                         clock pessimism              0.431    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.246    OLED_ip_inst/inst/Init/after_state_reg[57]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 1.622ns (20.118%)  route 6.440ns (79.882%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.928    13.575    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[58]/C
                         clock pessimism              0.431    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.246    OLED_ip_inst/inst/Init/after_state_reg[58]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 1.622ns (20.118%)  route 6.440ns (79.882%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.928    13.575    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[60]/C
                         clock pessimism              0.431    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.246    OLED_ip_inst/inst/Init/after_state_reg[60]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 2.005ns (26.038%)  route 5.695ns (73.962%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.835     5.597    OLED_ip_inst/inst/Example/CLK
    SLICE_X0Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  OLED_ip_inst/inst/Example/current_state_reg[3]/Q
                         net (fo=58, routed)          1.352     7.427    OLED_ip_inst/inst/Example/current_state[3]
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.323     7.750 f  OLED_ip_inst/inst/Example/current_state[6]_i_32/O
                         net (fo=2, routed)           0.687     8.438    OLED_ip_inst/inst/Example/current_state[6]_i_32_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.348     8.786 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14/O
                         net (fo=1, routed)           0.667     9.452    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8/O
                         net (fo=1, routed)           0.433    10.010    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8_n_0
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124    10.134 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4/O
                         net (fo=3, routed)           0.446    10.579    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4_n_0
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.124    10.703 r  OLED_ip_inst/inst/Example/current_state[57]_i_6/O
                         net (fo=8, routed)           0.903    11.607    OLED_ip_inst/inst/Example/current_state[57]_i_6_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.153    11.760 r  OLED_ip_inst/inst/Example/current_state[59]_i_3/O
                         net (fo=6, routed)           0.720    12.480    OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[84]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.331    12.811 r  OLED_ip_inst/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.487    13.298    OLED_ip_inst/inst/Example/SPI_COMP_n_2
    SLICE_X6Y3           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.655    15.138    OLED_ip_inst/inst/Example/CLK
    SLICE_X6Y3           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[43]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.524    14.973    OLED_ip_inst/inst/Example/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 2.005ns (26.038%)  route 5.695ns (73.962%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.835     5.597    OLED_ip_inst/inst/Example/CLK
    SLICE_X0Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  OLED_ip_inst/inst/Example/current_state_reg[3]/Q
                         net (fo=58, routed)          1.352     7.427    OLED_ip_inst/inst/Example/current_state[3]
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.323     7.750 f  OLED_ip_inst/inst/Example/current_state[6]_i_32/O
                         net (fo=2, routed)           0.687     8.438    OLED_ip_inst/inst/Example/current_state[6]_i_32_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.348     8.786 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14/O
                         net (fo=1, routed)           0.667     9.452    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8/O
                         net (fo=1, routed)           0.433    10.010    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8_n_0
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124    10.134 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4/O
                         net (fo=3, routed)           0.446    10.579    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4_n_0
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.124    10.703 r  OLED_ip_inst/inst/Example/current_state[57]_i_6/O
                         net (fo=8, routed)           0.903    11.607    OLED_ip_inst/inst/Example/current_state[57]_i_6_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.153    11.760 r  OLED_ip_inst/inst/Example/current_state[59]_i_3/O
                         net (fo=6, routed)           0.720    12.480    OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[84]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.331    12.811 r  OLED_ip_inst/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.487    13.298    OLED_ip_inst/inst/Example/SPI_COMP_n_2
    SLICE_X6Y3           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.655    15.138    OLED_ip_inst/inst/Example/CLK
    SLICE_X6Y3           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[84]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.524    14.973    OLED_ip_inst/inst/Example/current_state_reg[84]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 1.622ns (20.233%)  route 6.395ns (79.767%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[49]/Q
                         net (fo=59, routed)          1.623     7.653    OLED_ip_inst/inst/Init/current_state_reg_n_0_[49]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.152     7.805 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.003     8.809    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.332     9.141 r  OLED_ip_inst/inst/Init/current_state[82]_i_59/O
                         net (fo=4, routed)           0.549     9.690    OLED_ip_inst/inst/Init/current_state[82]_i_59_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.814 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.492    10.306    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.580    11.010    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.786    11.920    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.479    12.523    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.647 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.882    13.529    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X9Y36          FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[54]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    15.209    OLED_ip_inst/inst/Init/after_state_reg[54]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  1.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/temp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.594     1.541    OLED_ip_inst/inst/Example/CLK
    SLICE_X15Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  OLED_ip_inst/inst/Example/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.056     1.738    OLED_ip_inst/inst/Example/temp_char_reg_n_0_[0]
    SLICE_X14Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.863     2.057    OLED_ip_inst/inst/Example/CLK
    SLICE_X14Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[3]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.075     1.629    OLED_ip_inst/inst/Example/temp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.905%)  route 0.237ns (59.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.594     1.541    OLED_ip_inst/inst/Example/CLK
    SLICE_X10Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  OLED_ip_inst/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.237     1.942    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.904     2.099    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.801    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/after_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.623     1.570    OLED_ip_inst/inst/Example/CLK
    SLICE_X1Y3           FDRE                                         r  OLED_ip_inst/inst/Example/after_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  OLED_ip_inst/inst/Example/after_state_reg[32]/Q
                         net (fo=1, routed)           0.091     1.802    OLED_ip_inst/inst/Example/after_state_reg_n_0_[32]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  OLED_ip_inst/inst/Example/current_state[32]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    OLED_ip_inst/inst/Example/current_state[32]_i_1__0_n_0
    SLICE_X0Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.893     2.087    OLED_ip_inst/inst/Example/CLK
    SLICE_X0Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[32]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.121     1.704    OLED_ip_inst/inst/Example/current_state_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/temp_spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.617     1.564    OLED_ip_inst/inst/Init/CLK
    SLICE_X3Y32          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  OLED_ip_inst/inst/Init/temp_spi_data_reg[3]/Q
                         net (fo=1, routed)           0.091     1.796    OLED_ip_inst/inst/Init/SPI_COMP/temp_spi_data_reg[7][3]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.885     2.079    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X2Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism             -0.502     1.577    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.698    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.617     1.564    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X1Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[0]/Q
                         net (fo=1, routed)           0.098     1.803    OLED_ip_inst/inst/Init/SPI_COMP/p_0_in_0[1]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.885     2.079    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X2Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.699    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/temp_spi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.170%)  route 0.117ns (35.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.617     1.564    OLED_ip_inst/inst/Init/CLK
    SLICE_X4Y32          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164     1.728 r  OLED_ip_inst/inst/Init/temp_spi_data_reg[2]/Q
                         net (fo=1, routed)           0.117     1.845    OLED_ip_inst/inst/Init/SPI_COMP/temp_spi_data_reg[7][2]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.890 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[2]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.885     2.079    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X2Y32          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]/C
                         clock pessimism             -0.480     1.599    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120     1.719    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.616     1.563    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X5Y31          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.121     1.825    OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg_n_0_[1]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X4Y31          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.883     2.077    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X4Y31          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.120     1.696    OLED_ip_inst/inst/Init/SPI_COMP/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.617     1.564    OLED_ip_inst/inst/Init/CLK
    SLICE_X3Y32          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/Q
                         net (fo=1, routed)           0.104     1.809    OLED_ip_inst/inst/Init/SPI_COMP/temp_spi_data_reg[7][6]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.854    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[6]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.884     2.078    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X3Y31          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[6]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.669    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/temp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.593     1.540    OLED_ip_inst/inst/Example/CLK
    SLICE_X16Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  OLED_ip_inst/inst/Example/temp_char_reg[1]/Q
                         net (fo=1, routed)           0.117     1.820    OLED_ip_inst/inst/Example/temp_char_reg_n_0_[1]
    SLICE_X14Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.863     2.057    OLED_ip_inst/inst/Example/CLK
    SLICE_X14Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[4]/C
                         clock pessimism             -0.480     1.577    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.052     1.629    OLED_ip_inst/inst/Example/temp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.620     1.567    OLED_ip_inst/inst/Example/SPI_COMP/CLK
    SLICE_X5Y12          FDRE                                         r  OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.140     1.848    OLED_ip_inst/inst/Example/SPI_COMP/p_0_in_0[5]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.893 r  OLED_ip_inst/inst/Example/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     1.893    OLED_ip_inst/inst/Example/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.888     2.082    OLED_ip_inst/inst/Example/SPI_COMP/CLK
    SLICE_X4Y12          FDRE                                         r  OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism             -0.502     1.580    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.120     1.700    OLED_ip_inst/inst/Example/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y24    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y24    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y24    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y24    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    OLED_ip_inst/inst/Example/SPI_COMP/shift_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    OLED_ip_inst/inst/Example/SPI_COMP/shift_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    OLED_ip_inst/inst/Example/SPI_COMP/shift_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    OLED_ip_inst/inst/Example/SPI_COMP/shift_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y19    OLED_ip_inst/inst/Example/SPI_COMP/temp_sdo_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y21   OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y21   OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y9     OLED_ip_inst/inst/Example/temp_delay_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y9     OLED_ip_inst/inst/Example/temp_spi_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y9     OLED_ip_inst/inst/Example/temp_spi_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     OLED_ip_inst/inst/Example/after_page_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5     OLED_ip_inst/inst/Example/after_page_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     OLED_ip_inst/inst/Example/after_page_state_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     OLED_ip_inst/inst/Example/after_page_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5     OLED_ip_inst/inst/Example/after_page_state_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5     OLED_ip_inst/inst/Example/after_page_state_reg[45]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     OLED_ip_inst/inst/Example/after_page_state_reg[62]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5     OLED_ip_inst/inst/Example/after_page_state_reg[94]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4     OLED_ip_inst/inst/Example/after_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4     OLED_ip_inst/inst/Example/after_state_reg[21]/C



