// Seed: 783106695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  assign module_1.id_4 = 0;
  inout wire id_3;
  inout wand id_2;
  inout wire id_1;
  assign id_2 = id_2 ? 1 : id_2;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4
);
  uwire id_6;
  assign id_6 = ~id_1 == -1;
  wire [-1 'd0 : -1  +  -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
