Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 05c07caa17a44ac284d65f0c3a794b7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbenchv_behav xil_defaultlib.testbenchv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'destReg' [C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v:484]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 413. Module labv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 51. Module pc_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 1. Module pc_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 21. Module inst_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 70. Module ifid_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 88. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 135. Module regrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 158. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 202. Module immediate_extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 217. Module idexe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 258. Module alu_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 277. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 298. Module exemem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 328. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 364. Module memwb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" Line 391. Module wbmux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.pc_counter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.wbmux
Compiling module xil_defaultlib.labv
Compiling module xil_defaultlib.testbenchv
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbenchv_behav
