/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Wed Aug 15 16:00:33 BST 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkCSR_RegFile.h"


/* String declarations */
static std::string const __str_literal_42("", 0u);
static std::string const __str_literal_43("        ", 8u);
static std::string const __str_literal_2("    Current mie = %0h", 21u);
static std::string const __str_literal_48("    Return: new pc 0x%0h  ", 26u);
static std::string const __str_literal_7("    from priv %0d  pc 0x%0h  interrupt %0d  exc_code %0d  xtval 0x%0h",
					 69u);
static std::string const __str_literal_8("    priv %0d: ", 14u);
static std::string const __str_literal_13(" cause:", 7u);
static std::string const __str_literal_11(" edeleg: 0x%0h", 14u);
static std::string const __str_literal_46(" epc: 0x%0h", 11u);
static std::string const __str_literal_61(" fs:%0d", 7u);
static std::string const __str_literal_12(" ideleg: 0x%0h", 14u);
static std::string const __str_literal_10(" ie: 0x%0h", 10u);
static std::string const __str_literal_65(" ies:%0d_%0d%0d", 15u);
static std::string const __str_literal_9(" ip: 0x%0h", 10u);
static std::string const __str_literal_62(" mpp:%0d", 8u);
static std::string const __str_literal_59(" mprv:%0d", 9u);
static std::string const __str_literal_57(" mxr:%0d", 8u);
static std::string const __str_literal_49(" new mstatus:", 13u);
static std::string const __str_literal_68(" new priv %0d", 13u);
static std::string const __str_literal_67(" new xcause:", 12u);
static std::string const __str_literal_64(" pies:%0d_%0d%0d", 16u);
static std::string const __str_literal_63(" spp:%0d", 8u);
static std::string const __str_literal_44(" status: 0x%0h", 14u);
static std::string const __str_literal_58(" sum:%0d", 8u);
static std::string const __str_literal_52(" sxl:%0d", 8u);
static std::string const __str_literal_54(" tsr:%0d", 8u);
static std::string const __str_literal_47(" tval: 0x%0h", 12u);
static std::string const __str_literal_45(" tvec: 0x%0h", 12u);
static std::string const __str_literal_56(" tvm:%0d", 8u);
static std::string const __str_literal_55(" tw:%0d", 7u);
static std::string const __str_literal_53(" uxl:%0d", 8u);
static std::string const __str_literal_60(" xs:%0d", 7u);
static std::string const __str_literal_69("%0d: CSR_RegFile.external_interrupt_req", 39u);
static std::string const __str_literal_1("%0d: CSR_RegFile.rl_record_external_interrupt: mip: %0h -> %0h",
					 62u);
static std::string const __str_literal_4("%0d: CSR_RegFile.rl_record_software_interrupt: mip: %0h -> %0h",
					 62u);
static std::string const __str_literal_3("%0d: CSR_RegFile.rl_record_timer_interrupt_req: mip: %0h -> %0h",
					 63u);
static std::string const __str_literal_70("%0d: CSR_RegFile.software_interrupt_req", 39u);
static std::string const __str_literal_6("%0d: CSR_Regfile.csr_trap_actions:", 34u);
static std::string const __str_literal_5("%0d: ERROR: CSR-write addr 0x%0h val 0x%0h not successful",
					 57u);
static std::string const __str_literal_30("BREAKPOINT", 10u);
static std::string const __str_literal_37("ECALL_FROM_M", 12u);
static std::string const __str_literal_36("ECALL_FROM_S", 12u);
static std::string const __str_literal_35("ECALL_FROM_U", 12u);
static std::string const __str_literal_24("HYPERVISOR_EXTERNAL_INTERRUPT", 29u);
static std::string const __str_literal_16("HYPERVISOR_SW_INTERRUPT", 23u);
static std::string const __str_literal_20("HYPERVISOR_TIMER_INTERRUPT", 26u);
static std::string const __str_literal_29("ILLEGAL_INSTRUCTION", 19u);
static std::string const __str_literal_28("INSTRUCTION_ACCESS_FAULT", 24u);
static std::string const __str_literal_27("INSTRUCTION_ADDR_MISALIGNED", 27u);
static std::string const __str_literal_38("INSTRUCTION_PAGE_FAULT", 22u);
static std::string const __str_literal_32("LOAD_ACCESS_FAULT", 17u);
static std::string const __str_literal_31("LOAD_ADDR_MISALIGNED", 20u);
static std::string const __str_literal_39("LOAD_PAGE_FAULT", 15u);
static std::string const __str_literal_25("MACHINE_EXTERNAL_INTERRUPT", 26u);
static std::string const __str_literal_17("MACHINE_SW_INTERRUPT", 20u);
static std::string const __str_literal_21("MACHINE_TIMER_INTERRUPT", 23u);
static std::string const __str_literal_50("MStatus{", 8u);
static std::string const __str_literal_34("STORE_AMO_ACCESS_FAULT", 22u);
static std::string const __str_literal_33("STORE_AMO_ADDR_MISALIGNED", 25u);
static std::string const __str_literal_40("STORE_AMO_PAGE_FAULT", 20u);
static std::string const __str_literal_23("SUPERVISOR_EXTERNAL_INTERRUPT", 29u);
static std::string const __str_literal_15("SUPERVISOR_SW_INTERRUPT", 23u);
static std::string const __str_literal_19("SUPERVISOR_TIMER_INTERRUPT", 26u);
static std::string const __str_literal_22("USER_EXTERNAL_INTERRUPT", 23u);
static std::string const __str_literal_14("USER_SW_INTERRUPT", 17u);
static std::string const __str_literal_18("USER_TIMER_INTERRUPT", 20u);
static std::string const __str_literal_51("sd:%0d", 6u);
static std::string const __str_literal_26("unknown interrupt Exc_Code %d", 29u);
static std::string const __str_literal_41("unknown trap Exc_Code %d", 24u);
static std::string const __str_literal_66("}", 1u);


/* Constructor */
MOD_mkCSR_RegFile::MOD_mkCSR_RegFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cfg_verbosity(simHdl, "cfg_verbosity", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_f_reset_rsps(simHdl, "f_reset_rsps", this, 0u, 2u, 1u, 0u),
    INST_f_ti_reqs(simHdl, "f_ti_reqs", this, 1u, 2u, 1u, 0u),
    INST_pw_minstret_incr(simHdl, "pw_minstret_incr", this, 0u),
    INST_rg_dcsr(simHdl, "rg_dcsr", this, 32u),
    INST_rg_dpc(simHdl, "rg_dpc", this, 64u),
    INST_rg_dscratch0(simHdl, "rg_dscratch0", this, 64u),
    INST_rg_dscratch1(simHdl, "rg_dscratch1", this, 64u),
    INST_rg_ei_requested(simHdl, "rg_ei_requested", this, 1u),
    INST_rg_mcause(simHdl, "rg_mcause", this, 5u),
    INST_rg_mcounteren(simHdl, "rg_mcounteren", this, 3u),
    INST_rg_mcycle(simHdl, "rg_mcycle", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_medeleg(simHdl, "rg_medeleg", this, 16u),
    INST_rg_mepc(simHdl, "rg_mepc", this, 64u),
    INST_rg_mideleg(simHdl, "rg_mideleg", this, 12u),
    INST_rg_mie(simHdl, "rg_mie", this, 12u),
    INST_rg_minstret(simHdl, "rg_minstret", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_mip(simHdl, "rg_mip", this, 12u),
    INST_rg_mscratch(simHdl, "rg_mscratch", this, 64u),
    INST_rg_mstatus(simHdl, "rg_mstatus", this, 27u, 41943040u, (tUInt8)0u),
    INST_rg_mtval(simHdl, "rg_mtval", this, 64u),
    INST_rg_mtvec(simHdl, "rg_mtvec", this, 63u),
    INST_rg_satp(simHdl, "rg_satp", this, 64u),
    INST_rg_scause(simHdl, "rg_scause", this, 5u),
    INST_rg_sepc(simHdl, "rg_sepc", this, 64u),
    INST_rg_si_requested(simHdl, "rg_si_requested", this, 1u),
    INST_rg_sscratch(simHdl, "rg_sscratch", this, 64u),
    INST_rg_state(simHdl, "rg_state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_stval(simHdl, "rg_stval", this, 64u),
    INST_rg_stvec(simHdl, "rg_stvec", this, 63u),
    INST_rg_tdata1(simHdl, "rg_tdata1", this, 64u),
    INST_rg_tdata2(simHdl, "rg_tdata2", this, 64u),
    INST_rg_tdata3(simHdl, "rg_tdata3", this, 64u),
    INST_rg_tselect(simHdl, "rg_tselect", this, 64u),
    INST_rg_watch_n(simHdl, "rg_watch_n", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_watchpoint1(simHdl, "rg_watchpoint1", this, 64u, 18446744073709551615llu, (tUInt8)0u),
    INST_rw_mcycle(simHdl, "rw_mcycle", this, 64u, (tUInt8)0u),
    INST_rw_minstret(simHdl, "rw_minstret", this, 64u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h60143(2863311530u),
    DEF_v__h60048(2863311530u),
    DEF_v__h50504(2863311530u),
    DEF_v__h49989(2863311530u),
    DEF_v__h18823(2863311530u),
    DEF_v__h14672(2863311530u),
    DEF_v__h9903(2863311530u),
    DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290(66u)
{
  PORT_EN_write_csr = false;
  PORT_read_csr.setSize(65u);
  PORT_read_csr.clear();
  PORT_read_csr_port2.setSize(65u);
  PORT_read_csr_port2.clear();
  PORT_mav_read_csr.setSize(65u);
  PORT_mav_read_csr.clear();
  PORT_csr_trap_actions.setSize(194u);
  PORT_csr_trap_actions.clear();
  PORT_csr_ret_actions.setSize(130u);
  PORT_csr_ret_actions.clear();
  symbol_count = 52u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCSR_RegFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "cfg_verbosity", SYM_MODULE, &INST_cfg_verbosity);
  init_symbol(&symbols[1u], "csr_ret_actions", SYM_PORT, &PORT_csr_ret_actions, 130u);
  init_symbol(&symbols[2u], "csr_trap_actions", SYM_PORT, &PORT_csr_trap_actions, 194u);
  init_symbol(&symbols[3u], "EN_write_csr", SYM_PORT, &PORT_EN_write_csr, 1u);
  init_symbol(&symbols[4u], "f_reset_rsps", SYM_MODULE, &INST_f_reset_rsps);
  init_symbol(&symbols[5u], "f_ti_reqs", SYM_MODULE, &INST_f_ti_reqs);
  init_symbol(&symbols[6u], "mav_read_csr", SYM_PORT, &PORT_mav_read_csr, 65u);
  init_symbol(&symbols[7u], "pw_minstret_incr", SYM_MODULE, &INST_pw_minstret_incr);
  init_symbol(&symbols[8u], "RL_rl_mcycle_incr", SYM_RULE);
  init_symbol(&symbols[9u], "RL_rl_record_external_interrupt", SYM_RULE);
  init_symbol(&symbols[10u], "RL_rl_record_software_interrupt", SYM_RULE);
  init_symbol(&symbols[11u], "RL_rl_record_timer_interrupt_req", SYM_RULE);
  init_symbol(&symbols[12u], "RL_rl_reset_start", SYM_RULE);
  init_symbol(&symbols[13u], "RL_rl_upd_minstret_csrrx", SYM_RULE);
  init_symbol(&symbols[14u], "RL_rl_upd_minstret_incr", SYM_RULE);
  init_symbol(&symbols[15u], "read_csr", SYM_PORT, &PORT_read_csr, 65u);
  init_symbol(&symbols[16u], "read_csr_port2", SYM_PORT, &PORT_read_csr_port2, 65u);
  init_symbol(&symbols[17u], "rg_dcsr", SYM_MODULE, &INST_rg_dcsr);
  init_symbol(&symbols[18u], "rg_dpc", SYM_MODULE, &INST_rg_dpc);
  init_symbol(&symbols[19u], "rg_dscratch0", SYM_MODULE, &INST_rg_dscratch0);
  init_symbol(&symbols[20u], "rg_dscratch1", SYM_MODULE, &INST_rg_dscratch1);
  init_symbol(&symbols[21u], "rg_ei_requested", SYM_MODULE, &INST_rg_ei_requested);
  init_symbol(&symbols[22u], "rg_mcause", SYM_MODULE, &INST_rg_mcause);
  init_symbol(&symbols[23u], "rg_mcounteren", SYM_MODULE, &INST_rg_mcounteren);
  init_symbol(&symbols[24u], "rg_mcycle", SYM_MODULE, &INST_rg_mcycle);
  init_symbol(&symbols[25u], "rg_medeleg", SYM_MODULE, &INST_rg_medeleg);
  init_symbol(&symbols[26u], "rg_mepc", SYM_MODULE, &INST_rg_mepc);
  init_symbol(&symbols[27u], "rg_mideleg", SYM_MODULE, &INST_rg_mideleg);
  init_symbol(&symbols[28u], "rg_mie", SYM_MODULE, &INST_rg_mie);
  init_symbol(&symbols[29u], "rg_minstret", SYM_MODULE, &INST_rg_minstret);
  init_symbol(&symbols[30u], "rg_mip", SYM_MODULE, &INST_rg_mip);
  init_symbol(&symbols[31u], "rg_mscratch", SYM_MODULE, &INST_rg_mscratch);
  init_symbol(&symbols[32u], "rg_mstatus", SYM_MODULE, &INST_rg_mstatus);
  init_symbol(&symbols[33u], "rg_mtval", SYM_MODULE, &INST_rg_mtval);
  init_symbol(&symbols[34u], "rg_mtvec", SYM_MODULE, &INST_rg_mtvec);
  init_symbol(&symbols[35u], "rg_satp", SYM_MODULE, &INST_rg_satp);
  init_symbol(&symbols[36u], "rg_scause", SYM_MODULE, &INST_rg_scause);
  init_symbol(&symbols[37u], "rg_sepc", SYM_MODULE, &INST_rg_sepc);
  init_symbol(&symbols[38u], "rg_si_requested", SYM_MODULE, &INST_rg_si_requested);
  init_symbol(&symbols[39u], "rg_sscratch", SYM_MODULE, &INST_rg_sscratch);
  init_symbol(&symbols[40u], "rg_state", SYM_MODULE, &INST_rg_state);
  init_symbol(&symbols[41u], "rg_stval", SYM_MODULE, &INST_rg_stval);
  init_symbol(&symbols[42u], "rg_stvec", SYM_MODULE, &INST_rg_stvec);
  init_symbol(&symbols[43u], "rg_tdata1", SYM_MODULE, &INST_rg_tdata1);
  init_symbol(&symbols[44u], "rg_tdata2", SYM_MODULE, &INST_rg_tdata2);
  init_symbol(&symbols[45u], "rg_tdata3", SYM_MODULE, &INST_rg_tdata3);
  init_symbol(&symbols[46u], "rg_tselect", SYM_MODULE, &INST_rg_tselect);
  init_symbol(&symbols[47u], "rg_watch_n", SYM_MODULE, &INST_rg_watch_n);
  init_symbol(&symbols[48u], "rg_watchpoint1", SYM_MODULE, &INST_rg_watchpoint1);
  init_symbol(&symbols[49u], "rw_mcycle", SYM_MODULE, &INST_rw_mcycle);
  init_symbol(&symbols[50u], "rw_minstret", SYM_MODULE, &INST_rw_minstret);
  init_symbol(&symbols[51u], "WILL_FIRE_write_csr", SYM_DEF, &DEF_WILL_FIRE_write_csr, 1u);
}


/* Rule actions */

void MOD_mkCSR_RegFile::RL_rl_reset_start()
{
  INST_rg_ei_requested.METH_write((tUInt8)0u);
  INST_f_ti_reqs.METH_clear();
  INST_rg_si_requested.METH_write((tUInt8)0u);
  INST_rg_stvec.METH_write(128llu);
  INST_rg_scause.METH_write((tUInt8)0u);
  INST_rg_satp.METH_write(0llu);
  INST_rg_mstatus.METH_write(41943040u);
  INST_rg_mie.METH_write(0u);
  INST_rg_mtvec.METH_write(128llu);
  INST_rg_mcause.METH_write((tUInt8)0u);
  INST_rg_mip.METH_write(0u);
  INST_rg_medeleg.METH_write(0u);
  INST_rg_mideleg.METH_write(0u);
  INST_rg_mcounteren.METH_write((tUInt8)0u);
  INST_rw_minstret.METH_wset(0llu);
  INST_rg_watch_n.METH_write(0llu);
  INST_rg_state.METH_write((tUInt8)1u);
}

void MOD_mkCSR_RegFile::RL_rl_mcycle_incr()
{
  tUInt64 DEF_x__h8159;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_x__h8159 = DEF_rg_mcycle___d3 + 1llu;
  INST_rg_mcycle.METH_write(DEF_x__h8159);
}

void MOD_mkCSR_RegFile::RL_rl_upd_minstret_csrrx()
{
  tUInt64 DEF_x__h8191;
  DEF_x__h8191 = INST_rw_minstret.METH_wget();
  INST_rg_minstret.METH_write(DEF_x__h8191);
}

void MOD_mkCSR_RegFile::RL_rl_upd_minstret_incr()
{
  tUInt64 DEF_x__h8219;
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_x__h8219 = DEF_rg_minstret___d10 + 1llu;
  INST_rg_minstret.METH_write(DEF_x__h8219);
}

void MOD_mkCSR_RegFile::RL_rl_record_external_interrupt()
{
  tUInt32 DEF__1_CONCAT_rg_mip_3_BITS_10_TO_0_4___d15;
  tUInt64 DEF_new_mip__h8256;
  tUInt32 DEF_v__h9897;
  tUInt32 DEF_rg_mip_3_BITS_10_TO_0___d14;
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF_rg_mip_3_BITS_10_TO_0___d14 = (tUInt32)(2047u & DEF_rg_mip___d13);
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF_new_mip__h8256 = (1llu << 11u) | (tUInt64)(DEF_rg_mip_3_BITS_10_TO_0___d14);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  DEF__1_CONCAT_rg_mip_3_BITS_10_TO_0_4___d15 = 4095u & ((((tUInt32)((tUInt8)1u)) << 11u) | DEF_rg_mip_3_BITS_10_TO_0___d14);
  INST_rg_mip.METH_write(DEF__1_CONCAT_rg_mip_3_BITS_10_TO_0_4___d15);
  INST_rg_ei_requested.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      DEF_v__h9903 = dollar_stime(sim_hdl);
  DEF_v__h9897 = DEF_v__h9903 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64,64",
		     &__str_literal_1,
		     DEF_v__h9897,
		     DEF_old_mip_w__h14642,
		     DEF_new_mip__h8256);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF__0_CONCAT_rg_mie_3___d24);
  }
}

void MOD_mkCSR_RegFile::RL_rl_record_timer_interrupt_req()
{
  tUInt32 DEF_rg_mip_3_BITS_11_TO_8_6_CONCAT_f_ti_reqs_first_ETC___d29;
  tUInt64 DEF_new_mip_w__h14643;
  tUInt32 DEF_v__h14666;
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  DEF_rg_mip_3_BITS_11_TO_8_6_CONCAT_f_ti_reqs_first_ETC___d29 = 4095u & (((((tUInt32)((tUInt8)(DEF_rg_mip___d13 >> 8u))) << 8u) | (((tUInt32)(INST_f_ti_reqs.METH_first())) << 7u)) | (tUInt32)((tUInt8)((tUInt8)127u & DEF_rg_mip___d13)));
  DEF_new_mip_w__h14643 = (tUInt64)(DEF_rg_mip_3_BITS_11_TO_8_6_CONCAT_f_ti_reqs_first_ETC___d29);
  INST_f_ti_reqs.METH_deq();
  INST_rg_mip.METH_write(DEF_rg_mip_3_BITS_11_TO_8_6_CONCAT_f_ti_reqs_first_ETC___d29);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      DEF_v__h14672 = dollar_stime(sim_hdl);
  DEF_v__h14666 = DEF_v__h14672 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64,64",
		     &__str_literal_3,
		     DEF_v__h14666,
		     DEF_old_mip_w__h14642,
		     DEF_new_mip_w__h14643);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF__0_CONCAT_rg_mie_3___d24);
  }
}

void MOD_mkCSR_RegFile::RL_rl_record_software_interrupt()
{
  tUInt32 DEF_rg_mip_3_BITS_11_TO_4_4_CONCAT_1_CONCAT_rg_mip_ETC___d36;
  tUInt64 DEF_new_mip__h17734;
  tUInt32 DEF_v__h18817;
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  DEF_rg_mip_3_BITS_11_TO_4_4_CONCAT_1_CONCAT_rg_mip_ETC___d36 = 4095u & (((((tUInt32)((tUInt8)(DEF_rg_mip___d13 >> 4u))) << 4u) | (((tUInt32)((tUInt8)1u)) << 3u)) | (tUInt32)((tUInt8)((tUInt8)7u & DEF_rg_mip___d13)));
  DEF_new_mip__h17734 = (tUInt64)(DEF_rg_mip_3_BITS_11_TO_4_4_CONCAT_1_CONCAT_rg_mip_ETC___d36);
  INST_rg_mip.METH_write(DEF_rg_mip_3_BITS_11_TO_4_4_CONCAT_1_CONCAT_rg_mip_ETC___d36);
  INST_rg_si_requested.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      DEF_v__h18823 = dollar_stime(sim_hdl);
  DEF_v__h18817 = DEF_v__h18823 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64,64",
		     &__str_literal_4,
		     DEF_v__h18817,
		     DEF_old_mip_w__h14642,
		     DEF_new_mip__h17734);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF__0_CONCAT_rg_mie_3___d24);
  }
}


/* Methods */

void MOD_mkCSR_RegFile::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_rg_state.METH_write((tUInt8)0u);
  INST_f_reset_rsps.METH_enq();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_f_reset_rsps.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkCSR_RegFile::METH_server_reset_response_get()
{
  INST_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_rg_state___d1 = INST_rg_state.METH_read();
  DEF_CAN_FIRE_server_reset_response_get = DEF_rg_state___d1 && INST_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

tUWide MOD_mkCSR_RegFile::METH_read_csr(tUInt32 ARG_read_csr_csr_addr)
{
  tUInt8 DEF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_csr_a_ETC___d117;
  tUInt64 DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300;
  tUInt64 DEF_IF_NOT_read_csr_csr_addr_EQ_0xC00_1_18_AND_NOT_ETC___d301;
  DEF_rg_watchpoint1___d267 = INST_rg_watchpoint1.METH_read();
  DEF_rg_watch_n___d266 = INST_rg_watch_n.METH_read();
  DEF_rg_tdata3___d265 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d264 = INST_rg_tdata2.METH_read();
  DEF_rg_tselect___d262 = INST_rg_tselect.METH_read();
  DEF_rg_tdata1___d263 = INST_rg_tdata1.METH_read();
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_tval__h54627 = INST_rg_mtval.METH_read();
  DEF_next_pc__h59807 = INST_rg_mepc.METH_read();
  DEF_rg_mscratch___d255 = INST_rg_mscratch.METH_read();
  DEF_rg_satp___d235 = INST_rg_satp.METH_read();
  DEF_next_pc___1__h59816 = INST_rg_sepc.METH_read();
  DEF_tval__h50579 = INST_rg_stval.METH_read();
  DEF_rg_sscratch___d222 = INST_rg_sscratch.METH_read();
  DEF_rg_stvec___d218 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d249 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_medeleg__h57244 = INST_rg_medeleg.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_mideleg__h57245 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d257 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d224 = INST_rg_scause.METH_read();
  DEF_rg_mcounteren___d253 = INST_rg_mcounteren.METH_read();
  DEF__read_base__h24041 = (tUInt64)(DEF_rg_stvec___d218 >> 1u);
  DEF_rg_mstatus_96_BITS_25_TO_22___d243 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 22u));
  DEF__read_base__h26481 = (tUInt64)(DEF_rg_mtvec___d249 >> 1u);
  DEF__read_exc_code__h26505 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d257);
  DEF__read_exc_code__h24053 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d224);
  DEF__read_uxl__h22354 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 22u));
  DEF_rg_mstatus_96_BITS_18_TO_17___d199 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 17u));
  DEF_x_BITS_1_TO_0___h25065 = (tUInt8)((tUInt8)3u & DEF_rg_mip___d13);
  DEF_rg_stvec_18_BIT_0___d220 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d218);
  DEF_x_BITS_1_TO_0___h24037 = (tUInt8)((tUInt8)3u & DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BIT_0___d251 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d249);
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF_rg_mstatus_96_BIT_8___d201 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 8u));
  DEF__read_interrupt__h26504 = (tUInt8)(DEF_rg_mcause___d257 >> 4u);
  DEF__read_interrupt__h24052 = (tUInt8)(DEF_rg_scause___d224 >> 4u);
  DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217 = ((((((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 8u)))) << 8u) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_x_BITS_1_TO_0___h24037);
  DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221 = ((DEF__read_base__h24041 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_18_BIT_0___d220);
  DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227 = (((tUInt64)(DEF__read_interrupt__h24052)) << 63u) | (tUInt64)(DEF__read_exc_code__h24053);
  DEF__0_CONCAT_rg_medeleg_36___d237 = (tUInt64)(DEF_medeleg__h57244);
  DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234 = ((((((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 8u)))) << 8u) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_x_BITS_1_TO_0___h25065);
  DEF__0_CONCAT_rg_mideleg_38___d239 = (tUInt64)(DEF_mideleg__h57245);
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = ((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d196 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d196));
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252 = ((DEF__read_base__h26481 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_49_BIT_0___d251);
  DEF__0_CONCAT_rg_mcounteren_53___d254 = (tUInt64)(DEF_rg_mcounteren___d253);
  DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260 = (((tUInt64)(DEF__read_interrupt__h26504)) << 63u) | (tUInt64)(DEF__read_exc_code__h26505);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_csr_a_ETC___d117 = ARG_read_csr_csr_addr == 3072u || (ARG_read_csr_csr_addr == 3073u || (ARG_read_csr_csr_addr == 3074u || (ARG_read_csr_csr_addr == 256u || (ARG_read_csr_csr_addr == 258u || (ARG_read_csr_csr_addr == 259u || (ARG_read_csr_csr_addr == 260u || (ARG_read_csr_csr_addr == 261u || (ARG_read_csr_csr_addr == 262u || (ARG_read_csr_csr_addr == 320u || (ARG_read_csr_csr_addr == 321u || (ARG_read_csr_csr_addr == 322u || (ARG_read_csr_csr_addr == 323u || (ARG_read_csr_csr_addr == 324u || (ARG_read_csr_csr_addr == 384u || (ARG_read_csr_csr_addr == 770u || (ARG_read_csr_csr_addr == 771u || (ARG_read_csr_csr_addr == 3857u || (ARG_read_csr_csr_addr == 3858u || (ARG_read_csr_csr_addr == 3859u || (ARG_read_csr_csr_addr == 3860u || (ARG_read_csr_csr_addr == 768u || (ARG_read_csr_csr_addr == 769u || (ARG_read_csr_csr_addr == 772u || (ARG_read_csr_csr_addr == 773u || (ARG_read_csr_csr_addr == 774u || (ARG_read_csr_csr_addr == 832u || (ARG_read_csr_csr_addr == 833u || (ARG_read_csr_csr_addr == 834u || (ARG_read_csr_csr_addr == 835u || (ARG_read_csr_csr_addr == 836u || (ARG_read_csr_csr_addr == 2816u || (ARG_read_csr_csr_addr == 2818u || (ARG_read_csr_csr_addr == 1952u || (ARG_read_csr_csr_addr == 1953u || (ARG_read_csr_csr_addr == 1954u || (ARG_read_csr_csr_addr == 1955u || (ARG_read_csr_csr_addr == 3008u || ARG_read_csr_csr_addr == 3009u)))))))))))))))))))))))))))))))))))));
  DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = (tUInt8)255u & ((((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 4u))) << 4u) | (tUInt8)((tUInt8)3u & DEF_rg_mstatus___d196));
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210 = (((((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22354)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_18_TO_17___d199)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 12u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_96_BIT_8___d201)) << 8u)) | (tUInt64)(DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205);
  switch (ARG_read_csr_csr_addr) {
  case 2816u:
  case 3072u:
  case 3073u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_mcycle___d3;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_minstret___d10;
    break;
  case 256u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = 0llu;
    break;
  case 260u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217;
    break;
  case 261u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221;
    break;
  case 320u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_sscratch___d222;
    break;
  case 321u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_next_pc___1__h59816;
    break;
  case 322u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227;
    break;
  case 323u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_tval__h50579;
    break;
  case 324u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234;
    break;
  case 384u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_satp___d235;
    break;
  case 770u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF__0_CONCAT_rg_medeleg_36___d237;
    break;
  case 771u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF__0_CONCAT_rg_mideleg_38___d239;
    break;
  case 768u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248;
    break;
  case 769u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = 9223372036856090881llu;
    break;
  case 772u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF__0_CONCAT_rg_mie_3___d24;
    break;
  case 773u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252;
    break;
  case 774u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF__0_CONCAT_rg_mcounteren_53___d254;
    break;
  case 832u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_mscratch___d255;
    break;
  case 833u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_next_pc__h59807;
    break;
  case 834u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260;
    break;
  case 835u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_tval__h54627;
    break;
  case 836u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_old_mip_w__h14642;
    break;
  case 1952u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_tselect___d262;
    break;
  case 1953u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_tdata1___d263;
    break;
  case 1954u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_tdata2___d264;
    break;
  case 1955u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_tdata3___d265;
    break;
  case 3008u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_watch_n___d266;
    break;
  default:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300 = DEF_rg_watchpoint1___d267;
  }
  DEF_IF_NOT_read_csr_csr_addr_EQ_0xC00_1_18_AND_NOT_ETC___d301 = DEF_IF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_cs_ETC___d300;
  PORT_read_csr.build_concat(8589934591llu & ((((tUInt64)(DEF_read_csr_csr_addr_EQ_0xC00_1_OR_read_csr_csr_a_ETC___d117)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_NOT_read_csr_csr_addr_EQ_0xC00_1_18_AND_NOT_ETC___d301 >> 32u))),
			     32u,
			     33u).set_whole_word((tUInt32)(DEF_IF_NOT_read_csr_csr_addr_EQ_0xC00_1_18_AND_NOT_ETC___d301),
						 0u);
  return PORT_read_csr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr()
{
  tUInt8 PORT_RDY_read_csr;
  tUInt8 DEF_CAN_FIRE_read_csr;
  DEF_CAN_FIRE_read_csr = (tUInt8)1u;
  PORT_RDY_read_csr = DEF_CAN_FIRE_read_csr;
  return PORT_RDY_read_csr;
}

tUWide MOD_mkCSR_RegFile::METH_read_csr_port2(tUInt32 ARG_read_csr_port2_csr_addr)
{
  tUInt8 DEF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_cs_ETC___d378;
  tUInt64 DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493;
  tUInt64 DEF_IF_NOT_read_csr_port2_csr_addr_EQ_0xC00_02_79__ETC___d494;
  DEF_rg_watchpoint1___d267 = INST_rg_watchpoint1.METH_read();
  DEF_rg_watch_n___d266 = INST_rg_watch_n.METH_read();
  DEF_rg_tdata3___d265 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d264 = INST_rg_tdata2.METH_read();
  DEF_rg_tselect___d262 = INST_rg_tselect.METH_read();
  DEF_rg_tdata1___d263 = INST_rg_tdata1.METH_read();
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_tval__h54627 = INST_rg_mtval.METH_read();
  DEF_next_pc__h59807 = INST_rg_mepc.METH_read();
  DEF_rg_mscratch___d255 = INST_rg_mscratch.METH_read();
  DEF_rg_satp___d235 = INST_rg_satp.METH_read();
  DEF_next_pc___1__h59816 = INST_rg_sepc.METH_read();
  DEF_tval__h50579 = INST_rg_stval.METH_read();
  DEF_rg_sscratch___d222 = INST_rg_sscratch.METH_read();
  DEF_rg_stvec___d218 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d249 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_medeleg__h57244 = INST_rg_medeleg.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_mideleg__h57245 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d257 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d224 = INST_rg_scause.METH_read();
  DEF_rg_mcounteren___d253 = INST_rg_mcounteren.METH_read();
  DEF__read_base__h24041 = (tUInt64)(DEF_rg_stvec___d218 >> 1u);
  DEF_rg_mstatus_96_BITS_25_TO_22___d243 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 22u));
  DEF__read_base__h26481 = (tUInt64)(DEF_rg_mtvec___d249 >> 1u);
  DEF__read_exc_code__h26505 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d257);
  DEF__read_exc_code__h24053 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d224);
  DEF__read_uxl__h22354 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 22u));
  DEF_rg_mstatus_96_BITS_18_TO_17___d199 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 17u));
  DEF_x_BITS_1_TO_0___h25065 = (tUInt8)((tUInt8)3u & DEF_rg_mip___d13);
  DEF_rg_stvec_18_BIT_0___d220 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d218);
  DEF_x_BITS_1_TO_0___h24037 = (tUInt8)((tUInt8)3u & DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BIT_0___d251 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d249);
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF_rg_mstatus_96_BIT_8___d201 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 8u));
  DEF__read_interrupt__h26504 = (tUInt8)(DEF_rg_mcause___d257 >> 4u);
  DEF__read_interrupt__h24052 = (tUInt8)(DEF_rg_scause___d224 >> 4u);
  DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217 = ((((((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 8u)))) << 8u) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_x_BITS_1_TO_0___h24037);
  DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221 = ((DEF__read_base__h24041 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_18_BIT_0___d220);
  DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227 = (((tUInt64)(DEF__read_interrupt__h24052)) << 63u) | (tUInt64)(DEF__read_exc_code__h24053);
  DEF__0_CONCAT_rg_medeleg_36___d237 = (tUInt64)(DEF_medeleg__h57244);
  DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234 = ((((((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 8u)))) << 8u) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_x_BITS_1_TO_0___h25065);
  DEF__0_CONCAT_rg_mideleg_38___d239 = (tUInt64)(DEF_mideleg__h57245);
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = ((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d196 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d196));
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252 = ((DEF__read_base__h26481 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_49_BIT_0___d251);
  DEF__0_CONCAT_rg_mcounteren_53___d254 = (tUInt64)(DEF_rg_mcounteren___d253);
  DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260 = (((tUInt64)(DEF__read_interrupt__h26504)) << 63u) | (tUInt64)(DEF__read_exc_code__h26505);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_cs_ETC___d378 = ARG_read_csr_port2_csr_addr == 3072u || (ARG_read_csr_port2_csr_addr == 3073u || (ARG_read_csr_port2_csr_addr == 3074u || (ARG_read_csr_port2_csr_addr == 256u || (ARG_read_csr_port2_csr_addr == 258u || (ARG_read_csr_port2_csr_addr == 259u || (ARG_read_csr_port2_csr_addr == 260u || (ARG_read_csr_port2_csr_addr == 261u || (ARG_read_csr_port2_csr_addr == 262u || (ARG_read_csr_port2_csr_addr == 320u || (ARG_read_csr_port2_csr_addr == 321u || (ARG_read_csr_port2_csr_addr == 322u || (ARG_read_csr_port2_csr_addr == 323u || (ARG_read_csr_port2_csr_addr == 324u || (ARG_read_csr_port2_csr_addr == 384u || (ARG_read_csr_port2_csr_addr == 770u || (ARG_read_csr_port2_csr_addr == 771u || (ARG_read_csr_port2_csr_addr == 3857u || (ARG_read_csr_port2_csr_addr == 3858u || (ARG_read_csr_port2_csr_addr == 3859u || (ARG_read_csr_port2_csr_addr == 3860u || (ARG_read_csr_port2_csr_addr == 768u || (ARG_read_csr_port2_csr_addr == 769u || (ARG_read_csr_port2_csr_addr == 772u || (ARG_read_csr_port2_csr_addr == 773u || (ARG_read_csr_port2_csr_addr == 774u || (ARG_read_csr_port2_csr_addr == 832u || (ARG_read_csr_port2_csr_addr == 833u || (ARG_read_csr_port2_csr_addr == 834u || (ARG_read_csr_port2_csr_addr == 835u || (ARG_read_csr_port2_csr_addr == 836u || (ARG_read_csr_port2_csr_addr == 2816u || (ARG_read_csr_port2_csr_addr == 2818u || (ARG_read_csr_port2_csr_addr == 1952u || (ARG_read_csr_port2_csr_addr == 1953u || (ARG_read_csr_port2_csr_addr == 1954u || (ARG_read_csr_port2_csr_addr == 1955u || (ARG_read_csr_port2_csr_addr == 3008u || ARG_read_csr_port2_csr_addr == 3009u)))))))))))))))))))))))))))))))))))));
  DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = (tUInt8)255u & ((((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 4u))) << 4u) | (tUInt8)((tUInt8)3u & DEF_rg_mstatus___d196));
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210 = (((((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22354)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_18_TO_17___d199)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 12u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_96_BIT_8___d201)) << 8u)) | (tUInt64)(DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205);
  switch (ARG_read_csr_port2_csr_addr) {
  case 2816u:
  case 3072u:
  case 3073u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_mcycle___d3;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_minstret___d10;
    break;
  case 256u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = 0llu;
    break;
  case 260u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217;
    break;
  case 261u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221;
    break;
  case 320u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_sscratch___d222;
    break;
  case 321u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_next_pc___1__h59816;
    break;
  case 322u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227;
    break;
  case 323u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_tval__h50579;
    break;
  case 324u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234;
    break;
  case 384u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_satp___d235;
    break;
  case 770u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF__0_CONCAT_rg_medeleg_36___d237;
    break;
  case 771u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF__0_CONCAT_rg_mideleg_38___d239;
    break;
  case 768u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248;
    break;
  case 769u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = 9223372036856090881llu;
    break;
  case 772u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF__0_CONCAT_rg_mie_3___d24;
    break;
  case 773u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252;
    break;
  case 774u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF__0_CONCAT_rg_mcounteren_53___d254;
    break;
  case 832u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_mscratch___d255;
    break;
  case 833u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_next_pc__h59807;
    break;
  case 834u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260;
    break;
  case 835u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_tval__h54627;
    break;
  case 836u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_old_mip_w__h14642;
    break;
  case 1952u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_tselect___d262;
    break;
  case 1953u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_tdata1___d263;
    break;
  case 1954u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_tdata2___d264;
    break;
  case 1955u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_tdata3___d265;
    break;
  case 3008u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_watch_n___d266;
    break;
  default:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493 = DEF_rg_watchpoint1___d267;
  }
  DEF_IF_NOT_read_csr_port2_csr_addr_EQ_0xC00_02_79__ETC___d494 = DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_ETC___d493;
  PORT_read_csr_port2.build_concat(8589934591llu & ((((tUInt64)(DEF_read_csr_port2_csr_addr_EQ_0xC00_02_OR_read_cs_ETC___d378)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_NOT_read_csr_port2_csr_addr_EQ_0xC00_02_79__ETC___d494 >> 32u))),
				   32u,
				   33u).set_whole_word((tUInt32)(DEF_IF_NOT_read_csr_port2_csr_addr_EQ_0xC00_02_79__ETC___d494),
						       0u);
  return PORT_read_csr_port2;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_port2()
{
  tUInt8 PORT_RDY_read_csr_port2;
  tUInt8 DEF_CAN_FIRE_read_csr_port2;
  DEF_CAN_FIRE_read_csr_port2 = (tUInt8)1u;
  PORT_RDY_read_csr_port2 = DEF_CAN_FIRE_read_csr_port2;
  return PORT_RDY_read_csr_port2;
}

tUWide MOD_mkCSR_RegFile::METH_mav_read_csr(tUInt32 ARG_mav_read_csr_csr_addr)
{
  tUInt8 DEF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_read__ETC___d571;
  tUInt64 DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686;
  tUInt64 DEF_IF_NOT_mav_read_csr_csr_addr_EQ_0xC00_95_72_AN_ETC___d687;
  DEF_rg_watchpoint1___d267 = INST_rg_watchpoint1.METH_read();
  DEF_rg_watch_n___d266 = INST_rg_watch_n.METH_read();
  DEF_rg_tdata3___d265 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d264 = INST_rg_tdata2.METH_read();
  DEF_rg_tselect___d262 = INST_rg_tselect.METH_read();
  DEF_rg_tdata1___d263 = INST_rg_tdata1.METH_read();
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_tval__h54627 = INST_rg_mtval.METH_read();
  DEF_next_pc__h59807 = INST_rg_mepc.METH_read();
  DEF_rg_mscratch___d255 = INST_rg_mscratch.METH_read();
  DEF_rg_satp___d235 = INST_rg_satp.METH_read();
  DEF_next_pc___1__h59816 = INST_rg_sepc.METH_read();
  DEF_tval__h50579 = INST_rg_stval.METH_read();
  DEF_rg_sscratch___d222 = INST_rg_sscratch.METH_read();
  DEF_rg_stvec___d218 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d249 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_medeleg__h57244 = INST_rg_medeleg.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_mideleg__h57245 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d257 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d224 = INST_rg_scause.METH_read();
  DEF_rg_mcounteren___d253 = INST_rg_mcounteren.METH_read();
  DEF__read_base__h24041 = (tUInt64)(DEF_rg_stvec___d218 >> 1u);
  DEF_rg_mstatus_96_BITS_25_TO_22___d243 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 22u));
  DEF__read_base__h26481 = (tUInt64)(DEF_rg_mtvec___d249 >> 1u);
  DEF__read_exc_code__h26505 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d257);
  DEF__read_exc_code__h24053 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d224);
  DEF__read_uxl__h22354 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 22u));
  DEF_rg_mstatus_96_BITS_18_TO_17___d199 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 17u));
  DEF_x_BITS_1_TO_0___h25065 = (tUInt8)((tUInt8)3u & DEF_rg_mip___d13);
  DEF_rg_stvec_18_BIT_0___d220 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d218);
  DEF_x_BITS_1_TO_0___h24037 = (tUInt8)((tUInt8)3u & DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BIT_0___d251 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d249);
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF_rg_mstatus_96_BIT_8___d201 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 8u));
  DEF__read_interrupt__h26504 = (tUInt8)(DEF_rg_mcause___d257 >> 4u);
  DEF__read_interrupt__h24052 = (tUInt8)(DEF_rg_scause___d224 >> 4u);
  DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217 = ((((((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 8u)))) << 8u) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_x_BITS_1_TO_0___h24037);
  DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221 = ((DEF__read_base__h24041 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_18_BIT_0___d220);
  DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227 = (((tUInt64)(DEF__read_interrupt__h24052)) << 63u) | (tUInt64)(DEF__read_exc_code__h24053);
  DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234 = ((((((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 8u)))) << 8u) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_x_BITS_1_TO_0___h25065);
  DEF__0_CONCAT_rg_medeleg_36___d237 = (tUInt64)(DEF_medeleg__h57244);
  DEF__0_CONCAT_rg_mideleg_38___d239 = (tUInt64)(DEF_mideleg__h57245);
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = ((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d196 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d196));
  DEF__0_CONCAT_rg_mcounteren_53___d254 = (tUInt64)(DEF_rg_mcounteren___d253);
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252 = ((DEF__read_base__h26481 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_49_BIT_0___d251);
  DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260 = (((tUInt64)(DEF__read_interrupt__h26504)) << 63u) | (tUInt64)(DEF__read_exc_code__h26505);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = (tUInt8)255u & ((((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 4u))) << 4u) | (tUInt8)((tUInt8)3u & DEF_rg_mstatus___d196));
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210 = (((((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22354)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_18_TO_17___d199)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 12u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_96_BIT_8___d201)) << 8u)) | (tUInt64)(DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205);
  switch (ARG_mav_read_csr_csr_addr) {
  case 2816u:
  case 3072u:
  case 3073u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_mcycle___d3;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_minstret___d10;
    break;
  case 256u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = 0llu;
    break;
  case 260u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217;
    break;
  case 261u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221;
    break;
  case 320u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_sscratch___d222;
    break;
  case 321u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_next_pc___1__h59816;
    break;
  case 322u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227;
    break;
  case 323u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_tval__h50579;
    break;
  case 324u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234;
    break;
  case 384u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_satp___d235;
    break;
  case 770u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF__0_CONCAT_rg_medeleg_36___d237;
    break;
  case 771u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF__0_CONCAT_rg_mideleg_38___d239;
    break;
  case 768u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248;
    break;
  case 769u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = 9223372036856090881llu;
    break;
  case 772u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF__0_CONCAT_rg_mie_3___d24;
    break;
  case 773u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252;
    break;
  case 774u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF__0_CONCAT_rg_mcounteren_53___d254;
    break;
  case 832u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_mscratch___d255;
    break;
  case 833u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_next_pc__h59807;
    break;
  case 834u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260;
    break;
  case 835u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_tval__h54627;
    break;
  case 836u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_old_mip_w__h14642;
    break;
  case 1952u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_tselect___d262;
    break;
  case 1953u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_tdata1___d263;
    break;
  case 1954u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_tdata2___d264;
    break;
  case 1955u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_tdata3___d265;
    break;
  case 3008u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_watch_n___d266;
    break;
  default:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686 = DEF_rg_watchpoint1___d267;
  }
  DEF_IF_NOT_mav_read_csr_csr_addr_EQ_0xC00_95_72_AN_ETC___d687 = DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_re_ETC___d686;
  DEF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_read__ETC___d571 = ARG_mav_read_csr_csr_addr == 3072u || (ARG_mav_read_csr_csr_addr == 3073u || (ARG_mav_read_csr_csr_addr == 3074u || (ARG_mav_read_csr_csr_addr == 256u || (ARG_mav_read_csr_csr_addr == 258u || (ARG_mav_read_csr_csr_addr == 259u || (ARG_mav_read_csr_csr_addr == 260u || (ARG_mav_read_csr_csr_addr == 261u || (ARG_mav_read_csr_csr_addr == 262u || (ARG_mav_read_csr_csr_addr == 320u || (ARG_mav_read_csr_csr_addr == 321u || (ARG_mav_read_csr_csr_addr == 322u || (ARG_mav_read_csr_csr_addr == 323u || (ARG_mav_read_csr_csr_addr == 324u || (ARG_mav_read_csr_csr_addr == 384u || (ARG_mav_read_csr_csr_addr == 770u || (ARG_mav_read_csr_csr_addr == 771u || (ARG_mav_read_csr_csr_addr == 3857u || (ARG_mav_read_csr_csr_addr == 3858u || (ARG_mav_read_csr_csr_addr == 3859u || (ARG_mav_read_csr_csr_addr == 3860u || (ARG_mav_read_csr_csr_addr == 768u || (ARG_mav_read_csr_csr_addr == 769u || (ARG_mav_read_csr_csr_addr == 772u || (ARG_mav_read_csr_csr_addr == 773u || (ARG_mav_read_csr_csr_addr == 774u || (ARG_mav_read_csr_csr_addr == 832u || (ARG_mav_read_csr_csr_addr == 833u || (ARG_mav_read_csr_csr_addr == 834u || (ARG_mav_read_csr_csr_addr == 835u || (ARG_mav_read_csr_csr_addr == 836u || (ARG_mav_read_csr_csr_addr == 2816u || (ARG_mav_read_csr_csr_addr == 2818u || (ARG_mav_read_csr_csr_addr == 1952u || (ARG_mav_read_csr_csr_addr == 1953u || (ARG_mav_read_csr_csr_addr == 1954u || (ARG_mav_read_csr_csr_addr == 1955u || (ARG_mav_read_csr_csr_addr == 3008u || ARG_mav_read_csr_csr_addr == 3009u)))))))))))))))))))))))))))))))))))));
  PORT_mav_read_csr.build_concat(8589934591llu & ((((tUInt64)(DEF_mav_read_csr_csr_addr_EQ_0xC00_95_OR_mav_read__ETC___d571)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_NOT_mav_read_csr_csr_addr_EQ_0xC00_95_72_AN_ETC___d687 >> 32u))),
				 32u,
				 33u).set_whole_word((tUInt32)(DEF_IF_NOT_mav_read_csr_csr_addr_EQ_0xC00_95_72_AN_ETC___d687),
						     0u);
  return PORT_mav_read_csr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mav_read_csr()
{
  tUInt8 PORT_RDY_mav_read_csr;
  tUInt8 DEF_CAN_FIRE_mav_read_csr;
  DEF_CAN_FIRE_mav_read_csr = (tUInt8)1u;
  PORT_RDY_mav_read_csr = DEF_CAN_FIRE_mav_read_csr;
  return PORT_RDY_mav_read_csr;
}

void MOD_mkCSR_RegFile::METH_write_csr(tUInt32 ARG_write_csr_csr_addr, tUInt64 ARG_write_csr_word)
{
  tUInt8 DEF_write_csr_word_BIT_63_91_CONCAT_write_csr_word_ETC___d755;
  tUInt32 DEF_IF_write_csr_csr_addr_EQ_0x144_65_THEN_rg_mip__ETC___d785;
  tUInt32 DEF_IF_write_csr_csr_addr_EQ_0x104_30_THEN_rg_mie__ETC___d746;
  tUInt32 DEF_x__h43465;
  tUInt32 DEF_write_csr_word_BIT_63_91_CONCAT_IF_write_csr_c_ETC___d723;
  tUInt64 DEF_write_csr_word_BITS_63_TO_2_48_CONCAT_write_cs_ETC___d750;
  tUInt32 DEF_v__h49983;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x102_25___d726;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x103_27___d728;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x102_25_26_AND_NOT__ETC___d729;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d776;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d734;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x100_88___d724;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x143_56___d764;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x142_53___d763;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x141_52___d762;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x140_51___d761;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x106_59___d760;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x105_47___d758;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x104_30___d757;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d876;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x100_88_OR_write_csr_cs_ETC___d690;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x105___d747;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x140___d751;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x141___d752;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x142___d753;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x143___d756;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x180___d786;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x300___d689;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x302___d787;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x303___d793;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x304___d731;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x305___d795;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x306___d796;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x340___d798;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x341___d799;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x342___d800;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x343___d801;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x344___d766;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A0___d804;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A1___d805;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A2___d806;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A3___d807;
  tUInt8 DEF_write_csr_csr_addr_EQ_0xB00___d802;
  tUInt8 DEF_write_csr_csr_addr_EQ_0xB02___d803;
  tUInt8 DEF_write_csr_csr_addr_EQ_0xBC1___d808;
  tUInt8 DEF_x__h44215;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x104___d730;
  tUInt8 DEF_write_csr_word_BIT_7_13_CONCAT_0b0___d714;
  tUInt8 DEF_write_csr_word_BIT_11_36_CONCAT_0b0___d737;
  tUInt8 DEF_write_csr_word_BIT_3_16_CONCAT_0b0___d717;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x144___d765;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x100___d688;
  tUInt8 DEF_x_interrupt__h47368;
  tUInt8 DEF_write_csr_word_BITS_1_TO_0___d704;
  tUInt8 DEF_write_csr_word_BITS_5_TO_4___d701;
  tUInt8 DEF_write_csr_word_BITS_9_TO_8___d739;
  tUInt8 DEF_x__h44195;
  tUInt8 DEF_x__h44174;
  tUInt8 DEF_write_csr_word_BITS_2_TO_0___d797;
  tUInt8 DEF_x_exc_code__h47369;
  tUInt32 DEF_x__h43486;
  tUInt64 DEF_x_base__h47211;
  PORT_EN_write_csr = (tUInt8)1u;
  DEF_WILL_FIRE_write_csr = (tUInt8)1u;
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF_x__h43486 = (tUInt32)(4095u & ARG_write_csr_word);
  DEF_x_base__h47211 = (tUInt64)(ARG_write_csr_word >> 2u);
  DEF_x_exc_code__h47369 = (tUInt8)((tUInt8)15u & ARG_write_csr_word);
  DEF_write_csr_word_BITS_2_TO_0___d797 = (tUInt8)((tUInt8)7u & ARG_write_csr_word);
  DEF__read_sxl__h22353 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 24u));
  DEF_x__h22391 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 10u));
  DEF_x__h44195 = (tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 11u));
  DEF_x__h44174 = (tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 15u));
  DEF_write_csr_word_BITS_9_TO_8___d739 = (tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 8u));
  DEF_write_csr_word_BITS_1_TO_0___d704 = (tUInt8)((tUInt8)3u & ARG_write_csr_word);
  DEF_write_csr_word_BITS_5_TO_4___d701 = (tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 4u));
  DEF__read_mprv__h22360 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 16u));
  DEF_write_csr_csr_addr_EQ_0x100___d688 = ARG_write_csr_csr_addr == 256u;
  DEF_x_interrupt__h47368 = (tUInt8)(ARG_write_csr_word >> 63u);
  DEF_write_csr_csr_addr_EQ_0x144___d765 = ARG_write_csr_csr_addr == 324u;
  DEF_write_csr_word_BIT_3_16_CONCAT_0b0___d717 = (tUInt8)3u & (((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 3u))) << 1u);
  DEF_write_csr_word_BIT_11_36_CONCAT_0b0___d737 = (tUInt8)3u & (((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 11u))) << 1u);
  DEF_write_csr_word_BIT_7_13_CONCAT_0b0___d714 = (tUInt8)3u & (((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 7u))) << 1u);
  DEF_x__h44215 = (tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 8u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_write_csr_csr_addr_EQ_0x104___d730 = ARG_write_csr_csr_addr == 260u;
  DEF_write_csr_csr_addr_EQ_0xBC1___d808 = ARG_write_csr_csr_addr == 3009u;
  DEF_write_csr_csr_addr_EQ_0xB02___d803 = ARG_write_csr_csr_addr == 2818u;
  DEF_write_csr_csr_addr_EQ_0xB00___d802 = ARG_write_csr_csr_addr == 2816u;
  DEF_write_csr_csr_addr_EQ_0x7A3___d807 = ARG_write_csr_csr_addr == 1955u;
  DEF_write_csr_csr_addr_EQ_0x7A1___d805 = ARG_write_csr_csr_addr == 1953u;
  DEF_write_csr_csr_addr_EQ_0x7A2___d806 = ARG_write_csr_csr_addr == 1954u;
  DEF_write_csr_csr_addr_EQ_0x7A0___d804 = ARG_write_csr_csr_addr == 1952u;
  DEF_write_csr_csr_addr_EQ_0x344___d766 = ARG_write_csr_csr_addr == 836u;
  DEF_write_csr_csr_addr_EQ_0x343___d801 = ARG_write_csr_csr_addr == 835u;
  DEF_write_csr_csr_addr_EQ_0x342___d800 = ARG_write_csr_csr_addr == 834u;
  DEF_write_csr_csr_addr_EQ_0x340___d798 = ARG_write_csr_csr_addr == 832u;
  DEF_write_csr_csr_addr_EQ_0x341___d799 = ARG_write_csr_csr_addr == 833u;
  DEF_write_csr_csr_addr_EQ_0x306___d796 = ARG_write_csr_csr_addr == 774u;
  DEF_write_csr_csr_addr_EQ_0x304___d731 = ARG_write_csr_csr_addr == 772u;
  DEF_write_csr_csr_addr_EQ_0x305___d795 = ARG_write_csr_csr_addr == 773u;
  DEF_write_csr_csr_addr_EQ_0x303___d793 = ARG_write_csr_csr_addr == 771u;
  DEF_write_csr_csr_addr_EQ_0x300___d689 = ARG_write_csr_csr_addr == 768u;
  DEF_write_csr_csr_addr_EQ_0x302___d787 = ARG_write_csr_csr_addr == 770u;
  DEF_write_csr_csr_addr_EQ_0x180___d786 = ARG_write_csr_csr_addr == 384u;
  DEF_write_csr_csr_addr_EQ_0x143___d756 = ARG_write_csr_csr_addr == 323u;
  DEF_write_csr_csr_addr_EQ_0x142___d753 = ARG_write_csr_csr_addr == 322u;
  DEF_write_csr_csr_addr_EQ_0x141___d752 = ARG_write_csr_csr_addr == 321u;
  DEF_write_csr_csr_addr_EQ_0x105___d747 = ARG_write_csr_csr_addr == 261u;
  DEF_write_csr_csr_addr_EQ_0x140___d751 = ARG_write_csr_csr_addr == 320u;
  DEF_write_csr_csr_addr_EQ_0x100_88_OR_write_csr_cs_ETC___d690 = DEF_write_csr_csr_addr_EQ_0x100___d688 || DEF_write_csr_csr_addr_EQ_0x300___d689;
  DEF_NOT_write_csr_csr_addr_EQ_0x104_30___d757 = !DEF_write_csr_csr_addr_EQ_0x104___d730;
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  DEF_NOT_write_csr_csr_addr_EQ_0x105_47___d758 = !DEF_write_csr_csr_addr_EQ_0x105___d747;
  DEF_NOT_write_csr_csr_addr_EQ_0x106_59___d760 = !(ARG_write_csr_csr_addr == 262u);
  DEF_NOT_write_csr_csr_addr_EQ_0x140_51___d761 = !DEF_write_csr_csr_addr_EQ_0x140___d751;
  DEF_NOT_write_csr_csr_addr_EQ_0x141_52___d762 = !DEF_write_csr_csr_addr_EQ_0x141___d752;
  DEF_NOT_write_csr_csr_addr_EQ_0x142_53___d763 = !DEF_write_csr_csr_addr_EQ_0x142___d753;
  DEF_NOT_write_csr_csr_addr_EQ_0x143_56___d764 = !DEF_write_csr_csr_addr_EQ_0x143___d756;
  DEF_NOT_write_csr_csr_addr_EQ_0x100_88___d724 = !DEF_write_csr_csr_addr_EQ_0x100___d688;
  DEF_NOT_write_csr_csr_addr_EQ_0x103_27___d728 = !(ARG_write_csr_csr_addr == 259u);
  DEF_NOT_write_csr_csr_addr_EQ_0x102_25___d726 = !(ARG_write_csr_csr_addr == 258u);
  DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d876 = (DEF_NOT_write_csr_csr_addr_EQ_0x100_88___d724 && (DEF_NOT_write_csr_csr_addr_EQ_0x102_25___d726 && (DEF_NOT_write_csr_csr_addr_EQ_0x103_27___d728 && (DEF_NOT_write_csr_csr_addr_EQ_0x104_30___d757 && (DEF_NOT_write_csr_csr_addr_EQ_0x105_47___d758 && (DEF_NOT_write_csr_csr_addr_EQ_0x106_59___d760 && (DEF_NOT_write_csr_csr_addr_EQ_0x140_51___d761 && (DEF_NOT_write_csr_csr_addr_EQ_0x141_52___d762 && (DEF_NOT_write_csr_csr_addr_EQ_0x142_53___d763 && (DEF_NOT_write_csr_csr_addr_EQ_0x143_56___d764 && (!DEF_write_csr_csr_addr_EQ_0x144___d765 && (!DEF_write_csr_csr_addr_EQ_0x180___d786 && (!DEF_write_csr_csr_addr_EQ_0x302___d787 && (!DEF_write_csr_csr_addr_EQ_0x303___d793 && (!(ARG_write_csr_csr_addr == 3857u) && (!(ARG_write_csr_csr_addr == 3858u) && (!(ARG_write_csr_csr_addr == 3859u) && (!(ARG_write_csr_csr_addr == 3860u) && (!DEF_write_csr_csr_addr_EQ_0x300___d689 && (!(ARG_write_csr_csr_addr == 769u) && (!DEF_write_csr_csr_addr_EQ_0x304___d731 && (!DEF_write_csr_csr_addr_EQ_0x305___d795 && (!DEF_write_csr_csr_addr_EQ_0x306___d796 && (!DEF_write_csr_csr_addr_EQ_0x340___d798 && (!DEF_write_csr_csr_addr_EQ_0x341___d799 && (!DEF_write_csr_csr_addr_EQ_0x342___d800 && (!DEF_write_csr_csr_addr_EQ_0x343___d801 && (!DEF_write_csr_csr_addr_EQ_0x344___d766 && (!DEF_write_csr_csr_addr_EQ_0xB00___d802 && (!DEF_write_csr_csr_addr_EQ_0xB02___d803 && (!DEF_write_csr_csr_addr_EQ_0x7A0___d804 && (!DEF_write_csr_csr_addr_EQ_0x7A1___d805 && (!DEF_write_csr_csr_addr_EQ_0x7A2___d806 && (!DEF_write_csr_csr_addr_EQ_0x7A3___d807 && (!(ARG_write_csr_csr_addr == 3008u) && !DEF_write_csr_csr_addr_EQ_0xBC1___d808))))))))))))))))))))))))))))))))))) && DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18;
  DEF_NOT_write_csr_csr_addr_EQ_0x102_25_26_AND_NOT__ETC___d729 = DEF_NOT_write_csr_csr_addr_EQ_0x102_25___d726 && DEF_NOT_write_csr_csr_addr_EQ_0x103_27___d728;
  DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d734 = DEF_NOT_write_csr_csr_addr_EQ_0x100_88___d724 && (DEF_NOT_write_csr_csr_addr_EQ_0x102_25_26_AND_NOT__ETC___d729 && (DEF_write_csr_csr_addr_EQ_0x104___d730 || DEF_write_csr_csr_addr_EQ_0x304___d731));
  DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d776 = DEF_NOT_write_csr_csr_addr_EQ_0x100_88___d724 && (DEF_NOT_write_csr_csr_addr_EQ_0x102_25_26_AND_NOT__ETC___d729 && (DEF_NOT_write_csr_csr_addr_EQ_0x104_30___d757 && (DEF_NOT_write_csr_csr_addr_EQ_0x105_47___d758 && (DEF_NOT_write_csr_csr_addr_EQ_0x106_59___d760 && (DEF_NOT_write_csr_csr_addr_EQ_0x140_51___d761 && (DEF_NOT_write_csr_csr_addr_EQ_0x141_52___d762 && (DEF_NOT_write_csr_csr_addr_EQ_0x142_53___d763 && (DEF_NOT_write_csr_csr_addr_EQ_0x143_56___d764 && (DEF_write_csr_csr_addr_EQ_0x144___d765 || DEF_write_csr_csr_addr_EQ_0x344___d766)))))))));
  DEF_write_csr_word_BITS_63_TO_2_48_CONCAT_write_cs_ETC___d750 = 9223372036854775807llu & ((DEF_x_base__h47211 << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & ARG_write_csr_word)));
  DEF_write_csr_word_BIT_63_91_CONCAT_IF_write_csr_c_ETC___d723 = 134217727u & ((((tUInt32)(DEF_x_interrupt__h47368)) << 26u) | (DEF_write_csr_csr_addr_EQ_0x100___d688 ? 67108863u & (((((((((((((((tUInt32)(DEF__read_sxl__h22353)) << 24u) | (((tUInt32)((tUInt8)2u)) << 22u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_rg_mstatus___d196 >> 19u)))) << 19u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 18u)))) << 17u)) | (((tUInt32)(DEF__read_mprv__h22360)) << 16u)) | (((tUInt32)(DEF_x__h44174)) << 14u)) | (((tUInt32)((tUInt8)0u)) << 12u)) | (((tUInt32)(DEF_x__h22391)) << 10u)) | (((tUInt32)(DEF_x__h44215)) << 8u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 6u)))) << 6u)) | (((tUInt32)(DEF_write_csr_word_BITS_5_TO_4___d701)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 2u)))) << 2u)) | (tUInt32)(DEF_write_csr_word_BITS_1_TO_0___d704)) : 67108863u & (((((((((((tUInt32)((tUInt8)10u)) << 22u) | (((tUInt32)((tUInt8)((tUInt8)255u & (ARG_write_csr_word >> 15u)))) << 14u)) | (((tUInt32)((tUInt8)0u)) << 12u)) | (((tUInt32)(DEF_x__h44195)) << 10u)) | (((tUInt32)(DEF_x__h44215)) << 8u)) | (((tUInt32)(DEF_write_csr_word_BIT_7_13_CONCAT_0b0___d714)) << 6u)) | (((tUInt32)(DEF_write_csr_word_BITS_5_TO_4___d701)) << 4u)) | (((tUInt32)(DEF_write_csr_word_BIT_3_16_CONCAT_0b0___d717)) << 2u)) | (tUInt32)(DEF_write_csr_word_BITS_1_TO_0___d704))));
  DEF_x__h43465 = 65535u & (((((((tUInt32)((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 15u)))) << 15u) | (((tUInt32)((tUInt8)0u)) << 14u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)0u)) << 10u)) | (tUInt32)(1023u & ARG_write_csr_word));
  DEF_IF_write_csr_csr_addr_EQ_0x104_30_THEN_rg_mie__ETC___d746 = 4095u & ((((((((tUInt32)(DEF_write_csr_csr_addr_EQ_0x104___d730 ? (tUInt8)(DEF_rg_mie___d23 >> 10u) : DEF_write_csr_word_BIT_11_36_CONCAT_0b0___d737)) << 10u) | (((tUInt32)(DEF_write_csr_word_BITS_9_TO_8___d739)) << 8u)) | (((tUInt32)(DEF_write_csr_csr_addr_EQ_0x104___d730 ? (tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 6u)) : DEF_write_csr_word_BIT_7_13_CONCAT_0b0___d714)) << 6u)) | (((tUInt32)(DEF_write_csr_word_BITS_5_TO_4___d701)) << 4u)) | (((tUInt32)(DEF_write_csr_csr_addr_EQ_0x104___d730 ? (tUInt8)((tUInt8)3u & (DEF_rg_mie___d23 >> 2u)) : DEF_write_csr_word_BIT_3_16_CONCAT_0b0___d717)) << 2u)) | (tUInt32)(DEF_write_csr_word_BITS_1_TO_0___d704));
  DEF_IF_write_csr_csr_addr_EQ_0x144_65_THEN_rg_mip__ETC___d785 = 4095u & ((((((((tUInt32)(DEF_write_csr_csr_addr_EQ_0x144___d765 ? (tUInt8)(DEF_rg_mip___d13 >> 10u) : DEF_write_csr_word_BIT_11_36_CONCAT_0b0___d737)) << 10u) | (((tUInt32)(DEF_write_csr_word_BITS_9_TO_8___d739)) << 8u)) | (((tUInt32)(DEF_write_csr_csr_addr_EQ_0x144___d765 ? (tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 6u)) : DEF_write_csr_word_BIT_7_13_CONCAT_0b0___d714)) << 6u)) | (((tUInt32)(DEF_write_csr_word_BITS_5_TO_4___d701)) << 4u)) | (((tUInt32)(DEF_write_csr_csr_addr_EQ_0x144___d765 ? (tUInt8)((tUInt8)3u & (DEF_rg_mip___d13 >> 2u)) : DEF_write_csr_word_BIT_3_16_CONCAT_0b0___d717)) << 2u)) | (tUInt32)(DEF_write_csr_word_BITS_1_TO_0___d704));
  DEF_write_csr_word_BIT_63_91_CONCAT_write_csr_word_ETC___d755 = (tUInt8)31u & ((DEF_x_interrupt__h47368 << 4u) | DEF_x_exc_code__h47369);
  if (DEF_write_csr_csr_addr_EQ_0x100_88_OR_write_csr_cs_ETC___d690)
    INST_rg_mstatus.METH_write(DEF_write_csr_word_BIT_63_91_CONCAT_IF_write_csr_c_ETC___d723);
  if (DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d734)
    INST_rg_mie.METH_write(DEF_IF_write_csr_csr_addr_EQ_0x104_30_THEN_rg_mie__ETC___d746);
  if (DEF_write_csr_csr_addr_EQ_0x105___d747)
    INST_rg_stvec.METH_write(DEF_write_csr_word_BITS_63_TO_2_48_CONCAT_write_cs_ETC___d750);
  if (DEF_write_csr_csr_addr_EQ_0x140___d751)
    INST_rg_sscratch.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x141___d752)
    INST_rg_sepc.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x142___d753)
    INST_rg_scause.METH_write(DEF_write_csr_word_BIT_63_91_CONCAT_write_csr_word_ETC___d755);
  if (DEF_write_csr_csr_addr_EQ_0x143___d756)
    INST_rg_stval.METH_write(ARG_write_csr_word);
  if (DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d776)
    INST_rg_mip.METH_write(DEF_IF_write_csr_csr_addr_EQ_0x144_65_THEN_rg_mip__ETC___d785);
  if (DEF_write_csr_csr_addr_EQ_0x180___d786)
    INST_rg_satp.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x302___d787)
    INST_rg_medeleg.METH_write(DEF_x__h43465);
  if (DEF_write_csr_csr_addr_EQ_0x305___d795)
    INST_rg_mtvec.METH_write(DEF_write_csr_word_BITS_63_TO_2_48_CONCAT_write_cs_ETC___d750);
  if (DEF_write_csr_csr_addr_EQ_0x303___d793)
    INST_rg_mideleg.METH_write(DEF_x__h43486);
  if (DEF_write_csr_csr_addr_EQ_0x306___d796)
    INST_rg_mcounteren.METH_write(DEF_write_csr_word_BITS_2_TO_0___d797);
  if (DEF_write_csr_csr_addr_EQ_0x340___d798)
    INST_rg_mscratch.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x342___d800)
    INST_rg_mcause.METH_write(DEF_write_csr_word_BIT_63_91_CONCAT_write_csr_word_ETC___d755);
  if (DEF_write_csr_csr_addr_EQ_0x341___d799)
    INST_rg_mepc.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x343___d801)
    INST_rg_mtval.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0xB00___d802)
    INST_rw_mcycle.METH_wset(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0xB02___d803)
    INST_rw_minstret.METH_wset(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x7A0___d804)
    INST_rg_tselect.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x7A1___d805)
    INST_rg_tdata1.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0x7A2___d806)
    INST_rg_tdata2.METH_write(ARG_write_csr_word);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d876)
      DEF_v__h49989 = dollar_stime(sim_hdl);
  DEF_v__h49983 = DEF_v__h49989 / 10u;
  if (DEF_write_csr_csr_addr_EQ_0x7A3___d807)
    INST_rg_tdata3.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_EQ_0xBC1___d808)
    INST_rg_watchpoint1.METH_write(ARG_write_csr_word);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_write_csr_csr_addr_EQ_0x100_88_24_AND_NOT__ETC___d876)
      dollar_display(sim_hdl,
		     this,
		     "s,32,12,64",
		     &__str_literal_5,
		     DEF_v__h49983,
		     ARG_write_csr_csr_addr,
		     ARG_write_csr_word);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_write_csr()
{
  tUInt8 PORT_RDY_write_csr;
  tUInt8 DEF_CAN_FIRE_write_csr;
  DEF_CAN_FIRE_write_csr = (tUInt8)1u;
  PORT_RDY_write_csr = DEF_CAN_FIRE_write_csr;
  return PORT_RDY_write_csr;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_satp()
{
  tUInt64 PORT_read_satp;
  DEF_rg_satp___d235 = INST_rg_satp.METH_read();
  PORT_read_satp = DEF_rg_satp___d235;
  return PORT_read_satp;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_satp()
{
  tUInt8 PORT_RDY_read_satp;
  tUInt8 DEF_CAN_FIRE_read_satp;
  DEF_CAN_FIRE_read_satp = (tUInt8)1u;
  PORT_RDY_read_satp = DEF_CAN_FIRE_read_satp;
  return PORT_RDY_read_satp;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_mstatus()
{
  tUInt64 PORT_read_mstatus;
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_96_BITS_25_TO_22___d243 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 22u));
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = ((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d196 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d196));
  PORT_read_mstatus = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248;
  return PORT_read_mstatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_mstatus()
{
  tUInt8 PORT_RDY_read_mstatus;
  tUInt8 DEF_CAN_FIRE_read_mstatus;
  DEF_CAN_FIRE_read_mstatus = (tUInt8)1u;
  PORT_RDY_read_mstatus = DEF_CAN_FIRE_read_mstatus;
  return PORT_RDY_read_mstatus;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_sstatus()
{
  tUInt64 PORT_read_sstatus;
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF__read_uxl__h22354 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 22u));
  DEF_rg_mstatus_96_BITS_18_TO_17___d199 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 17u));
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF_rg_mstatus_96_BIT_8___d201 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 8u));
  DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = (tUInt8)255u & ((((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 4u))) << 4u) | (tUInt8)((tUInt8)3u & DEF_rg_mstatus___d196));
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210 = (((((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22354)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_18_TO_17___d199)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 12u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_96_BIT_8___d201)) << 8u)) | (tUInt64)(DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205);
  PORT_read_sstatus = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210;
  return PORT_read_sstatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_sstatus()
{
  tUInt8 PORT_RDY_read_sstatus;
  tUInt8 DEF_CAN_FIRE_read_sstatus;
  DEF_CAN_FIRE_read_sstatus = (tUInt8)1u;
  PORT_RDY_read_sstatus = DEF_CAN_FIRE_read_sstatus;
  return PORT_RDY_read_sstatus;
}

tUWide MOD_mkCSR_RegFile::METH_csr_trap_actions(tUInt8 ARG_csr_trap_actions_from_priv,
						tUInt64 ARG_csr_trap_actions_pc,
						tUInt8 ARG_csr_trap_actions_interrupt,
						tUInt8 ARG_csr_trap_actions_exc_code,
						tUInt64 ARG_csr_trap_actions_xtval)
{
  tUInt8 DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1152;
  tUInt32 DEF_rg_mstatus_96_BITS_26_TO_12_110_CONCAT_IF_IF_c_ETC___d1151;
  tUInt64 DEF_x__h58779;
  tUInt64 DEF_rg_mstatus_96_BIT_26_97_CONCAT_40960_CONCAT_rg_ETC___d998;
  tUInt64 DEF_x__h58933;
  tUInt64 DEF_vector_offset__h58322;
  tUInt32 DEF_v__h50498;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d886;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d883;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d889;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d892;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d895;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d898;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d901;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d904;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d907;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d910;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d913;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d916;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d941;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d944;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d946;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d948;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d950;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d952;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d954;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d956;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d958;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d960;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d962;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d964;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d967;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d970;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d973;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d991;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1001;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1004;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1007;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1010;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1013;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1016;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1019;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1022;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1025;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1028;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1031;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1034;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1059;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1062;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1064;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1066;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1068;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1070;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1072;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1074;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1076;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1078;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1080;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1082;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1085;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1088;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1091;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1109;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1171;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1174;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1177;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1180;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1183;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1186;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1189;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1192;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1195;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1198;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1201;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1204;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1229;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1231;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1233;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1235;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1237;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1239;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1241;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1243;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1245;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1247;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1249;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1251;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1254;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1257;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1260;
  tUInt8 DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1278;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_9_08___d926;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_8_05___d925;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_7_02___d924;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_6_99___d923;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_5_96___d922;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_4_93___d921;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_3_90___d920;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_2_87___d919;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_1_84___d918;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_0_81___d917;
  tUInt8 DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_11_14___d928;
  tUInt8 DEF_NOT_rg_scause_24_BIT_4_25___d942;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_9_026___d1044;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_8_023___d1043;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_7_020___d1042;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_6_017___d1041;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_5_014___d1040;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_4_011___d1039;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_3_008___d1038;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_2_005___d1037;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_1_002___d1036;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_0_99___d1035;
  tUInt8 DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_11_032___d1046;
  tUInt8 DEF_NOT_rg_mcause_57_BIT_4_58___d1060;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1141;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1143;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1146;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1148;
  tUInt8 DEF_NOT_csr_trap_actions_interrupt_153_AND_IF_csr__ETC___d1154;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1140;
  tUInt8 DEF_NOT_csr_trap_actions_interrupt_153_AND_NOT_IF__ETC___d1155;
  tUInt8 DEF_NOT_csr_trap_actions_interrupt___d1153;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_9_196___d1214;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_8_193___d1213;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_7_190___d1212;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_6_187___d1211;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_5_184___d1210;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_4_181___d1209;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_3_178___d1208;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_2_175___d1207;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_1_172___d1206;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_0_169___d1205;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_11_202___d1216;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_0___d1169;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_1___d1172;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_2___d1175;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_3___d1178;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_4___d1181;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_5___d1184;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_6___d1187;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_7___d1190;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_8___d1193;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_9___d1196;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_10___d1199;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_11___d1202;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_12___d1252;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_13___d1255;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_15___d1258;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_0___d881;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_1___d884;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_2___d887;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_3___d890;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_4___d893;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_5___d896;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_6___d899;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_7___d902;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_8___d905;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_9___d908;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_10___d911;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_11___d914;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_12___d965;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_13___d968;
  tUInt8 DEF_rg_scause_24_BITS_3_TO_0_26_EQ_15___d971;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_0___d999;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_1___d1002;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_2___d1005;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_3___d1008;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_4___d1011;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_5___d1014;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_6___d1017;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_7___d1020;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_8___d1023;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_9___d1026;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_10___d1029;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_11___d1032;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_12___d1083;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_13___d1086;
  tUInt8 DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_15___d1089;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1128;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1129;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1131;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1133;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1135;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1136;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1138;
  tUInt8 DEF__theResult___fst__h57258;
  tUInt8 DEF_new_mstatus_mpp__h57399;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117;
  tUInt64 DEF_x__h58384;
  tUInt64 DEF_exc_pc__h58321;
  tUInt64 DEF_exc_pc___1__h58381;
  tUInt64 DEF_x__h50447;
  tUInt8 DEF_deleg_bit___1__h57319;
  tUInt8 DEF_deleg_bit___1__h57334;
  tUInt8 DEF_n__h57651;
  tUInt8 DEF_new_mstatus_spp__h57400;
  tUInt8 DEF_status_sum__h52961;
  tUInt8 DEF_status_mxr__h52960;
  tUInt8 DEF__read_tvm__h22357;
  tUInt8 DEF__read_tw__h22356;
  tUInt8 DEF__read_tsr__h22355;
  tUInt8 DEF__read_fs__h22362;
  tUInt8 DEF_status_xs__h52963;
  tUInt8 DEF_x__h58937;
  DEF_tval__h54627 = INST_rg_mtval.METH_read();
  DEF_next_pc__h59807 = INST_rg_mepc.METH_read();
  DEF_tval__h50579 = INST_rg_stval.METH_read();
  DEF_next_pc___1__h59816 = INST_rg_sepc.METH_read();
  DEF_rg_stvec___d218 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d249 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_96_BIT_3___d1124 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 3u));
  DEF_rg_mstatus_96_BIT_0___d1121 = (tUInt8)((tUInt8)1u & DEF_rg_mstatus___d196);
  DEF_rg_mstatus_96_BIT_1___d1122 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 1u));
  DEF_rg_mstatus_96_BIT_2___d1123 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 2u));
  DEF_medeleg__h57244 = INST_rg_medeleg.METH_read();
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_rg_mcause___d257 = INST_rg_mcause.METH_read();
  DEF_mideleg__h57245 = INST_rg_mideleg.METH_read();
  DEF_rg_scause___d224 = INST_rg_scause.METH_read();
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF__read_base__h26481 = (tUInt64)(DEF_rg_mtvec___d249 >> 1u);
  DEF__read_base__h24041 = (tUInt64)(DEF_rg_stvec___d218 >> 1u);
  DEF_rg_mstatus_96_BITS_26_TO_12___d1110 = (tUInt32)(DEF_rg_mstatus___d196 >> 12u);
  DEF_rg_mstatus_96_BITS_21_TO_12___d1279 = (tUInt32)(1023u & (DEF_rg_mstatus___d196 >> 12u));
  DEF_rg_mstatus_96_BITS_25_TO_22___d243 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 22u));
  DEF__read_exc_code__h26505 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d257);
  DEF__read_uxl__h22354 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 22u));
  DEF__read_exc_code__h24053 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d224);
  DEF__read_sxl__h22353 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 24u));
  DEF_rg_mstatus_96_BITS_18_TO_17___d199 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 17u));
  DEF_status_xs__h52963 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 14u));
  DEF__read_fs__h22362 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 12u));
  DEF_x__h22391 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 10u));
  DEF_rg_stvec_18_BIT_0___d220 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d218);
  DEF_mstatus_spp__h57415 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 8u));
  DEF_rg_mtvec_49_BIT_0___d251 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d249);
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF__read_tsr__h22355 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 21u));
  DEF__read_tw__h22356 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 20u));
  DEF__read_tvm__h22357 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 19u));
  DEF_status_mxr__h52960 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 18u));
  DEF_status_sum__h52961 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 17u));
  DEF__read_mprv__h22360 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 16u));
  DEF_rg_mstatus_96_BIT_8___d201 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 8u));
  DEF_rg_mstatus_96_BIT_7___d1127 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 7u));
  DEF_rg_mstatus_96_BIT_5___d1134 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 5u));
  DEF_rg_mstatus_96_BIT_6___d1130 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 6u));
  DEF_rg_mstatus_96_BIT_4___d1137 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 4u));
  DEF__read_interrupt__h26504 = (tUInt8)(DEF_rg_mcause___d257 >> 4u);
  DEF__read_interrupt__h24052 = (tUInt8)(DEF_rg_scause___d224 >> 4u);
  DEF_deleg_bit___1__h57334 = primExtract8(1u,
					   16u,
					   (tUInt32)(DEF_medeleg__h57244),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code));
  DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221 = ((DEF__read_base__h24041 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_18_BIT_0___d220);
  DEF_deleg_bit___1__h57319 = primExtract8(1u,
					   12u,
					   (tUInt32)(DEF_mideleg__h57245),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code));
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = ((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d196 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d196));
  DEF__0_CONCAT_rg_mie_3___d24 = (tUInt64)(DEF_rg_mie___d23);
  DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252 = ((DEF__read_base__h26481 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_49_BIT_0___d251);
  DEF_old_mip_w__h14642 = (tUInt64)(DEF_rg_mip___d13);
  DEF__theResult___fst__h57258 = (ARG_csr_trap_actions_interrupt ? DEF_deleg_bit___1__h57319 : DEF_deleg_bit___1__h57334) ? (tUInt8)1u : (tUInt8)3u;
  DEF_x__h58937 = ARG_csr_trap_actions_from_priv == (tUInt8)3u ? ARG_csr_trap_actions_from_priv : DEF__theResult___fst__h57258;
  switch (DEF_x__h58937) {
  case (tUInt8)0u:
    DEF_n__h57651 = DEF_rg_mstatus_96_BIT_0___d1121;
    break;
  case (tUInt8)1u:
    DEF_n__h57651 = DEF_rg_mstatus_96_BIT_1___d1122;
    break;
  case (tUInt8)2u:
    DEF_n__h57651 = DEF_rg_mstatus_96_BIT_2___d1123;
    break;
  case (tUInt8)3u:
    DEF_n__h57651 = DEF_rg_mstatus_96_BIT_3___d1124;
    break;
  default:
    DEF_n__h57651 = (tUInt8)0u;
  }
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117 = DEF_x__h58937 == (tUInt8)3u;
  DEF_new_mstatus_spp__h57400 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117 ? DEF_mstatus_spp__h57415 : ARG_csr_trap_actions_from_priv;
  DEF_x__h58384 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117 ? DEF__read_base__h26481 : DEF__read_base__h24041;
  DEF_exc_pc__h58321 = (DEF_x__h58384 << 2u) | (tUInt64)((tUInt8)0u);
  DEF_new_mstatus_mpp__h57399 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117 ? ARG_csr_trap_actions_from_priv : DEF_x__h22391;
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1136 = DEF_x__h58937 == (tUInt8)0u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1138 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1136 ? DEF_n__h57651 : DEF_rg_mstatus_96_BIT_4___d1137;
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1133 = DEF_x__h58937 == (tUInt8)1u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1135 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1133 ? DEF_n__h57651 : DEF_rg_mstatus_96_BIT_5___d1134;
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1129 = DEF_x__h58937 == (tUInt8)2u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1131 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1129 ? DEF_n__h57651 : DEF_rg_mstatus_96_BIT_6___d1130;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_15___d1089 = DEF__read_exc_code__h26505 == (tUInt8)15u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1128 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117 ? DEF_n__h57651 : DEF_rg_mstatus_96_BIT_7___d1127;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_13___d1086 = DEF__read_exc_code__h26505 == (tUInt8)13u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_12___d1083 = DEF__read_exc_code__h26505 == (tUInt8)12u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_11___d1032 = DEF__read_exc_code__h26505 == (tUInt8)11u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_10___d1029 = DEF__read_exc_code__h26505 == (tUInt8)10u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_9___d1026 = DEF__read_exc_code__h26505 == (tUInt8)9u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_7___d1020 = DEF__read_exc_code__h26505 == (tUInt8)7u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_8___d1023 = DEF__read_exc_code__h26505 == (tUInt8)8u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_6___d1017 = DEF__read_exc_code__h26505 == (tUInt8)6u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_5___d1014 = DEF__read_exc_code__h26505 == (tUInt8)5u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_4___d1011 = DEF__read_exc_code__h26505 == (tUInt8)4u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_3___d1008 = DEF__read_exc_code__h26505 == (tUInt8)3u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_1___d1002 = DEF__read_exc_code__h26505 == (tUInt8)1u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_2___d1005 = DEF__read_exc_code__h26505 == (tUInt8)2u;
  DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_0___d999 = DEF__read_exc_code__h26505 == (tUInt8)0u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_15___d971 = DEF__read_exc_code__h24053 == (tUInt8)15u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_13___d968 = DEF__read_exc_code__h24053 == (tUInt8)13u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_12___d965 = DEF__read_exc_code__h24053 == (tUInt8)12u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_11___d914 = DEF__read_exc_code__h24053 == (tUInt8)11u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_10___d911 = DEF__read_exc_code__h24053 == (tUInt8)10u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_7___d902 = DEF__read_exc_code__h24053 == (tUInt8)7u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_9___d908 = DEF__read_exc_code__h24053 == (tUInt8)9u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_8___d905 = DEF__read_exc_code__h24053 == (tUInt8)8u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_6___d899 = DEF__read_exc_code__h24053 == (tUInt8)6u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_5___d896 = DEF__read_exc_code__h24053 == (tUInt8)5u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_4___d893 = DEF__read_exc_code__h24053 == (tUInt8)4u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_3___d890 = DEF__read_exc_code__h24053 == (tUInt8)3u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_2___d887 = DEF__read_exc_code__h24053 == (tUInt8)2u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_1___d884 = DEF__read_exc_code__h24053 == (tUInt8)1u;
  DEF_rg_scause_24_BITS_3_TO_0_26_EQ_0___d881 = DEF__read_exc_code__h24053 == (tUInt8)0u;
  DEF_csr_trap_actions_exc_code_EQ_15___d1258 = ARG_csr_trap_actions_exc_code == (tUInt8)15u;
  DEF_csr_trap_actions_exc_code_EQ_12___d1252 = ARG_csr_trap_actions_exc_code == (tUInt8)12u;
  DEF_csr_trap_actions_exc_code_EQ_13___d1255 = ARG_csr_trap_actions_exc_code == (tUInt8)13u;
  DEF_csr_trap_actions_exc_code_EQ_11___d1202 = ARG_csr_trap_actions_exc_code == (tUInt8)11u;
  DEF_csr_trap_actions_exc_code_EQ_10___d1199 = ARG_csr_trap_actions_exc_code == (tUInt8)10u;
  DEF_csr_trap_actions_exc_code_EQ_9___d1196 = ARG_csr_trap_actions_exc_code == (tUInt8)9u;
  DEF_csr_trap_actions_exc_code_EQ_8___d1193 = ARG_csr_trap_actions_exc_code == (tUInt8)8u;
  DEF_csr_trap_actions_exc_code_EQ_6___d1187 = ARG_csr_trap_actions_exc_code == (tUInt8)6u;
  DEF_csr_trap_actions_exc_code_EQ_7___d1190 = ARG_csr_trap_actions_exc_code == (tUInt8)7u;
  DEF_csr_trap_actions_exc_code_EQ_5___d1184 = ARG_csr_trap_actions_exc_code == (tUInt8)5u;
  DEF_csr_trap_actions_exc_code_EQ_4___d1181 = ARG_csr_trap_actions_exc_code == (tUInt8)4u;
  DEF_csr_trap_actions_exc_code_EQ_3___d1178 = ARG_csr_trap_actions_exc_code == (tUInt8)3u;
  DEF_csr_trap_actions_exc_code_EQ_2___d1175 = ARG_csr_trap_actions_exc_code == (tUInt8)2u;
  DEF_csr_trap_actions_exc_code_EQ_1___d1172 = ARG_csr_trap_actions_exc_code == (tUInt8)1u;
  DEF_csr_trap_actions_exc_code_EQ_0___d1169 = ARG_csr_trap_actions_exc_code == (tUInt8)0u;
  DEF_NOT_csr_trap_actions_exc_code_EQ_11_202___d1216 = !DEF_csr_trap_actions_exc_code_EQ_11___d1202;
  DEF_NOT_csr_trap_actions_exc_code_EQ_0_169___d1205 = !DEF_csr_trap_actions_exc_code_EQ_0___d1169;
  DEF_NOT_csr_trap_actions_exc_code_EQ_1_172___d1206 = !DEF_csr_trap_actions_exc_code_EQ_1___d1172;
  DEF_NOT_csr_trap_actions_exc_code_EQ_2_175___d1207 = !DEF_csr_trap_actions_exc_code_EQ_2___d1175;
  DEF_NOT_csr_trap_actions_exc_code_EQ_3_178___d1208 = !DEF_csr_trap_actions_exc_code_EQ_3___d1178;
  DEF_NOT_csr_trap_actions_exc_code_EQ_4_181___d1209 = !DEF_csr_trap_actions_exc_code_EQ_4___d1181;
  DEF_NOT_csr_trap_actions_exc_code_EQ_5_184___d1210 = !DEF_csr_trap_actions_exc_code_EQ_5___d1184;
  DEF_NOT_csr_trap_actions_exc_code_EQ_6_187___d1211 = !DEF_csr_trap_actions_exc_code_EQ_6___d1187;
  DEF_NOT_csr_trap_actions_exc_code_EQ_7_190___d1212 = !DEF_csr_trap_actions_exc_code_EQ_7___d1190;
  DEF_NOT_csr_trap_actions_exc_code_EQ_8_193___d1213 = !DEF_csr_trap_actions_exc_code_EQ_8___d1193;
  DEF_NOT_csr_trap_actions_exc_code_EQ_9_196___d1214 = !DEF_csr_trap_actions_exc_code_EQ_9___d1196;
  DEF_NOT_csr_trap_actions_interrupt___d1153 = !ARG_csr_trap_actions_interrupt;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1140 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117;
  DEF_NOT_csr_trap_actions_interrupt_153_AND_NOT_IF__ETC___d1155 = DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1140;
  DEF_NOT_csr_trap_actions_interrupt_153_AND_IF_csr__ETC___d1154 = DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1148 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1136 && DEF_rg_mstatus_96_BIT_0___d1121;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1146 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1133 && DEF_rg_mstatus_96_BIT_1___d1122;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1141 = DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1140 && DEF_rg_mstatus_96_BIT_3___d1124;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1143 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1129 && DEF_rg_mstatus_96_BIT_2___d1123;
  DEF_NOT_rg_mcause_57_BIT_4_58___d1060 = !DEF__read_interrupt__h26504;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_11_032___d1046 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_11___d1032;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_0_99___d1035 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_0___d999;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_4_011___d1039 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_4___d1011;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_1_002___d1036 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_1___d1002;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_2_005___d1037 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_2___d1005;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_3_008___d1038 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_3___d1008;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_5_014___d1040 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_5___d1014;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_6_017___d1041 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_6___d1017;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_7_020___d1042 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_7___d1020;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_9_026___d1044 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_9___d1026;
  DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_8_023___d1043 = !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_8___d1023;
  DEF_NOT_rg_scause_24_BIT_4_25___d942 = !DEF__read_interrupt__h24052;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_11_14___d928 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_11___d914;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_0_81___d917 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_0___d881;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_1_84___d918 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_1___d884;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_5_96___d922 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_5___d896;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_2_87___d919 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_2___d887;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_3_90___d920 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_3___d890;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_4_93___d921 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_4___d893;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_6_99___d923 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_6___d899;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_7_02___d924 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_7___d902;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_8_05___d925 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_8___d905;
  DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_9_08___d926 = !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_9___d908;
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1278 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && (DEF_NOT_csr_trap_actions_exc_code_EQ_0_169___d1205 && (DEF_NOT_csr_trap_actions_exc_code_EQ_1_172___d1206 && (DEF_NOT_csr_trap_actions_exc_code_EQ_2_175___d1207 && (DEF_NOT_csr_trap_actions_exc_code_EQ_3_178___d1208 && (DEF_NOT_csr_trap_actions_exc_code_EQ_4_181___d1209 && (DEF_NOT_csr_trap_actions_exc_code_EQ_5_184___d1210 && (DEF_NOT_csr_trap_actions_exc_code_EQ_6_187___d1211 && (DEF_NOT_csr_trap_actions_exc_code_EQ_7_190___d1212 && (DEF_NOT_csr_trap_actions_exc_code_EQ_8_193___d1213 && (DEF_NOT_csr_trap_actions_exc_code_EQ_9_196___d1214 && (DEF_NOT_csr_trap_actions_exc_code_EQ_11_202___d1216 && (!DEF_csr_trap_actions_exc_code_EQ_12___d1252 && (!DEF_csr_trap_actions_exc_code_EQ_13___d1255 && !DEF_csr_trap_actions_exc_code_EQ_15___d1258))))))))))))));
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1260 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_15___d1258);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1257 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_13___d1255);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1249 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_9___d1196);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1254 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_12___d1252);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1251 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_11___d1202);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1247 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_8___d1193);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1245 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_7___d1190);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1243 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_6___d1187);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1241 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_5___d1184);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1239 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_4___d1181);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1237 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_3___d1178);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1231 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_0___d1169);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1235 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_2___d1175);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1233 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_csr_trap_actions_interrupt___d1153 && DEF_csr_trap_actions_exc_code_EQ_1___d1172);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1229 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && (DEF_NOT_csr_trap_actions_exc_code_EQ_0_169___d1205 && (DEF_NOT_csr_trap_actions_exc_code_EQ_1_172___d1206 && (DEF_NOT_csr_trap_actions_exc_code_EQ_2_175___d1207 && (DEF_NOT_csr_trap_actions_exc_code_EQ_3_178___d1208 && (DEF_NOT_csr_trap_actions_exc_code_EQ_4_181___d1209 && (DEF_NOT_csr_trap_actions_exc_code_EQ_5_184___d1210 && (DEF_NOT_csr_trap_actions_exc_code_EQ_6_187___d1211 && (DEF_NOT_csr_trap_actions_exc_code_EQ_7_190___d1212 && (DEF_NOT_csr_trap_actions_exc_code_EQ_8_193___d1213 && (DEF_NOT_csr_trap_actions_exc_code_EQ_9_196___d1214 && (!DEF_csr_trap_actions_exc_code_EQ_10___d1199 && DEF_NOT_csr_trap_actions_exc_code_EQ_11_202___d1216))))))))))));
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1204 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_11___d1202);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1201 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_10___d1199);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1198 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_9___d1196);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1195 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_8___d1193);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1192 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_7___d1190);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1189 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_6___d1187);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1186 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_5___d1184);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1183 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_4___d1181);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1180 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_3___d1178);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1177 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_2___d1175);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1174 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_1___d1172);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1171 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_0___d1169);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1109 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_0_99___d1035 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_1_002___d1036 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_2_005___d1037 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_3_008___d1038 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_4_011___d1039 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_5_014___d1040 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_6_017___d1041 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_7_020___d1042 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_8_023___d1043 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_9_026___d1044 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_11_032___d1046 && (!DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_12___d1083 && (!DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_13___d1086 && !DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_15___d1089))))))))))))));
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1091 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_15___d1089);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1082 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_11___d1032);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1088 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_13___d1086);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1085 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_12___d1083);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1080 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_9___d1026);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1078 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_8___d1023);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1076 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_7___d1020);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1074 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_6___d1017);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1072 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_5___d1014);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1070 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_4___d1011);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1068 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_3___d1008);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1059 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_0_99___d1035 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_1_002___d1036 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_2_005___d1037 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_3_008___d1038 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_4_011___d1039 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_5_014___d1040 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_6_017___d1041 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_7_020___d1042 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_8_023___d1043 && (DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_9_026___d1044 && (!DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_10___d1029 && DEF_NOT_rg_mcause_57_BITS_3_TO_0_59_EQ_11_032___d1046))))))))))));
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1066 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_2___d1005);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1064 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_1___d1002);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1062 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_mcause_57_BIT_4_58___d1060 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_0___d999);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1034 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_11___d1032);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1031 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_10___d1029);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1028 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_9___d1026);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1022 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_7___d1020);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1025 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_8___d1023);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1019 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_6___d1017);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1016 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_5___d1014);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1013 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_4___d1011);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1001 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_0___d999);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1010 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_3___d1008);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1007 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_2___d1005);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1004 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h26504 && DEF_rg_mcause_57_BITS_3_TO_0_59_EQ_1___d1002);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d991 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_0_81___d917 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_1_84___d918 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_2_87___d919 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_3_90___d920 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_4_93___d921 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_5_96___d922 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_6_99___d923 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_7_02___d924 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_8_05___d925 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_9_08___d926 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_11_14___d928 && (!DEF_rg_scause_24_BITS_3_TO_0_26_EQ_12___d965 && (!DEF_rg_scause_24_BITS_3_TO_0_26_EQ_13___d968 && !DEF_rg_scause_24_BITS_3_TO_0_26_EQ_15___d971))))))))))))));
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d973 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_15___d971);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d970 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_13___d968);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d964 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_11___d914);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d967 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_12___d965);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d962 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_9___d908);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d960 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_8___d905);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d958 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_7___d902);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d956 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_6___d899);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d954 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_5___d896);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d950 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_3___d890);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d952 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_4___d893);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d948 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_2___d887);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d946 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_1___d884);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d944 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF_NOT_rg_scause_24_BIT_4_25___d942 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_0___d881);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d941 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_0_81___d917 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_1_84___d918 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_2_87___d919 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_3_90___d920 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_4_93___d921 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_5_96___d922 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_6_99___d923 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_7_02___d924 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_8_05___d925 && (DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_9_08___d926 && (!DEF_rg_scause_24_BITS_3_TO_0_26_EQ_10___d911 && DEF_NOT_rg_scause_24_BITS_3_TO_0_26_EQ_11_14___d928))))))))))));
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d913 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_10___d911);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d916 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_11___d914);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d910 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_9___d908);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d907 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_8___d905);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d904 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_7___d902);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d892 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_3___d890);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d901 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_6___d899);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d898 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_5___d896);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d895 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_4___d893);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d889 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_2___d887);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d883 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_0___d881);
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d886 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 && (DEF__read_interrupt__h24052 && DEF_rg_scause_24_BITS_3_TO_0_26_EQ_1___d884);
  DEF_vector_offset__h58322 = (((tUInt64)(ARG_csr_trap_actions_exc_code)) << 2u) | (tUInt64)((tUInt8)0u);
  DEF_exc_pc___1__h58381 = DEF_exc_pc__h58321 + DEF_vector_offset__h58322;
  DEF_x__h50447 = ARG_csr_trap_actions_interrupt && (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117 ? DEF_rg_mtvec_49_BIT_0___d251 : DEF_rg_stvec_18_BIT_0___d220) ? DEF_exc_pc___1__h58381 : DEF_exc_pc__h58321;
  DEF_x__h58933 = (((tUInt64)(ARG_csr_trap_actions_interrupt)) << 63u) | (tUInt64)(ARG_csr_trap_actions_exc_code);
  DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290.set_bits_in_word((tUInt8)(DEF_x__h58933 >> 62u),
										  2u,
										  0u,
										  2u).set_whole_word((tUInt32)(DEF_x__h58933 >> 30u),
												     1u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h58933)) << 2u) | (tUInt32)(DEF_x__h58937),
															0u);
  DEF_rg_mstatus_96_BITS_26_TO_12_110_CONCAT_IF_IF_c_ETC___d1151 = 134217727u & (((((((((((DEF_rg_mstatus_96_BITS_26_TO_12___d1110 << 12u) | (((tUInt32)(DEF_new_mstatus_mpp__h57399)) << 10u)) | (((tUInt32)(DEF_new_mstatus_spp__h57400)) << 8u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1128)) << 7u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1131)) << 6u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1135)) << 5u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1138)) << 4u)) | (((tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1141)) << 3u)) | (((tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1143)) << 2u)) | (((tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1146)) << 1u)) | (tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1148));
  DEF_x__h58779 = (((((((((((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_21_TO_12___d1279)) << 13u)) | (((tUInt64)(DEF_new_mstatus_mpp__h57399)) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)((tUInt8)((tUInt8)1u & DEF_new_mstatus_spp__h57400))) << 8u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1128)) << 7u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1131)) << 6u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1135)) << 5u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1138)) << 4u)) | (((tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1141)) << 3u)) | (((tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1143)) << 2u)) | (((tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1146)) << 1u)) | (tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1148);
  PORT_csr_trap_actions.set_bits_in_word((tUInt8)(DEF_x__h50447 >> 62u),
					 6u,
					 0u,
					 2u).set_whole_word((tUInt32)(DEF_x__h50447 >> 30u),
							    5u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h50447)) << 2u) | (tUInt32)((tUInt8)(DEF_x__h58779 >> 62u)),
									       4u).set_whole_word((tUInt32)(DEF_x__h58779 >> 30u),
												  3u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h58779)) << 2u) | (tUInt32)(DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290.get_bits_in_word8(2u,
																																   0u,
																																   2u)),
														     2u).set_whole_word(DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290.get_whole_word(1u),
																	1u).set_whole_word(DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290.get_whole_word(0u),
																			   0u);
  DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = (tUInt8)255u & ((((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 4u))) << 4u) | (tUInt8)((tUInt8)3u & DEF_rg_mstatus___d196));
  DEF_rg_mstatus_96_BIT_26_97_CONCAT_40960_CONCAT_rg_ETC___d998 = (((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (40960llu << 20u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_18_TO_17___d199)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)(DEF_status_xs__h52963)) << 15u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)((tUInt8)((tUInt8)1u & (DEF_rg_mstatus_96_BIT_8___d201 ? (tUInt8)1u : (tUInt8)0u)))) << 8u)) | (tUInt64)(DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205);
  DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1152 = (tUInt8)31u & ((ARG_csr_trap_actions_interrupt << 4u) | ARG_csr_trap_actions_exc_code);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      DEF_v__h50504 = dollar_stime(sim_hdl);
  DEF_v__h50498 = DEF_v__h50504 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_6, DEF_v__h50498);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl,
		     this,
		     "s,2,64,1,4,64",
		     &__str_literal_7,
		     ARG_csr_trap_actions_from_priv,
		     ARG_csr_trap_actions_pc,
		     ARG_csr_trap_actions_interrupt,
		     ARG_csr_trap_actions_exc_code,
		     ARG_csr_trap_actions_xtval);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_8, (tUInt8)1u);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_9, DEF_old_mip_w__h14642);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_10, DEF__0_CONCAT_rg_mie_3___d24);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,16", &__str_literal_11, 0u);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,12", &__str_literal_12, 0u);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d883)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d886)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d889)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d892)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d895)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d898)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d901)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d904)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d907)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d910)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d913)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d916)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_sca_ETC___d941)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_26, DEF__read_exc_code__h24053);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d944)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d946)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d948)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d950)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d952)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d954)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d956)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d958)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d960)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d962)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d964)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d967)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d970)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d973)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d991)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_41, DEF__read_exc_code__h24053);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_44,
		   DEF_rg_mstatus_96_BIT_26_97_CONCAT_40960_CONCAT_rg_ETC___d998);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_45,
		   DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_46, DEF_next_pc___1__h59816);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_47, DEF_tval__h50579);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_8, (tUInt8)3u);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_9, DEF_old_mip_w__h14642);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_10, DEF__0_CONCAT_rg_mie_3___d24);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,16", &__str_literal_11, DEF_medeleg__h57244);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,12", &__str_literal_12, DEF_mideleg__h57245);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1001)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1004)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1007)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1010)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1013)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1016)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1019)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1022)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1025)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1028)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1031)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1034)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_rg_mca_ETC___d1059)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_26, DEF__read_exc_code__h26505);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1062)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1064)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1066)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1068)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1070)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1072)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1074)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1076)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1078)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1080)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1082)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1085)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1088)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1091)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_rg_ETC___d1109)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_41, DEF__read_exc_code__h26505);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_44,
		   DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_45,
		   DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_46, DEF_next_pc__h59807);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_47, DEF_tval__h54627);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
  }
  INST_rg_mstatus.METH_write(DEF_rg_mstatus_96_BITS_26_TO_12_110_CONCAT_IF_IF_c_ETC___d1151);
  if (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117)
    INST_rg_mepc.METH_write(ARG_csr_trap_actions_pc);
  if (DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1140)
    INST_rg_sepc.METH_write(ARG_csr_trap_actions_pc);
  if (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_111_THEN_ETC___d1117)
    INST_rg_mcause.METH_write(DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1152);
  if (DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1140)
    INST_rg_scause.METH_write(DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1152);
  if (DEF_NOT_csr_trap_actions_interrupt_153_AND_NOT_IF__ETC___d1155)
    INST_rg_stval.METH_write(ARG_csr_trap_actions_xtval);
  if (DEF_NOT_csr_trap_actions_interrupt_153_AND_IF_csr__ETC___d1154)
    INST_rg_mtval.METH_write(ARG_csr_trap_actions_xtval);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_48, DEF_x__h50447);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s,1", &__str_literal_50, &__str_literal_51, DEF__read_sd__h22352);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_52, DEF__read_sxl__h22353);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_53, DEF__read_uxl__h22354);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_54, DEF__read_tsr__h22355);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_55, DEF__read_tw__h22356);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_56, DEF__read_tvm__h22357);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_57, DEF_status_mxr__h52960);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_58, DEF_status_sum__h52961);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_59, DEF__read_mprv__h22360);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_60, DEF_status_xs__h52963);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_61, DEF__read_fs__h22362);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_62, DEF_new_mstatus_mpp__h57399);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_63, DEF_new_mstatus_spp__h57400);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,1",
		   &__str_literal_64,
		   DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1128,
		   DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1135,
		   DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_111_T_ETC___d1138);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,1",
		   &__str_literal_65,
		   DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1141,
		   DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1146,
		   DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_111__ETC___d1148);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_66);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1171)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1174)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1177)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1180)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1183)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1186)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1189)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1192)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1195)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1198)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1201)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1204)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_csr_tr_ETC___d1229)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_26, ARG_csr_trap_actions_exc_code);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1231)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1233)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1235)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1237)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1239)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1241)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1245)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1247)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1249)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1251)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1254)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1257)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1260)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7_8_AND_NOT_cs_ETC___d1278)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_41, ARG_csr_trap_actions_exc_code);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_68, DEF_x__h58937);
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
  }
  return PORT_csr_trap_actions;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_trap_actions()
{
  tUInt8 DEF_CAN_FIRE_csr_trap_actions;
  tUInt8 PORT_RDY_csr_trap_actions;
  DEF_CAN_FIRE_csr_trap_actions = (tUInt8)1u;
  PORT_RDY_csr_trap_actions = DEF_CAN_FIRE_csr_trap_actions;
  return PORT_RDY_csr_trap_actions;
}

tUWide MOD_mkCSR_RegFile::METH_csr_ret_actions(tUInt8 ARG_csr_ret_actions_from_priv)
{
  tUInt32 DEF_rg_mstatus_96_BITS_26_TO_12_110_CONCAT_IF_csr__ETC___d1312;
  tUInt64 DEF_x__h59828;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b11_291_OR_rg_ms_ETC___d1294;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b10_295_OR_rg_ms_ETC___d1296;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b1_298_OR_rg_mst_ETC___d1299;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b0_300_OR_rg_mst_ETC___d1301;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b11_291_THEN__ETC___d1305;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b10___d1295;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b10_295_THEN__ETC___d1306;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b1___d1298;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b1_298_THEN_S_ETC___d1308;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b0___d1300;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b0_300_THEN_S_ETC___d1309;
  tUInt8 DEF_x__h59825;
  tUInt8 DEF_x__h59080;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b11___d1291;
  tUInt64 DEF_x__h58953;
  tUInt8 DEF_n__h59641;
  tUInt8 DEF_x__h59082;
  DEF_next_pc__h59807 = INST_rg_mepc.METH_read();
  DEF_next_pc___1__h59816 = INST_rg_sepc.METH_read();
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_96_BIT_3___d1124 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 3u));
  DEF_rg_mstatus_96_BIT_0___d1121 = (tUInt8)((tUInt8)1u & DEF_rg_mstatus___d196);
  DEF_rg_mstatus_96_BIT_1___d1122 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 1u));
  DEF_rg_mstatus_96_BITS_26_TO_12___d1110 = (tUInt32)(DEF_rg_mstatus___d196 >> 12u);
  DEF_rg_mstatus_96_BIT_2___d1123 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 2u));
  DEF_rg_mstatus_96_BITS_21_TO_12___d1279 = (tUInt32)(1023u & (DEF_rg_mstatus___d196 >> 12u));
  DEF_rg_mstatus_96_BITS_25_TO_22___d243 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d196 >> 22u));
  DEF_mstatus_spp__h57415 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 8u));
  DEF_x__h22391 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d196 >> 10u));
  DEF__read_sd__h22352 = (tUInt8)(DEF_rg_mstatus___d196 >> 26u);
  DEF_rg_mstatus_96_BIT_7___d1127 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 7u));
  DEF_rg_mstatus_96_BIT_6___d1130 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 6u));
  DEF_rg_mstatus_96_BIT_4___d1137 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 4u));
  DEF_rg_mstatus_96_BIT_5___d1134 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 5u));
  switch (ARG_csr_ret_actions_from_priv) {
  case (tUInt8)0u:
    DEF_n__h59641 = DEF_rg_mstatus_96_BIT_4___d1137;
    break;
  case (tUInt8)1u:
    DEF_n__h59641 = DEF_rg_mstatus_96_BIT_5___d1134;
    break;
  case (tUInt8)2u:
    DEF_n__h59641 = DEF_rg_mstatus_96_BIT_6___d1130;
    break;
  case (tUInt8)3u:
    DEF_n__h59641 = DEF_rg_mstatus_96_BIT_7___d1127;
    break;
  default:
    DEF_n__h59641 = (tUInt8)0u;
  }
  DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 = ARG_csr_ret_actions_from_priv == (tUInt8)3u;
  DEF_x__h59082 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 ? DEF_mstatus_spp__h57415 : (tUInt8)0u;
  DEF_x__h58953 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 ? DEF_next_pc__h59807 : DEF_next_pc___1__h59816;
  DEF_x__h59080 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 ? (tUInt8)0u : DEF_x__h22391;
  DEF_x__h59825 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 ? DEF_x__h22391 : DEF_mstatus_spp__h57415;
  DEF_csr_ret_actions_from_priv_EQ_0b0___d1300 = ARG_csr_ret_actions_from_priv == (tUInt8)0u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b0_300_THEN_S_ETC___d1309 = DEF_csr_ret_actions_from_priv_EQ_0b0___d1300 ? DEF_n__h59641 : DEF_rg_mstatus_96_BIT_0___d1121;
  DEF_csr_ret_actions_from_priv_EQ_0b1___d1298 = ARG_csr_ret_actions_from_priv == (tUInt8)1u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b1_298_THEN_S_ETC___d1308 = DEF_csr_ret_actions_from_priv_EQ_0b1___d1298 ? DEF_n__h59641 : DEF_rg_mstatus_96_BIT_1___d1122;
  DEF_csr_ret_actions_from_priv_EQ_0b10___d1295 = ARG_csr_ret_actions_from_priv == (tUInt8)2u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b10_295_THEN__ETC___d1306 = DEF_csr_ret_actions_from_priv_EQ_0b10___d1295 ? DEF_n__h59641 : DEF_rg_mstatus_96_BIT_2___d1123;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_291_THEN__ETC___d1305 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 ? DEF_n__h59641 : DEF_rg_mstatus_96_BIT_3___d1124;
  DEF_csr_ret_actions_from_priv_EQ_0b0_300_OR_rg_mst_ETC___d1301 = DEF_csr_ret_actions_from_priv_EQ_0b0___d1300 || DEF_rg_mstatus_96_BIT_4___d1137;
  DEF_csr_ret_actions_from_priv_EQ_0b1_298_OR_rg_mst_ETC___d1299 = DEF_csr_ret_actions_from_priv_EQ_0b1___d1298 || DEF_rg_mstatus_96_BIT_5___d1134;
  DEF_csr_ret_actions_from_priv_EQ_0b10_295_OR_rg_ms_ETC___d1296 = DEF_csr_ret_actions_from_priv_EQ_0b10___d1295 || DEF_rg_mstatus_96_BIT_6___d1130;
  DEF_csr_ret_actions_from_priv_EQ_0b11_291_OR_rg_ms_ETC___d1294 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1291 || DEF_rg_mstatus_96_BIT_7___d1127;
  DEF_x__h59828 = (((((((((((((((((tUInt64)(DEF__read_sd__h22352)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_25_TO_22___d243)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)(DEF_rg_mstatus_96_BITS_21_TO_12___d1279)) << 13u)) | (((tUInt64)(DEF_x__h59080)) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)((tUInt8)((tUInt8)1u & DEF_x__h59082))) << 8u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b11_291_OR_rg_ms_ETC___d1294)) << 7u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b10_295_OR_rg_ms_ETC___d1296)) << 6u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b1_298_OR_rg_mst_ETC___d1299)) << 5u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b0_300_OR_rg_mst_ETC___d1301)) << 4u)) | (((tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_291_THEN__ETC___d1305)) << 3u)) | (((tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b10_295_THEN__ETC___d1306)) << 2u)) | (((tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b1_298_THEN_S_ETC___d1308)) << 1u)) | (tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b0_300_THEN_S_ETC___d1309);
  PORT_csr_ret_actions.set_bits_in_word((tUInt8)(DEF_x__h58953 >> 62u),
					4u,
					0u,
					2u).set_whole_word((tUInt32)(DEF_x__h58953 >> 30u),
							   3u).build_concat(((((tUInt64)((tUInt32)(1073741823u & DEF_x__h58953))) << 34u) | (((tUInt64)(DEF_x__h59825)) << 32u)) | (tUInt64)((tUInt32)(DEF_x__h59828 >> 32u)),
									    32u,
									    64u).set_whole_word((tUInt32)(DEF_x__h59828),
												0u);
  DEF_rg_mstatus_96_BITS_26_TO_12_110_CONCAT_IF_csr__ETC___d1312 = 134217727u & (((((((((((DEF_rg_mstatus_96_BITS_26_TO_12___d1110 << 12u) | (((tUInt32)(DEF_x__h59080)) << 10u)) | (((tUInt32)(DEF_x__h59082)) << 8u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b11_291_OR_rg_ms_ETC___d1294)) << 7u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b10_295_OR_rg_ms_ETC___d1296)) << 6u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b1_298_OR_rg_mst_ETC___d1299)) << 5u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b0_300_OR_rg_mst_ETC___d1301)) << 4u)) | (((tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_291_THEN__ETC___d1305)) << 3u)) | (((tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b10_295_THEN__ETC___d1306)) << 2u)) | (((tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b1_298_THEN_S_ETC___d1308)) << 1u)) | (tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b0_300_THEN_S_ETC___d1309));
  INST_rg_mstatus.METH_write(DEF_rg_mstatus_96_BITS_26_TO_12_110_CONCAT_IF_csr__ETC___d1312);
  return PORT_csr_ret_actions;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_ret_actions()
{
  tUInt8 DEF_CAN_FIRE_csr_ret_actions;
  tUInt8 PORT_RDY_csr_ret_actions;
  DEF_CAN_FIRE_csr_ret_actions = (tUInt8)1u;
  PORT_RDY_csr_ret_actions = DEF_CAN_FIRE_csr_ret_actions;
  return PORT_RDY_csr_ret_actions;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_minstret()
{
  tUInt64 PORT_read_csr_minstret;
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  PORT_read_csr_minstret = DEF_rg_minstret___d10;
  return PORT_read_csr_minstret;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_minstret()
{
  tUInt8 PORT_RDY_read_csr_minstret;
  tUInt8 DEF_CAN_FIRE_read_csr_minstret;
  DEF_CAN_FIRE_read_csr_minstret = (tUInt8)1u;
  PORT_RDY_read_csr_minstret = DEF_CAN_FIRE_read_csr_minstret;
  return PORT_RDY_read_csr_minstret;
}

void MOD_mkCSR_RegFile::METH_csr_minstret_incr()
{
  INST_pw_minstret_incr.METH_wset();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_minstret_incr()
{
  tUInt8 PORT_RDY_csr_minstret_incr;
  tUInt8 DEF_CAN_FIRE_csr_minstret_incr;
  DEF_CAN_FIRE_csr_minstret_incr = (tUInt8)1u;
  PORT_RDY_csr_minstret_incr = DEF_CAN_FIRE_csr_minstret_incr;
  return PORT_RDY_csr_minstret_incr;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_mcycle()
{
  tUInt64 PORT_read_csr_mcycle;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  PORT_read_csr_mcycle = DEF_rg_mcycle___d3;
  return PORT_read_csr_mcycle;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mcycle()
{
  tUInt8 PORT_RDY_read_csr_mcycle;
  tUInt8 DEF_CAN_FIRE_read_csr_mcycle;
  DEF_CAN_FIRE_read_csr_mcycle = (tUInt8)1u;
  PORT_RDY_read_csr_mcycle = DEF_CAN_FIRE_read_csr_mcycle;
  return PORT_RDY_read_csr_mcycle;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_mtime()
{
  tUInt64 PORT_read_csr_mtime;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  PORT_read_csr_mtime = DEF_rg_mcycle___d3;
  return PORT_read_csr_mtime;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mtime()
{
  tUInt8 PORT_RDY_read_csr_mtime;
  tUInt8 DEF_CAN_FIRE_read_csr_mtime;
  DEF_CAN_FIRE_read_csr_mtime = (tUInt8)1u;
  PORT_RDY_read_csr_mtime = DEF_CAN_FIRE_read_csr_mtime;
  return PORT_RDY_read_csr_mtime;
}

tUInt8 MOD_mkCSR_RegFile::METH_read_csr_mcounteren()
{
  tUInt8 PORT_read_csr_mcounteren;
  DEF_rg_mcounteren___d253 = INST_rg_mcounteren.METH_read();
  PORT_read_csr_mcounteren = DEF_rg_mcounteren___d253;
  return PORT_read_csr_mcounteren;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mcounteren()
{
  tUInt8 PORT_RDY_read_csr_mcounteren;
  tUInt8 DEF_CAN_FIRE_read_csr_mcounteren;
  DEF_CAN_FIRE_read_csr_mcounteren = (tUInt8)1u;
  PORT_RDY_read_csr_mcounteren = DEF_CAN_FIRE_read_csr_mcounteren;
  return PORT_RDY_read_csr_mcounteren;
}

void MOD_mkCSR_RegFile::METH_external_interrupt_req()
{
  tUInt32 DEF_v__h60042;
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  INST_rg_ei_requested.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      DEF_v__h60048 = dollar_stime(sim_hdl);
  DEF_v__h60042 = DEF_v__h60048 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_69, DEF_v__h60042);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_external_interrupt_req()
{
  tUInt8 PORT_RDY_external_interrupt_req;
  tUInt8 DEF_CAN_FIRE_external_interrupt_req;
  DEF_CAN_FIRE_external_interrupt_req = (tUInt8)1u;
  PORT_RDY_external_interrupt_req = DEF_CAN_FIRE_external_interrupt_req;
  return PORT_RDY_external_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_timer_interrupt_req(tUInt8 ARG_timer_interrupt_req_set_not_clear)
{
  INST_f_ti_reqs.METH_enq(ARG_timer_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_timer_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_timer_interrupt_req;
  tUInt8 PORT_RDY_timer_interrupt_req;
  DEF_CAN_FIRE_timer_interrupt_req = INST_f_ti_reqs.METH_i_notFull();
  PORT_RDY_timer_interrupt_req = DEF_CAN_FIRE_timer_interrupt_req;
  return PORT_RDY_timer_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_software_interrupt_req()
{
  tUInt32 DEF_v__h60137;
  DEF_x__h58330 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = !(DEF_x__h58330 <= (tUInt8)1u);
  INST_rg_si_requested.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      DEF_v__h60143 = dollar_stime(sim_hdl);
  DEF_v__h60137 = DEF_v__h60143 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_70, DEF_v__h60137);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_software_interrupt_req()
{
  tUInt8 PORT_RDY_software_interrupt_req;
  tUInt8 DEF_CAN_FIRE_software_interrupt_req;
  DEF_CAN_FIRE_software_interrupt_req = (tUInt8)1u;
  PORT_RDY_software_interrupt_req = DEF_CAN_FIRE_software_interrupt_req;
  return PORT_RDY_software_interrupt_req;
}

tUInt8 MOD_mkCSR_RegFile::METH_interrupt_pending(tUInt8 ARG_interrupt_pending_cur_priv)
{
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1329;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1350;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1360;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1351;
  tUInt8 DEF_exc_code_u__h60189;
  tUInt8 DEF_exc_code_s__h60188;
  tUInt8 DEF_exc_code_m__h60187;
  tUInt8 DEF_IF_NOT_interrupt_pending_cur_priv_EQ_0b11_328__ETC___d1406;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_0___d1346;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_1___d1340;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_3___d1334;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8___d1343;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9___d1337;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_11___d1331;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1348;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8_343_OR_rg_mip__ETC___d1347;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1342;
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9_337_OR_rg_mip__ETC___d1341;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1336;
  tUInt8 PORT_interrupt_pending;
  DEF_rg_mstatus___d196 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_96_BIT_3___d1124 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 3u));
  DEF_rg_mstatus_96_BIT_0___d1121 = (tUInt8)((tUInt8)1u & DEF_rg_mstatus___d196);
  DEF_rg_mstatus_96_BIT_1___d1122 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d196 >> 1u));
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_rg_mip_3_AND_rg_mie_3___d1330 = DEF_rg_mip___d13 & DEF_rg_mie___d23;
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_11___d1331 = (tUInt8)(DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 11u);
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9___d1337 = (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 9u));
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8___d1343 = (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 8u));
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_3___d1334 = (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 3u));
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_1___d1340 = (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 1u));
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9_337_OR_rg_mip__ETC___d1341 = (DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9___d1337 || (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 5u))) || DEF_rg_mip_3_AND_rg_mie_3_330_BIT_1___d1340;
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_0___d1346 = (tUInt8)((tUInt8)1u & DEF_rg_mip_3_AND_rg_mie_3___d1330);
  DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8_343_OR_rg_mip__ETC___d1347 = (DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8___d1343 || (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 4u))) || DEF_rg_mip_3_AND_rg_mie_3_330_BIT_0___d1346;
  DEF_exc_code_m__h60187 = DEF_rg_mip_3_AND_rg_mie_3_330_BIT_11___d1331 ? (tUInt8)11u : (DEF_rg_mip_3_AND_rg_mie_3_330_BIT_3___d1334 ? (tUInt8)3u : (tUInt8)7u);
  DEF_exc_code_s__h60188 = DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9___d1337 ? (tUInt8)9u : (DEF_rg_mip_3_AND_rg_mie_3_330_BIT_1___d1340 ? (tUInt8)1u : (tUInt8)5u);
  DEF_exc_code_u__h60189 = DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8___d1343 ? (tUInt8)8u : (DEF_rg_mip_3_AND_rg_mie_3_330_BIT_0___d1346 ? (tUInt8)0u : (tUInt8)4u);
  DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1350 = ARG_interrupt_pending_cur_priv == (tUInt8)1u && DEF_rg_mstatus_96_BIT_1___d1122;
  DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1351 = DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1350 && DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9_337_OR_rg_mip__ETC___d1341;
  DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1329 = ARG_interrupt_pending_cur_priv == (tUInt8)3u && DEF_rg_mstatus_96_BIT_3___d1124;
  DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1336 = DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1329 && ((DEF_rg_mip_3_AND_rg_mie_3_330_BIT_11___d1331 || (tUInt8)((tUInt8)1u & (DEF_rg_mip_3_AND_rg_mie_3___d1330 >> 7u))) || DEF_rg_mip_3_AND_rg_mie_3_330_BIT_3___d1334);
  DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1342 = DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1329 && DEF_rg_mip_3_AND_rg_mie_3_330_BIT_9_337_OR_rg_mip__ETC___d1341;
  DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1348 = DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1329 && DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8_343_OR_rg_mip__ETC___d1347;
  DEF_IF_NOT_interrupt_pending_cur_priv_EQ_0b11_328__ETC___d1406 = DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1336 ? DEF_exc_code_m__h60187 : (DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1342 ? DEF_exc_code_s__h60188 : (DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1348 ? DEF_exc_code_u__h60189 : (DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1351 ? DEF_exc_code_s__h60188 : DEF_exc_code_u__h60189)));
  DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1360 = DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1336 || (DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1342 || (DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1348 || (DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1351 || ((DEF_interrupt_pending_cur_priv_EQ_0b1_349_AND_rg_m_ETC___d1350 && DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8_343_OR_rg_mip__ETC___d1347) || ((ARG_interrupt_pending_cur_priv == (tUInt8)0u && DEF_rg_mstatus_96_BIT_0___d1121) && DEF_rg_mip_3_AND_rg_mie_3_330_BIT_8_343_OR_rg_mip__ETC___d1347)))));
  PORT_interrupt_pending = (tUInt8)31u & ((DEF_interrupt_pending_cur_priv_EQ_0b11_328_AND_rg__ETC___d1360 << 4u) | DEF_IF_NOT_interrupt_pending_cur_priv_EQ_0b11_328__ETC___d1406);
  return PORT_interrupt_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_interrupt_pending()
{
  tUInt8 PORT_RDY_interrupt_pending;
  tUInt8 DEF_CAN_FIRE_interrupt_pending;
  DEF_CAN_FIRE_interrupt_pending = (tUInt8)1u;
  PORT_RDY_interrupt_pending = DEF_CAN_FIRE_interrupt_pending;
  return PORT_RDY_interrupt_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_wfi_resume()
{
  tUInt8 DEF_rg_mip_3_AND_rg_mie_3_330_EQ_0___d1407;
  tUInt8 PORT_wfi_resume;
  DEF_rg_mip___d13 = INST_rg_mip.METH_read();
  DEF_rg_mie___d23 = INST_rg_mie.METH_read();
  DEF_rg_mip_3_AND_rg_mie_3___d1330 = DEF_rg_mip___d13 & DEF_rg_mie___d23;
  DEF_rg_mip_3_AND_rg_mie_3_330_EQ_0___d1407 = DEF_rg_mip_3_AND_rg_mie_3___d1330 == 0u;
  PORT_wfi_resume = !DEF_rg_mip_3_AND_rg_mie_3_330_EQ_0___d1407;
  return PORT_wfi_resume;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_wfi_resume()
{
  tUInt8 PORT_RDY_wfi_resume;
  tUInt8 DEF_CAN_FIRE_wfi_resume;
  DEF_CAN_FIRE_wfi_resume = (tUInt8)1u;
  PORT_RDY_wfi_resume = DEF_CAN_FIRE_wfi_resume;
  return PORT_RDY_wfi_resume;
}


/* Reset routines */

void MOD_mkCSR_RegFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rg_watchpoint1.reset_RST(ARG_rst_in);
  INST_rg_watch_n.reset_RST(ARG_rst_in);
  INST_rg_state.reset_RST(ARG_rst_in);
  INST_rg_mstatus.reset_RST(ARG_rst_in);
  INST_rg_minstret.reset_RST(ARG_rst_in);
  INST_rg_mcycle.reset_RST(ARG_rst_in);
  INST_f_ti_reqs.reset_RST(ARG_rst_in);
  INST_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCSR_RegFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCSR_RegFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cfg_verbosity.dump_state(indent + 2u);
  INST_f_reset_rsps.dump_state(indent + 2u);
  INST_f_ti_reqs.dump_state(indent + 2u);
  INST_pw_minstret_incr.dump_state(indent + 2u);
  INST_rg_dcsr.dump_state(indent + 2u);
  INST_rg_dpc.dump_state(indent + 2u);
  INST_rg_dscratch0.dump_state(indent + 2u);
  INST_rg_dscratch1.dump_state(indent + 2u);
  INST_rg_ei_requested.dump_state(indent + 2u);
  INST_rg_mcause.dump_state(indent + 2u);
  INST_rg_mcounteren.dump_state(indent + 2u);
  INST_rg_mcycle.dump_state(indent + 2u);
  INST_rg_medeleg.dump_state(indent + 2u);
  INST_rg_mepc.dump_state(indent + 2u);
  INST_rg_mideleg.dump_state(indent + 2u);
  INST_rg_mie.dump_state(indent + 2u);
  INST_rg_minstret.dump_state(indent + 2u);
  INST_rg_mip.dump_state(indent + 2u);
  INST_rg_mscratch.dump_state(indent + 2u);
  INST_rg_mstatus.dump_state(indent + 2u);
  INST_rg_mtval.dump_state(indent + 2u);
  INST_rg_mtvec.dump_state(indent + 2u);
  INST_rg_satp.dump_state(indent + 2u);
  INST_rg_scause.dump_state(indent + 2u);
  INST_rg_sepc.dump_state(indent + 2u);
  INST_rg_si_requested.dump_state(indent + 2u);
  INST_rg_sscratch.dump_state(indent + 2u);
  INST_rg_state.dump_state(indent + 2u);
  INST_rg_stval.dump_state(indent + 2u);
  INST_rg_stvec.dump_state(indent + 2u);
  INST_rg_tdata1.dump_state(indent + 2u);
  INST_rg_tdata2.dump_state(indent + 2u);
  INST_rg_tdata3.dump_state(indent + 2u);
  INST_rg_tselect.dump_state(indent + 2u);
  INST_rg_watch_n.dump_state(indent + 2u);
  INST_rg_watchpoint1.dump_state(indent + 2u);
  INST_rw_mcycle.dump_state(indent + 2u);
  INST_rw_minstret.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCSR_RegFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 126u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read__6_ULE_1_7___d18", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_write_csr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mcounteren_53___d254", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_medeleg_36___d237", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mideleg_38___d239", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mie_3___d24", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_base__h24041", 62u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_base__h26481", 62u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_exc_code__h24053", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_exc_code__h26505", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_interrupt__h24052", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_interrupt__h26504", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_mprv__h22360", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_sd__h22352", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_sxl__h22353", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_uxl__h22354", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "medeleg__h57244", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mideleg__h57245", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mstatus_spp__h57415", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "next_pc___1__h59816", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "next_pc__h59807", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "old_mip_w__h14642", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcause___d257", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcounteren___d253", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcycle___d3", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mie___d23", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_minstret___d10", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mip_3_AND_rg_mie_3___d1330", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mip___d13", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mscratch___d255", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BITS_18_TO_17___d199", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BITS_21_TO_12___d1279", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BITS_25_TO_22___d243", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BITS_26_TO_12___d1110", 15u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_0___d1121", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_1___d1122", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_2___d1123", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_3___d1124", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_4___d1137", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_5___d1134", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_6___d1130", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_7___d1127", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_96_BIT_8___d201", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus___d196", 27u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtvec_49_BIT_0___d251", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtvec___d249", 63u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_satp___d235", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_scause___d224", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sscratch___d222", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_state___d1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stvec_18_BIT_0___d220", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stvec___d218", 63u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata1___d263", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata2___d264", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata3___d265", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tselect___d262", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_watch_n___d266", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_watchpoint1___d267", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tval__h50579", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tval__h54627", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14672", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h18823", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49989", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h50504", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h60048", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h60143", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9903", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_BITS_1_TO_0___h24037", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_BITS_1_TO_0___h25065", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h22391", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h58330", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_write_csr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_ret_actions", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions", 194u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_read_csr", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_csr", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_csr_port2", 65u);
  num = INST_cfg_verbosity.dump_VCD_defs(num);
  num = INST_f_reset_rsps.dump_VCD_defs(num);
  num = INST_f_ti_reqs.dump_VCD_defs(num);
  num = INST_pw_minstret_incr.dump_VCD_defs(num);
  num = INST_rg_dcsr.dump_VCD_defs(num);
  num = INST_rg_dpc.dump_VCD_defs(num);
  num = INST_rg_dscratch0.dump_VCD_defs(num);
  num = INST_rg_dscratch1.dump_VCD_defs(num);
  num = INST_rg_ei_requested.dump_VCD_defs(num);
  num = INST_rg_mcause.dump_VCD_defs(num);
  num = INST_rg_mcounteren.dump_VCD_defs(num);
  num = INST_rg_mcycle.dump_VCD_defs(num);
  num = INST_rg_medeleg.dump_VCD_defs(num);
  num = INST_rg_mepc.dump_VCD_defs(num);
  num = INST_rg_mideleg.dump_VCD_defs(num);
  num = INST_rg_mie.dump_VCD_defs(num);
  num = INST_rg_minstret.dump_VCD_defs(num);
  num = INST_rg_mip.dump_VCD_defs(num);
  num = INST_rg_mscratch.dump_VCD_defs(num);
  num = INST_rg_mstatus.dump_VCD_defs(num);
  num = INST_rg_mtval.dump_VCD_defs(num);
  num = INST_rg_mtvec.dump_VCD_defs(num);
  num = INST_rg_satp.dump_VCD_defs(num);
  num = INST_rg_scause.dump_VCD_defs(num);
  num = INST_rg_sepc.dump_VCD_defs(num);
  num = INST_rg_si_requested.dump_VCD_defs(num);
  num = INST_rg_sscratch.dump_VCD_defs(num);
  num = INST_rg_state.dump_VCD_defs(num);
  num = INST_rg_stval.dump_VCD_defs(num);
  num = INST_rg_stvec.dump_VCD_defs(num);
  num = INST_rg_tdata1.dump_VCD_defs(num);
  num = INST_rg_tdata2.dump_VCD_defs(num);
  num = INST_rg_tdata3.dump_VCD_defs(num);
  num = INST_rg_tselect.dump_VCD_defs(num);
  num = INST_rg_watch_n.dump_VCD_defs(num);
  num = INST_rg_watchpoint1.dump_VCD_defs(num);
  num = INST_rw_mcycle.dump_VCD_defs(num);
  num = INST_rw_minstret.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCSR_RegFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCSR_RegFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCSR_RegFile::vcd_defs(tVCDDumpType dt, MOD_mkCSR_RegFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 62u);
    vcd_write_x(sim_hdl, num++, 62u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 15u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 27u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 63u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 63u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 194u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18) != DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18, 1u);
	backing.DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_write_csr) != DEF_WILL_FIRE_write_csr)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_write_csr, 1u);
	backing.DEF_WILL_FIRE_write_csr = DEF_WILL_FIRE_write_csr;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mcounteren_53___d254) != DEF__0_CONCAT_rg_mcounteren_53___d254)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mcounteren_53___d254, 64u);
	backing.DEF__0_CONCAT_rg_mcounteren_53___d254 = DEF__0_CONCAT_rg_mcounteren_53___d254;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_medeleg_36___d237) != DEF__0_CONCAT_rg_medeleg_36___d237)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_medeleg_36___d237, 64u);
	backing.DEF__0_CONCAT_rg_medeleg_36___d237 = DEF__0_CONCAT_rg_medeleg_36___d237;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mideleg_38___d239) != DEF__0_CONCAT_rg_mideleg_38___d239)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mideleg_38___d239, 64u);
	backing.DEF__0_CONCAT_rg_mideleg_38___d239 = DEF__0_CONCAT_rg_mideleg_38___d239;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217) != DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217, 64u);
	backing.DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217 = DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mie_3___d24) != DEF__0_CONCAT_rg_mie_3___d24)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mie_3___d24, 64u);
	backing.DEF__0_CONCAT_rg_mie_3___d24 = DEF__0_CONCAT_rg_mie_3___d24;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234) != DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234, 64u);
	backing.DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234 = DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234;
      }
      ++num;
      if ((backing.DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205) != DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205)
      {
	vcd_write_val(sim_hdl, num, DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205, 8u);
	backing.DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205;
      }
      ++num;
      if ((backing.DEF__read_base__h24041) != DEF__read_base__h24041)
      {
	vcd_write_val(sim_hdl, num, DEF__read_base__h24041, 62u);
	backing.DEF__read_base__h24041 = DEF__read_base__h24041;
      }
      ++num;
      if ((backing.DEF__read_base__h26481) != DEF__read_base__h26481)
      {
	vcd_write_val(sim_hdl, num, DEF__read_base__h26481, 62u);
	backing.DEF__read_base__h26481 = DEF__read_base__h26481;
      }
      ++num;
      if ((backing.DEF__read_exc_code__h24053) != DEF__read_exc_code__h24053)
      {
	vcd_write_val(sim_hdl, num, DEF__read_exc_code__h24053, 4u);
	backing.DEF__read_exc_code__h24053 = DEF__read_exc_code__h24053;
      }
      ++num;
      if ((backing.DEF__read_exc_code__h26505) != DEF__read_exc_code__h26505)
      {
	vcd_write_val(sim_hdl, num, DEF__read_exc_code__h26505, 4u);
	backing.DEF__read_exc_code__h26505 = DEF__read_exc_code__h26505;
      }
      ++num;
      if ((backing.DEF__read_interrupt__h24052) != DEF__read_interrupt__h24052)
      {
	vcd_write_val(sim_hdl, num, DEF__read_interrupt__h24052, 1u);
	backing.DEF__read_interrupt__h24052 = DEF__read_interrupt__h24052;
      }
      ++num;
      if ((backing.DEF__read_interrupt__h26504) != DEF__read_interrupt__h26504)
      {
	vcd_write_val(sim_hdl, num, DEF__read_interrupt__h26504, 1u);
	backing.DEF__read_interrupt__h26504 = DEF__read_interrupt__h26504;
      }
      ++num;
      if ((backing.DEF__read_mprv__h22360) != DEF__read_mprv__h22360)
      {
	vcd_write_val(sim_hdl, num, DEF__read_mprv__h22360, 1u);
	backing.DEF__read_mprv__h22360 = DEF__read_mprv__h22360;
      }
      ++num;
      if ((backing.DEF__read_sd__h22352) != DEF__read_sd__h22352)
      {
	vcd_write_val(sim_hdl, num, DEF__read_sd__h22352, 1u);
	backing.DEF__read_sd__h22352 = DEF__read_sd__h22352;
      }
      ++num;
      if ((backing.DEF__read_sxl__h22353) != DEF__read_sxl__h22353)
      {
	vcd_write_val(sim_hdl, num, DEF__read_sxl__h22353, 2u);
	backing.DEF__read_sxl__h22353 = DEF__read_sxl__h22353;
      }
      ++num;
      if ((backing.DEF__read_uxl__h22354) != DEF__read_uxl__h22354)
      {
	vcd_write_val(sim_hdl, num, DEF__read_uxl__h22354, 2u);
	backing.DEF__read_uxl__h22354 = DEF__read_uxl__h22354;
      }
      ++num;
      if ((backing.DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290) != DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290, 66u);
	backing.DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290 = DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290;
      }
      ++num;
      if ((backing.DEF_medeleg__h57244) != DEF_medeleg__h57244)
      {
	vcd_write_val(sim_hdl, num, DEF_medeleg__h57244, 16u);
	backing.DEF_medeleg__h57244 = DEF_medeleg__h57244;
      }
      ++num;
      if ((backing.DEF_mideleg__h57245) != DEF_mideleg__h57245)
      {
	vcd_write_val(sim_hdl, num, DEF_mideleg__h57245, 12u);
	backing.DEF_mideleg__h57245 = DEF_mideleg__h57245;
      }
      ++num;
      if ((backing.DEF_mstatus_spp__h57415) != DEF_mstatus_spp__h57415)
      {
	vcd_write_val(sim_hdl, num, DEF_mstatus_spp__h57415, 2u);
	backing.DEF_mstatus_spp__h57415 = DEF_mstatus_spp__h57415;
      }
      ++num;
      if ((backing.DEF_next_pc___1__h59816) != DEF_next_pc___1__h59816)
      {
	vcd_write_val(sim_hdl, num, DEF_next_pc___1__h59816, 64u);
	backing.DEF_next_pc___1__h59816 = DEF_next_pc___1__h59816;
      }
      ++num;
      if ((backing.DEF_next_pc__h59807) != DEF_next_pc__h59807)
      {
	vcd_write_val(sim_hdl, num, DEF_next_pc__h59807, 64u);
	backing.DEF_next_pc__h59807 = DEF_next_pc__h59807;
      }
      ++num;
      if ((backing.DEF_old_mip_w__h14642) != DEF_old_mip_w__h14642)
      {
	vcd_write_val(sim_hdl, num, DEF_old_mip_w__h14642, 64u);
	backing.DEF_old_mip_w__h14642 = DEF_old_mip_w__h14642;
      }
      ++num;
      if ((backing.DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260) != DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260, 64u);
	backing.DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260 = DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260;
      }
      ++num;
      if ((backing.DEF_rg_mcause___d257) != DEF_rg_mcause___d257)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcause___d257, 5u);
	backing.DEF_rg_mcause___d257 = DEF_rg_mcause___d257;
      }
      ++num;
      if ((backing.DEF_rg_mcounteren___d253) != DEF_rg_mcounteren___d253)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcounteren___d253, 3u);
	backing.DEF_rg_mcounteren___d253 = DEF_rg_mcounteren___d253;
      }
      ++num;
      if ((backing.DEF_rg_mcycle___d3) != DEF_rg_mcycle___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcycle___d3, 64u);
	backing.DEF_rg_mcycle___d3 = DEF_rg_mcycle___d3;
      }
      ++num;
      if ((backing.DEF_rg_mie___d23) != DEF_rg_mie___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mie___d23, 12u);
	backing.DEF_rg_mie___d23 = DEF_rg_mie___d23;
      }
      ++num;
      if ((backing.DEF_rg_minstret___d10) != DEF_rg_minstret___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_minstret___d10, 64u);
	backing.DEF_rg_minstret___d10 = DEF_rg_minstret___d10;
      }
      ++num;
      if ((backing.DEF_rg_mip_3_AND_rg_mie_3___d1330) != DEF_rg_mip_3_AND_rg_mie_3___d1330)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mip_3_AND_rg_mie_3___d1330, 12u);
	backing.DEF_rg_mip_3_AND_rg_mie_3___d1330 = DEF_rg_mip_3_AND_rg_mie_3___d1330;
      }
      ++num;
      if ((backing.DEF_rg_mip___d13) != DEF_rg_mip___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mip___d13, 12u);
	backing.DEF_rg_mip___d13 = DEF_rg_mip___d13;
      }
      ++num;
      if ((backing.DEF_rg_mscratch___d255) != DEF_rg_mscratch___d255)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mscratch___d255, 64u);
	backing.DEF_rg_mscratch___d255 = DEF_rg_mscratch___d255;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BITS_18_TO_17___d199) != DEF_rg_mstatus_96_BITS_18_TO_17___d199)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BITS_18_TO_17___d199, 2u);
	backing.DEF_rg_mstatus_96_BITS_18_TO_17___d199 = DEF_rg_mstatus_96_BITS_18_TO_17___d199;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BITS_21_TO_12___d1279) != DEF_rg_mstatus_96_BITS_21_TO_12___d1279)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BITS_21_TO_12___d1279, 10u);
	backing.DEF_rg_mstatus_96_BITS_21_TO_12___d1279 = DEF_rg_mstatus_96_BITS_21_TO_12___d1279;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BITS_25_TO_22___d243) != DEF_rg_mstatus_96_BITS_25_TO_22___d243)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BITS_25_TO_22___d243, 4u);
	backing.DEF_rg_mstatus_96_BITS_25_TO_22___d243 = DEF_rg_mstatus_96_BITS_25_TO_22___d243;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BITS_26_TO_12___d1110) != DEF_rg_mstatus_96_BITS_26_TO_12___d1110)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BITS_26_TO_12___d1110, 15u);
	backing.DEF_rg_mstatus_96_BITS_26_TO_12___d1110 = DEF_rg_mstatus_96_BITS_26_TO_12___d1110;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_0___d1121) != DEF_rg_mstatus_96_BIT_0___d1121)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_0___d1121, 1u);
	backing.DEF_rg_mstatus_96_BIT_0___d1121 = DEF_rg_mstatus_96_BIT_0___d1121;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_1___d1122) != DEF_rg_mstatus_96_BIT_1___d1122)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_1___d1122, 1u);
	backing.DEF_rg_mstatus_96_BIT_1___d1122 = DEF_rg_mstatus_96_BIT_1___d1122;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248) != DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248, 64u);
	backing.DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210) != DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210, 64u);
	backing.DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_2___d1123) != DEF_rg_mstatus_96_BIT_2___d1123)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_2___d1123, 1u);
	backing.DEF_rg_mstatus_96_BIT_2___d1123 = DEF_rg_mstatus_96_BIT_2___d1123;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_3___d1124) != DEF_rg_mstatus_96_BIT_3___d1124)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_3___d1124, 1u);
	backing.DEF_rg_mstatus_96_BIT_3___d1124 = DEF_rg_mstatus_96_BIT_3___d1124;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_4___d1137) != DEF_rg_mstatus_96_BIT_4___d1137)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_4___d1137, 1u);
	backing.DEF_rg_mstatus_96_BIT_4___d1137 = DEF_rg_mstatus_96_BIT_4___d1137;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_5___d1134) != DEF_rg_mstatus_96_BIT_5___d1134)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_5___d1134, 1u);
	backing.DEF_rg_mstatus_96_BIT_5___d1134 = DEF_rg_mstatus_96_BIT_5___d1134;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_6___d1130) != DEF_rg_mstatus_96_BIT_6___d1130)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_6___d1130, 1u);
	backing.DEF_rg_mstatus_96_BIT_6___d1130 = DEF_rg_mstatus_96_BIT_6___d1130;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_7___d1127) != DEF_rg_mstatus_96_BIT_7___d1127)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_7___d1127, 1u);
	backing.DEF_rg_mstatus_96_BIT_7___d1127 = DEF_rg_mstatus_96_BIT_7___d1127;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_96_BIT_8___d201) != DEF_rg_mstatus_96_BIT_8___d201)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_96_BIT_8___d201, 1u);
	backing.DEF_rg_mstatus_96_BIT_8___d201 = DEF_rg_mstatus_96_BIT_8___d201;
      }
      ++num;
      if ((backing.DEF_rg_mstatus___d196) != DEF_rg_mstatus___d196)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus___d196, 27u);
	backing.DEF_rg_mstatus___d196 = DEF_rg_mstatus___d196;
      }
      ++num;
      if ((backing.DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252) != DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252, 64u);
	backing.DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252 = DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252;
      }
      ++num;
      if ((backing.DEF_rg_mtvec_49_BIT_0___d251) != DEF_rg_mtvec_49_BIT_0___d251)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtvec_49_BIT_0___d251, 1u);
	backing.DEF_rg_mtvec_49_BIT_0___d251 = DEF_rg_mtvec_49_BIT_0___d251;
      }
      ++num;
      if ((backing.DEF_rg_mtvec___d249) != DEF_rg_mtvec___d249)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtvec___d249, 63u);
	backing.DEF_rg_mtvec___d249 = DEF_rg_mtvec___d249;
      }
      ++num;
      if ((backing.DEF_rg_satp___d235) != DEF_rg_satp___d235)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_satp___d235, 64u);
	backing.DEF_rg_satp___d235 = DEF_rg_satp___d235;
      }
      ++num;
      if ((backing.DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227) != DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227, 64u);
	backing.DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227 = DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227;
      }
      ++num;
      if ((backing.DEF_rg_scause___d224) != DEF_rg_scause___d224)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_scause___d224, 5u);
	backing.DEF_rg_scause___d224 = DEF_rg_scause___d224;
      }
      ++num;
      if ((backing.DEF_rg_sscratch___d222) != DEF_rg_sscratch___d222)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sscratch___d222, 64u);
	backing.DEF_rg_sscratch___d222 = DEF_rg_sscratch___d222;
      }
      ++num;
      if ((backing.DEF_rg_state___d1) != DEF_rg_state___d1)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_state___d1, 1u);
	backing.DEF_rg_state___d1 = DEF_rg_state___d1;
      }
      ++num;
      if ((backing.DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221) != DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221, 64u);
	backing.DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221 = DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221;
      }
      ++num;
      if ((backing.DEF_rg_stvec_18_BIT_0___d220) != DEF_rg_stvec_18_BIT_0___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stvec_18_BIT_0___d220, 1u);
	backing.DEF_rg_stvec_18_BIT_0___d220 = DEF_rg_stvec_18_BIT_0___d220;
      }
      ++num;
      if ((backing.DEF_rg_stvec___d218) != DEF_rg_stvec___d218)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stvec___d218, 63u);
	backing.DEF_rg_stvec___d218 = DEF_rg_stvec___d218;
      }
      ++num;
      if ((backing.DEF_rg_tdata1___d263) != DEF_rg_tdata1___d263)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata1___d263, 64u);
	backing.DEF_rg_tdata1___d263 = DEF_rg_tdata1___d263;
      }
      ++num;
      if ((backing.DEF_rg_tdata2___d264) != DEF_rg_tdata2___d264)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata2___d264, 64u);
	backing.DEF_rg_tdata2___d264 = DEF_rg_tdata2___d264;
      }
      ++num;
      if ((backing.DEF_rg_tdata3___d265) != DEF_rg_tdata3___d265)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata3___d265, 64u);
	backing.DEF_rg_tdata3___d265 = DEF_rg_tdata3___d265;
      }
      ++num;
      if ((backing.DEF_rg_tselect___d262) != DEF_rg_tselect___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tselect___d262, 64u);
	backing.DEF_rg_tselect___d262 = DEF_rg_tselect___d262;
      }
      ++num;
      if ((backing.DEF_rg_watch_n___d266) != DEF_rg_watch_n___d266)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_watch_n___d266, 64u);
	backing.DEF_rg_watch_n___d266 = DEF_rg_watch_n___d266;
      }
      ++num;
      if ((backing.DEF_rg_watchpoint1___d267) != DEF_rg_watchpoint1___d267)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_watchpoint1___d267, 64u);
	backing.DEF_rg_watchpoint1___d267 = DEF_rg_watchpoint1___d267;
      }
      ++num;
      if ((backing.DEF_tval__h50579) != DEF_tval__h50579)
      {
	vcd_write_val(sim_hdl, num, DEF_tval__h50579, 64u);
	backing.DEF_tval__h50579 = DEF_tval__h50579;
      }
      ++num;
      if ((backing.DEF_tval__h54627) != DEF_tval__h54627)
      {
	vcd_write_val(sim_hdl, num, DEF_tval__h54627, 64u);
	backing.DEF_tval__h54627 = DEF_tval__h54627;
      }
      ++num;
      if ((backing.DEF_v__h14672) != DEF_v__h14672)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14672, 32u);
	backing.DEF_v__h14672 = DEF_v__h14672;
      }
      ++num;
      if ((backing.DEF_v__h18823) != DEF_v__h18823)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h18823, 32u);
	backing.DEF_v__h18823 = DEF_v__h18823;
      }
      ++num;
      if ((backing.DEF_v__h49989) != DEF_v__h49989)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49989, 32u);
	backing.DEF_v__h49989 = DEF_v__h49989;
      }
      ++num;
      if ((backing.DEF_v__h50504) != DEF_v__h50504)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h50504, 32u);
	backing.DEF_v__h50504 = DEF_v__h50504;
      }
      ++num;
      if ((backing.DEF_v__h60048) != DEF_v__h60048)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h60048, 32u);
	backing.DEF_v__h60048 = DEF_v__h60048;
      }
      ++num;
      if ((backing.DEF_v__h60143) != DEF_v__h60143)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h60143, 32u);
	backing.DEF_v__h60143 = DEF_v__h60143;
      }
      ++num;
      if ((backing.DEF_v__h9903) != DEF_v__h9903)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9903, 32u);
	backing.DEF_v__h9903 = DEF_v__h9903;
      }
      ++num;
      if ((backing.DEF_x_BITS_1_TO_0___h24037) != DEF_x_BITS_1_TO_0___h24037)
      {
	vcd_write_val(sim_hdl, num, DEF_x_BITS_1_TO_0___h24037, 2u);
	backing.DEF_x_BITS_1_TO_0___h24037 = DEF_x_BITS_1_TO_0___h24037;
      }
      ++num;
      if ((backing.DEF_x_BITS_1_TO_0___h25065) != DEF_x_BITS_1_TO_0___h25065)
      {
	vcd_write_val(sim_hdl, num, DEF_x_BITS_1_TO_0___h25065, 2u);
	backing.DEF_x_BITS_1_TO_0___h25065 = DEF_x_BITS_1_TO_0___h25065;
      }
      ++num;
      if ((backing.DEF_x__h22391) != DEF_x__h22391)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h22391, 2u);
	backing.DEF_x__h22391 = DEF_x__h22391;
      }
      ++num;
      if ((backing.DEF_x__h58330) != DEF_x__h58330)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h58330, 4u);
	backing.DEF_x__h58330 = DEF_x__h58330;
      }
      ++num;
      if ((backing.PORT_EN_write_csr) != PORT_EN_write_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_write_csr, 1u);
	backing.PORT_EN_write_csr = PORT_EN_write_csr;
      }
      ++num;
      if ((backing.PORT_csr_ret_actions) != PORT_csr_ret_actions)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_ret_actions, 130u);
	backing.PORT_csr_ret_actions = PORT_csr_ret_actions;
      }
      ++num;
      if ((backing.PORT_csr_trap_actions) != PORT_csr_trap_actions)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_trap_actions, 194u);
	backing.PORT_csr_trap_actions = PORT_csr_trap_actions;
      }
      ++num;
      if ((backing.PORT_mav_read_csr) != PORT_mav_read_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_mav_read_csr, 65u);
	backing.PORT_mav_read_csr = PORT_mav_read_csr;
      }
      ++num;
      if ((backing.PORT_read_csr) != PORT_read_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_read_csr, 65u);
	backing.PORT_read_csr = PORT_read_csr;
      }
      ++num;
      if ((backing.PORT_read_csr_port2) != PORT_read_csr_port2)
      {
	vcd_write_val(sim_hdl, num, PORT_read_csr_port2, 65u);
	backing.PORT_read_csr_port2 = PORT_read_csr_port2;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18, 1u);
      backing.DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18 = DEF_NOT_cfg_verbosity_read__6_ULE_1_7___d18;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_write_csr, 1u);
      backing.DEF_WILL_FIRE_write_csr = DEF_WILL_FIRE_write_csr;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mcounteren_53___d254, 64u);
      backing.DEF__0_CONCAT_rg_mcounteren_53___d254 = DEF__0_CONCAT_rg_mcounteren_53___d254;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_medeleg_36___d237, 64u);
      backing.DEF__0_CONCAT_rg_medeleg_36___d237 = DEF__0_CONCAT_rg_medeleg_36___d237;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mideleg_38___d239, 64u);
      backing.DEF__0_CONCAT_rg_mideleg_38___d239 = DEF__0_CONCAT_rg_mideleg_38___d239;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217, 64u);
      backing.DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217 = DEF__0_CONCAT_rg_mie_3_BITS_9_TO_8_12_13_CONCAT_0_C_ETC___d217;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mie_3___d24, 64u);
      backing.DEF__0_CONCAT_rg_mie_3___d24 = DEF__0_CONCAT_rg_mie_3___d24;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234, 64u);
      backing.DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234 = DEF__0_CONCAT_rg_mip_3_BITS_9_TO_8_29_30_CONCAT_0_C_ETC___d234;
      vcd_write_val(sim_hdl, num++, DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205, 8u);
      backing.DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205 = DEF__0x0_CONCAT_rg_mstatus_96_BITS_5_TO_4_02_CONCAT_ETC___d205;
      vcd_write_val(sim_hdl, num++, DEF__read_base__h24041, 62u);
      backing.DEF__read_base__h24041 = DEF__read_base__h24041;
      vcd_write_val(sim_hdl, num++, DEF__read_base__h26481, 62u);
      backing.DEF__read_base__h26481 = DEF__read_base__h26481;
      vcd_write_val(sim_hdl, num++, DEF__read_exc_code__h24053, 4u);
      backing.DEF__read_exc_code__h24053 = DEF__read_exc_code__h24053;
      vcd_write_val(sim_hdl, num++, DEF__read_exc_code__h26505, 4u);
      backing.DEF__read_exc_code__h26505 = DEF__read_exc_code__h26505;
      vcd_write_val(sim_hdl, num++, DEF__read_interrupt__h24052, 1u);
      backing.DEF__read_interrupt__h24052 = DEF__read_interrupt__h24052;
      vcd_write_val(sim_hdl, num++, DEF__read_interrupt__h26504, 1u);
      backing.DEF__read_interrupt__h26504 = DEF__read_interrupt__h26504;
      vcd_write_val(sim_hdl, num++, DEF__read_mprv__h22360, 1u);
      backing.DEF__read_mprv__h22360 = DEF__read_mprv__h22360;
      vcd_write_val(sim_hdl, num++, DEF__read_sd__h22352, 1u);
      backing.DEF__read_sd__h22352 = DEF__read_sd__h22352;
      vcd_write_val(sim_hdl, num++, DEF__read_sxl__h22353, 2u);
      backing.DEF__read_sxl__h22353 = DEF__read_sxl__h22353;
      vcd_write_val(sim_hdl, num++, DEF__read_uxl__h22354, 2u);
      backing.DEF__read_uxl__h22354 = DEF__read_uxl__h22354;
      vcd_write_val(sim_hdl, num++, DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290, 66u);
      backing.DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290 = DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1290;
      vcd_write_val(sim_hdl, num++, DEF_medeleg__h57244, 16u);
      backing.DEF_medeleg__h57244 = DEF_medeleg__h57244;
      vcd_write_val(sim_hdl, num++, DEF_mideleg__h57245, 12u);
      backing.DEF_mideleg__h57245 = DEF_mideleg__h57245;
      vcd_write_val(sim_hdl, num++, DEF_mstatus_spp__h57415, 2u);
      backing.DEF_mstatus_spp__h57415 = DEF_mstatus_spp__h57415;
      vcd_write_val(sim_hdl, num++, DEF_next_pc___1__h59816, 64u);
      backing.DEF_next_pc___1__h59816 = DEF_next_pc___1__h59816;
      vcd_write_val(sim_hdl, num++, DEF_next_pc__h59807, 64u);
      backing.DEF_next_pc__h59807 = DEF_next_pc__h59807;
      vcd_write_val(sim_hdl, num++, DEF_old_mip_w__h14642, 64u);
      backing.DEF_old_mip_w__h14642 = DEF_old_mip_w__h14642;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260, 64u);
      backing.DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260 = DEF_rg_mcause_57_BIT_4_58_CONCAT_0_CONCAT_rg_mcaus_ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcause___d257, 5u);
      backing.DEF_rg_mcause___d257 = DEF_rg_mcause___d257;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcounteren___d253, 3u);
      backing.DEF_rg_mcounteren___d253 = DEF_rg_mcounteren___d253;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcycle___d3, 64u);
      backing.DEF_rg_mcycle___d3 = DEF_rg_mcycle___d3;
      vcd_write_val(sim_hdl, num++, DEF_rg_mie___d23, 12u);
      backing.DEF_rg_mie___d23 = DEF_rg_mie___d23;
      vcd_write_val(sim_hdl, num++, DEF_rg_minstret___d10, 64u);
      backing.DEF_rg_minstret___d10 = DEF_rg_minstret___d10;
      vcd_write_val(sim_hdl, num++, DEF_rg_mip_3_AND_rg_mie_3___d1330, 12u);
      backing.DEF_rg_mip_3_AND_rg_mie_3___d1330 = DEF_rg_mip_3_AND_rg_mie_3___d1330;
      vcd_write_val(sim_hdl, num++, DEF_rg_mip___d13, 12u);
      backing.DEF_rg_mip___d13 = DEF_rg_mip___d13;
      vcd_write_val(sim_hdl, num++, DEF_rg_mscratch___d255, 64u);
      backing.DEF_rg_mscratch___d255 = DEF_rg_mscratch___d255;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BITS_18_TO_17___d199, 2u);
      backing.DEF_rg_mstatus_96_BITS_18_TO_17___d199 = DEF_rg_mstatus_96_BITS_18_TO_17___d199;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BITS_21_TO_12___d1279, 10u);
      backing.DEF_rg_mstatus_96_BITS_21_TO_12___d1279 = DEF_rg_mstatus_96_BITS_21_TO_12___d1279;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BITS_25_TO_22___d243, 4u);
      backing.DEF_rg_mstatus_96_BITS_25_TO_22___d243 = DEF_rg_mstatus_96_BITS_25_TO_22___d243;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BITS_26_TO_12___d1110, 15u);
      backing.DEF_rg_mstatus_96_BITS_26_TO_12___d1110 = DEF_rg_mstatus_96_BITS_26_TO_12___d1110;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_0___d1121, 1u);
      backing.DEF_rg_mstatus_96_BIT_0___d1121 = DEF_rg_mstatus_96_BIT_0___d1121;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_1___d1122, 1u);
      backing.DEF_rg_mstatus_96_BIT_1___d1122 = DEF_rg_mstatus_96_BIT_1___d1122;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248, 64u);
      backing.DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0_CONCAT_rg_mst_ETC___d248;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210, 64u);
      backing.DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210 = DEF_rg_mstatus_96_BIT_26_97_CONCAT_0x0_CONCAT_rg_m_ETC___d210;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_2___d1123, 1u);
      backing.DEF_rg_mstatus_96_BIT_2___d1123 = DEF_rg_mstatus_96_BIT_2___d1123;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_3___d1124, 1u);
      backing.DEF_rg_mstatus_96_BIT_3___d1124 = DEF_rg_mstatus_96_BIT_3___d1124;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_4___d1137, 1u);
      backing.DEF_rg_mstatus_96_BIT_4___d1137 = DEF_rg_mstatus_96_BIT_4___d1137;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_5___d1134, 1u);
      backing.DEF_rg_mstatus_96_BIT_5___d1134 = DEF_rg_mstatus_96_BIT_5___d1134;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_6___d1130, 1u);
      backing.DEF_rg_mstatus_96_BIT_6___d1130 = DEF_rg_mstatus_96_BIT_6___d1130;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_7___d1127, 1u);
      backing.DEF_rg_mstatus_96_BIT_7___d1127 = DEF_rg_mstatus_96_BIT_7___d1127;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_96_BIT_8___d201, 1u);
      backing.DEF_rg_mstatus_96_BIT_8___d201 = DEF_rg_mstatus_96_BIT_8___d201;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus___d196, 27u);
      backing.DEF_rg_mstatus___d196 = DEF_rg_mstatus___d196;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252, 64u);
      backing.DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252 = DEF_rg_mtvec_49_BITS_62_TO_1_50_CONCAT_0b0_CONCAT__ETC___d252;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtvec_49_BIT_0___d251, 1u);
      backing.DEF_rg_mtvec_49_BIT_0___d251 = DEF_rg_mtvec_49_BIT_0___d251;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtvec___d249, 63u);
      backing.DEF_rg_mtvec___d249 = DEF_rg_mtvec___d249;
      vcd_write_val(sim_hdl, num++, DEF_rg_satp___d235, 64u);
      backing.DEF_rg_satp___d235 = DEF_rg_satp___d235;
      vcd_write_val(sim_hdl, num++, DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227, 64u);
      backing.DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227 = DEF_rg_scause_24_BIT_4_25_CONCAT_0_CONCAT_rg_scaus_ETC___d227;
      vcd_write_val(sim_hdl, num++, DEF_rg_scause___d224, 5u);
      backing.DEF_rg_scause___d224 = DEF_rg_scause___d224;
      vcd_write_val(sim_hdl, num++, DEF_rg_sscratch___d222, 64u);
      backing.DEF_rg_sscratch___d222 = DEF_rg_sscratch___d222;
      vcd_write_val(sim_hdl, num++, DEF_rg_state___d1, 1u);
      backing.DEF_rg_state___d1 = DEF_rg_state___d1;
      vcd_write_val(sim_hdl, num++, DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221, 64u);
      backing.DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221 = DEF_rg_stvec_18_BITS_62_TO_1_19_CONCAT_0b0_CONCAT__ETC___d221;
      vcd_write_val(sim_hdl, num++, DEF_rg_stvec_18_BIT_0___d220, 1u);
      backing.DEF_rg_stvec_18_BIT_0___d220 = DEF_rg_stvec_18_BIT_0___d220;
      vcd_write_val(sim_hdl, num++, DEF_rg_stvec___d218, 63u);
      backing.DEF_rg_stvec___d218 = DEF_rg_stvec___d218;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata1___d263, 64u);
      backing.DEF_rg_tdata1___d263 = DEF_rg_tdata1___d263;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata2___d264, 64u);
      backing.DEF_rg_tdata2___d264 = DEF_rg_tdata2___d264;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata3___d265, 64u);
      backing.DEF_rg_tdata3___d265 = DEF_rg_tdata3___d265;
      vcd_write_val(sim_hdl, num++, DEF_rg_tselect___d262, 64u);
      backing.DEF_rg_tselect___d262 = DEF_rg_tselect___d262;
      vcd_write_val(sim_hdl, num++, DEF_rg_watch_n___d266, 64u);
      backing.DEF_rg_watch_n___d266 = DEF_rg_watch_n___d266;
      vcd_write_val(sim_hdl, num++, DEF_rg_watchpoint1___d267, 64u);
      backing.DEF_rg_watchpoint1___d267 = DEF_rg_watchpoint1___d267;
      vcd_write_val(sim_hdl, num++, DEF_tval__h50579, 64u);
      backing.DEF_tval__h50579 = DEF_tval__h50579;
      vcd_write_val(sim_hdl, num++, DEF_tval__h54627, 64u);
      backing.DEF_tval__h54627 = DEF_tval__h54627;
      vcd_write_val(sim_hdl, num++, DEF_v__h14672, 32u);
      backing.DEF_v__h14672 = DEF_v__h14672;
      vcd_write_val(sim_hdl, num++, DEF_v__h18823, 32u);
      backing.DEF_v__h18823 = DEF_v__h18823;
      vcd_write_val(sim_hdl, num++, DEF_v__h49989, 32u);
      backing.DEF_v__h49989 = DEF_v__h49989;
      vcd_write_val(sim_hdl, num++, DEF_v__h50504, 32u);
      backing.DEF_v__h50504 = DEF_v__h50504;
      vcd_write_val(sim_hdl, num++, DEF_v__h60048, 32u);
      backing.DEF_v__h60048 = DEF_v__h60048;
      vcd_write_val(sim_hdl, num++, DEF_v__h60143, 32u);
      backing.DEF_v__h60143 = DEF_v__h60143;
      vcd_write_val(sim_hdl, num++, DEF_v__h9903, 32u);
      backing.DEF_v__h9903 = DEF_v__h9903;
      vcd_write_val(sim_hdl, num++, DEF_x_BITS_1_TO_0___h24037, 2u);
      backing.DEF_x_BITS_1_TO_0___h24037 = DEF_x_BITS_1_TO_0___h24037;
      vcd_write_val(sim_hdl, num++, DEF_x_BITS_1_TO_0___h25065, 2u);
      backing.DEF_x_BITS_1_TO_0___h25065 = DEF_x_BITS_1_TO_0___h25065;
      vcd_write_val(sim_hdl, num++, DEF_x__h22391, 2u);
      backing.DEF_x__h22391 = DEF_x__h22391;
      vcd_write_val(sim_hdl, num++, DEF_x__h58330, 4u);
      backing.DEF_x__h58330 = DEF_x__h58330;
      vcd_write_val(sim_hdl, num++, PORT_EN_write_csr, 1u);
      backing.PORT_EN_write_csr = PORT_EN_write_csr;
      vcd_write_val(sim_hdl, num++, PORT_csr_ret_actions, 130u);
      backing.PORT_csr_ret_actions = PORT_csr_ret_actions;
      vcd_write_val(sim_hdl, num++, PORT_csr_trap_actions, 194u);
      backing.PORT_csr_trap_actions = PORT_csr_trap_actions;
      vcd_write_val(sim_hdl, num++, PORT_mav_read_csr, 65u);
      backing.PORT_mav_read_csr = PORT_mav_read_csr;
      vcd_write_val(sim_hdl, num++, PORT_read_csr, 65u);
      backing.PORT_read_csr = PORT_read_csr;
      vcd_write_val(sim_hdl, num++, PORT_read_csr_port2, 65u);
      backing.PORT_read_csr_port2 = PORT_read_csr_port2;
    }
}

void MOD_mkCSR_RegFile::vcd_prims(tVCDDumpType dt, MOD_mkCSR_RegFile &backing)
{
  INST_cfg_verbosity.dump_VCD(dt, backing.INST_cfg_verbosity);
  INST_f_reset_rsps.dump_VCD(dt, backing.INST_f_reset_rsps);
  INST_f_ti_reqs.dump_VCD(dt, backing.INST_f_ti_reqs);
  INST_pw_minstret_incr.dump_VCD(dt, backing.INST_pw_minstret_incr);
  INST_rg_dcsr.dump_VCD(dt, backing.INST_rg_dcsr);
  INST_rg_dpc.dump_VCD(dt, backing.INST_rg_dpc);
  INST_rg_dscratch0.dump_VCD(dt, backing.INST_rg_dscratch0);
  INST_rg_dscratch1.dump_VCD(dt, backing.INST_rg_dscratch1);
  INST_rg_ei_requested.dump_VCD(dt, backing.INST_rg_ei_requested);
  INST_rg_mcause.dump_VCD(dt, backing.INST_rg_mcause);
  INST_rg_mcounteren.dump_VCD(dt, backing.INST_rg_mcounteren);
  INST_rg_mcycle.dump_VCD(dt, backing.INST_rg_mcycle);
  INST_rg_medeleg.dump_VCD(dt, backing.INST_rg_medeleg);
  INST_rg_mepc.dump_VCD(dt, backing.INST_rg_mepc);
  INST_rg_mideleg.dump_VCD(dt, backing.INST_rg_mideleg);
  INST_rg_mie.dump_VCD(dt, backing.INST_rg_mie);
  INST_rg_minstret.dump_VCD(dt, backing.INST_rg_minstret);
  INST_rg_mip.dump_VCD(dt, backing.INST_rg_mip);
  INST_rg_mscratch.dump_VCD(dt, backing.INST_rg_mscratch);
  INST_rg_mstatus.dump_VCD(dt, backing.INST_rg_mstatus);
  INST_rg_mtval.dump_VCD(dt, backing.INST_rg_mtval);
  INST_rg_mtvec.dump_VCD(dt, backing.INST_rg_mtvec);
  INST_rg_satp.dump_VCD(dt, backing.INST_rg_satp);
  INST_rg_scause.dump_VCD(dt, backing.INST_rg_scause);
  INST_rg_sepc.dump_VCD(dt, backing.INST_rg_sepc);
  INST_rg_si_requested.dump_VCD(dt, backing.INST_rg_si_requested);
  INST_rg_sscratch.dump_VCD(dt, backing.INST_rg_sscratch);
  INST_rg_state.dump_VCD(dt, backing.INST_rg_state);
  INST_rg_stval.dump_VCD(dt, backing.INST_rg_stval);
  INST_rg_stvec.dump_VCD(dt, backing.INST_rg_stvec);
  INST_rg_tdata1.dump_VCD(dt, backing.INST_rg_tdata1);
  INST_rg_tdata2.dump_VCD(dt, backing.INST_rg_tdata2);
  INST_rg_tdata3.dump_VCD(dt, backing.INST_rg_tdata3);
  INST_rg_tselect.dump_VCD(dt, backing.INST_rg_tselect);
  INST_rg_watch_n.dump_VCD(dt, backing.INST_rg_watch_n);
  INST_rg_watchpoint1.dump_VCD(dt, backing.INST_rg_watchpoint1);
  INST_rw_mcycle.dump_VCD(dt, backing.INST_rw_mcycle);
  INST_rw_minstret.dump_VCD(dt, backing.INST_rw_minstret);
}
