// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Thu Nov 16 13:03:06 2023
// Host        : LAPTOP-7V8610GV running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/kelle/Desktop/Final_Project/Final_Project.srcs/sources_1/ip/bm_sprite_br/bm_sprite_br_sim_netlist.v
// Design      : bm_sprite_br
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bm_sprite_br,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module bm_sprite_br
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "bm_sprite_br.mem" *) 
  (* C_INIT_FILE_NAME = "bm_sprite_br.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4000" *) 
  (* C_READ_DEPTH_B = "4000" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4000" *) 
  (* C_WRITE_DEPTH_B = "4000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  bm_sprite_br_blk_mem_gen_v8_4_1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bm_sprite_br_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [11:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]),
        .ena(ena));
  bm_sprite_br_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bm_sprite_br_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bm_sprite_br_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module bm_sprite_br_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h111BEEEEEEEEB61111111BEEEEBB111111111111111111111111111111111111),
    .INIT_01(256'h1BEEEE8F88EEEEB61BEEEEE88EEEEEB611BEEEEEEEEEEB6611BEEFEEEEEEEB61),
    .INIT_02(256'h116BEEEEEEEBB66111BEEEEBBBEEBB6116BEEEB88BBEEB661BEEEE8888BEEBB6),
    .INIT_03(256'h11880FFFFFBB088111CCBFFFFBBB0CC1116CB66666660C6111166BEEEBB66611),
    .INIT_04(256'h1111CCC111CCC1111111CCBBBBBCC1111111CBFFFBBBC1111188B0000000B881),
    .INIT_05(256'h1111111111111111111188811188811111118881118881111111CCC111CCC111),
    .INIT_06(256'h11111BEEEEB61111111111111111111111111111111111111111111111111111),
    .INIT_07(256'h1B8F88EEEEEEEEB611B88EEEEEEEEB6111BEEFEEEEEEEB61111BEEEEEEEEB611),
    .INIT_08(256'h11BEEEEEEEEEEB6616BBBBEEEEEEEB661BB88BBEEEEEEEB61B8888BEEEEEEEB6),
    .INIT_09(256'h11CCCFFFFBBB0C61116CC66666600CC11116BBEEEBB666C1116BEEEEEEEBB661),
    .INIT_0A(256'h11116CBFBBBCC11111888BFFFBBBC111118880000000B111118F8FFFFFBB0611),
    .INIT_0B(256'h11111111118881111111111111CCC1111111111111CCC1111111888111CCC111),
    .INIT_0C(256'h1111111111111111111111111111111111111111118881111111111111888111),
    .INIT_0D(256'h11BEEEEEEEEE886111BEEFEEEEEEEB61111BEEEEEEEEB61111111BEEEEB61111),
    .INIT_0E(256'h16BEEEEEEEEBBB661BEEEEEEEEEB88B61BEEEEEEEEE888861BEEEEEEEEE8F886),
    .INIT_0F(256'h11CCB6666660CC6111C6BBEEEBB66611116BEEEEEEEBB66111BEEEEEEEEEBB66),
    .INIT_10(256'h1111CBFFFBBB88811111B0000000888111160FFFFFBB8F81116CBFFFFBBBCCC1),
    .INIT_11(256'h1111CCC1111111111111CCC1111111111111CCC1118881111111CCBFBBBC6111),
    .INIT_12(256'h1111111111111881111188811111111111118881111111111111888111111111),
    .INIT_13(256'hBEEEFEEEEEEEB6111BEEEEEEEEEB6881111BEEEEBB6188881111111111118F88),
    .INIT_14(256'h19098EEEEEEEEB611988EEEEEEEEEB6188EEEEEEEEEEEB61BEEEEEEEEEEEE611),
    .INIT_15(256'h1688BEEEEBBB611118098EEEEEEBB61189098EEEEEEEB61119098EEEEEEEBB61),
    .INIT_16(256'h111B008F800B11111119FFCCCBF11111111BFBCCCBFB111111666666666B1111),
    .INIT_17(256'h111111CCC1111111111188CCC811111111118B888B1111111111BF888BB11111),
    .INIT_18(256'h11111111111111111111111111111111111188888811111111118F8888111111),
    .INIT_19(256'h11BEEEEEEEEB68811111BEEEBB68F88111111111111188111111111111111111),
    .INIT_1A(256'h1198888EEEEEEB61188BEEEEEEEEEB618BEEEEEEEEEEB6111BEEFEEEEEEEB611),
    .INIT_1B(256'h18890998EEBBB61181990998EEEEBB1111990998EEEEEB6111990998EEEEEB61),
    .INIT_1C(256'h11888CCBBFB1111111888CCCBFBB8111118F86666600811116688886BBB66111),
    .INIT_1D(256'h88866116CC88111188CC6B6CCC811111111CBBFCCBB11111111B0000000B1111),
    .INIT_1E(256'h11111111111111111111111188881111118111111F8811111888111168881111),
    .INIT_1F(256'h1111BEEEBB611111111111111111111111111111111111111111111111111111),
    .INIT_20(256'h8EEEEEEEEEEE8F888BEEEEEEEEEEE8811BEEFEEEEEEEB61111BEEEEEEEEB6111),
    .INIT_21(256'h18EEEEEEEEEEEB6118EEEEEEEEEEEB6188EEEEEEEEEEE8818EEEEEEEEEEE8888),
    .INIT_22(256'h886BFFBCCB0B1111886B666666611111886BBEEEEBB6611118BEEEEEEEEEB611),
    .INIT_23(256'h1886CCC6B888C8111111BCCB6888C611111B0000C8F861111119BFFBCCBB1111),
    .INIT_24(256'h1111811111111111111888111111111111888C111188811118F8CC61111C8811),
    .INIT_25(256'h111118F881111111111111881111111111111111111111111111111111111111),
    .INIT_26(256'hBBEEEEEEEEEEE6611BEEFEEEEEEEB61111BEEEEEEEEB61111111BEEEEB611111),
    .INIT_27(256'h6E89909990998B61BE89909990998B61BEE888888888EB61BEEEEEEEEEEEEB61),
    .INIT_28(256'h16C066666660C611116888888888611116899099909986111B89909990998611),
    .INIT_29(256'h111CBFFFFBBC1111188B0099900B88111880FFFFFFB088111CCBFFFFFBB0CC11),
    .INIT_2A(256'h111F88111F8811111118881118881111111CCC111CCC1111111CCBFFBBCC1111),
    .INIT_2B(256'h1111111111118811111111111111111111111111111111111118881118881111),
    .INIT_2C(256'h1BEEFEEEEEEEB61111BEEEEEEEEB68111111BEEEEB688881111111111118F881),
    .INIT_2D(256'hB8909990998EBB61BE88888888EEEB61BEEEEEEEEEEEEB611BEEEEEEEEEEB611),
    .INIT_2E(256'h168888888866611168909990998B661168909990998BB661B8909990998EBB61),
    .INIT_2F(256'h11160099900C1111116888BFFFB0881116C888BFFBB0CC111CC8F8666600C611),
    .INIT_30(256'h1111811118881111111888111CCC11111118CCBFBCCC11111116CBFFFBCC1111),
    .INIT_31(256'h1111111111111111111111111111111111111111118881111111111118F88111),
    .INIT_32(256'h18BEEEEEEEEB61118888BEEEEB6111118F881111111111111881111111111111),
    .INIT_33(256'hBEEEE88888888B61BEEEEEEEEEEEEB611EEEEEEEEEEEEB111BEEFEEEEEEEB611),
    .INIT_34(256'h16BE8990999098616BEE899099909861BEEE899099909861BEEE899099909861),
    .INIT_35(256'h1880FFFBB88861111CCBFFFBB888C61116CBB66668F8CC111166688888888611),
    .INIT_36(256'h111CCC1118881111111CCCBBBCC81111111CCBFFBBC61111111C009990061111),
    .INIT_37(256'h11111111111111111188811111111111118F8811111111111118881111811111),
    .INIT_38(256'h111118F881111111111111881111111111111111111111111111111111111111),
    .INIT_39(256'hBBEEEEEEEEEEE6611BEEFEEEEEEEB61111BEEEEEEEEB61111111BEEEEB611111),
    .INIT_3A(256'h6E09F0F9F0F90B61BE09FFF9FFF90B61BE09999999990B61BEE000000000EB61),
    .INIT_3B(256'h888066666FF08881888000000FF08881888999999F9988810B09FFF9FFF90601),
    .INIT_3C(256'h1188CBFFFBC88111111B0099900B11111160FFFFFFB061111CCBFFFFFBB0CC11),
    .INIT_3D(256'h11188111118811111188881118888111188888111888881118888CBBBC888811),
    .INIT_3E(256'h0000000000000000000000000000000011111111111111111111111111111111),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_01(256'h808080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBBBB80808080),
    .INIT_02(256'h8080BBEEEEEEEEEEEEEEEEEEEEBB66668080BBEEEEFFEEEEEEEEEEEEEEBB6680),
    .INIT_03(256'h80BBEEEEEEEEC4FFC4C4EEEEEEEEBB6680BBEEEEEEEEEEC4C4EEEEEEEEEEBB66),
    .INIT_04(256'h8066BBEEEEEEBBC4C4BBBBEEEEBB666680BBEEEEEEEEC4C4C4C4BBEEEEBBBB66),
    .INIT_05(256'h808066BBEEEEEEEEEEEEEEBBBB6666808080BBEEEEEEEEBBBBBBEEEEBBBB6680),
    .INIT_06(256'h808066CC006666666666666600CC66808080806666BBEEEEEEBBBB6666668080),
    .INIT_07(256'h8080C4C4000707070707000000C4C4808080CCCC0007FF070700000000CCCC80),
    .INIT_08(256'h80808080CC00070707000000CC8080808080C4C4000000000000000000C4C480),
    .INIT_09(256'h80808080CCCCCC808080CCCCCC80808080808080CCCC0000000000CCCC808080),
    .INIT_0A(256'h80808080C4C4C4808080C4C4C480808080808080CCCCCC808080CCCCCC808080),
    .INIT_0B(256'h8080808080808080808080808080808080808080C4C4C4808080C4C4C4808080),
    .INIT_0C(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_0D(256'h8080808080BBEEEEEEEEBB668080808080808080808080808080808080808080),
    .INIT_0E(256'h8080BBEEEEFFEEEEEEEEEEEEEEBB6680808080BBEEEEEEEEEEEEEEEEBB668080),
    .INIT_0F(256'h80BBC4FFC4C4EEEEEEEEEEEEEEEEBB668080BBC4C4EEEEEEEEEEEEEEEEBB6680),
    .INIT_10(256'h80BBBBC4C4BBBBEEEEEEEEEEEEEEBB6680BBC4C4C4C4BBEEEEEEEEEEEEEEBB66),
    .INIT_11(256'h8080BBEEEEEEEEEEEEEEEEEEEEBB66668066BBBBBBBBEEEEEEEEEEEEEEBB6666),
    .INIT_12(256'h80808066BBBBEEEEEEBBBB666666CC80808066BBEEEEEEEEEEEEEEBBBB666680),
    .INIT_13(256'h8080CCCCCC07FF070700000000CC6680808066CCCC6666666666660000CCCC80),
    .INIT_14(256'h8080C4C4C400000000000000008080808080C4FFC40707070707000000668080),
    .INIT_15(256'h8080808066CC0007000000CCCC8080808080C4C4C400070707000000CC808080),
    .INIT_16(256'h80808080808080808080CCCCCC80808080808080C4C4C4808080CCCCCC808080),
    .INIT_17(256'h80808080808080808080C4C4C480808080808080808080808080CCCCCC808080),
    .INIT_18(256'h80808080808080808080C4C4C480808080808080808080808080C4C4C4808080),
    .INIT_19(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_1A(256'h808080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBB6680808080),
    .INIT_1B(256'h8080BBEEEEEEEEEEEEEEEEEEC4C466808080BBEEEEFFEEEEEEEEEEEEEEBB6680),
    .INIT_1C(256'h80BBEEEEEEEEEEEEEEEEEEC4C4C4C46680BBEEEEEEEEEEEEEEEEEEC4FFC4C466),
    .INIT_1D(256'h8066BBEEEEEEEEEEEEEEEEBBBBBB666680BBEEEEEEEEEEEEEEEEEEBBC4C4BB66),
    .INIT_1E(256'h808066BBEEEEEEEEEEEEEEBBBB6666808080BBEEEEEEEEEEEEEEEEEEBBBB6666),
    .INIT_1F(256'h8080CCCC0066666666666600CCCC66808080CC66BBBBEEEEEEBBBB6666668080),
    .INIT_20(256'h808080660007070707070000C4FFC480808066CC0007FF0707000000CCCCCC80),
    .INIT_21(256'h80808080CC00070707000000C4C4C480808080800000000000000000C4C4C480),
    .INIT_22(256'h80808080CCCCCC808080C4C4C480808080808080CCCC0007000000CC66808080),
    .INIT_23(256'h80808080CCCCCC80808080808080808080808080CCCCCC808080808080808080),
    .INIT_24(256'h80808080C4C4C480808080808080808080808080C4C4C4808080808080808080),
    .INIT_25(256'h80808080808080808080808080C4C48080808080C4C4C4808080808080808080),
    .INIT_26(256'h808080BBEEEEEEEEBBBB6680C4C4C4C4808080808080808080808080C4FFC4C4),
    .INIT_27(256'hBBEEEEEEFFEEEEEEEEEEEEEEBB66808080BBEEEEEEEEEEEEEEEEEEBB66C4C480),
    .INIT_28(256'hE4E4EEEEEEEEEEEEEEEEEEEEEEBB6680BBEEEEEEEEEEEEEEEEEEEEEEEE668080),
    .INIT_29(256'h80FB00FBE4EEEEEEEEEEEEEEEEBB668080FBE4E4EEEEEEEEEEEEEEEEEEBB6680),
    .INIT_2A(256'hE4FB00FBE4EEEEEEEEEEEEEEBB66808080FB00FBE4EEEEEEEEEEEEEEBBBB6680),
    .INIT_2B(256'h8066E4E4BBEEEEEEEEBBBBBB6680808080E400FBE4EEEEEEEEEEEEBBBB668080),
    .INIT_2C(256'h80808000FF00CCCCCC0007008080808080806666666666666666660080808080),
    .INIT_2D(256'h808080000000C4FFC400000080808080808080FB0707CCCCCC00078080808080),
    .INIT_2E(256'h80808080C400C4C4C400808080808080808080800007C4C4C400008080808080),
    .INIT_2F(256'h808080808080CCCCCC8080808080808080808080C4C4CCCCCCC4808080808080),
    .INIT_30(256'h80808080C4C4C4C4C4C480808080808080808080C4FFC4C4C4C4808080808080),
    .INIT_31(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_32(256'h808080808080808080808080C4C4808080808080808080808080808080808080),
    .INIT_33(256'h8080BBEEEEEEEEEEEEEEEEBB66C4C48080808080BBEEEEEEBBBB66C4FFC4C480),
    .INIT_34(256'hE4BBEEEEEEEEEEEEEEEEEEEEBB66808080BBEEEEFFEEEEEEEEEEEEEEBB668080),
    .INIT_35(256'h8080FBE4E4E4E4EEEEEEEEEEEEBB668080E4E4BBEEEEEEEEEEEEEEEEEEBB6680),
    .INIT_36(256'h8080FBFB00FBFBE4EEEEEEEEEEBB66808080FBFB00FBFBE4EEEEEEEEEEBB6680),
    .INIT_37(256'h80E4E4FB00FBFBE4EEEEBBBBBB668080E480FBFB00FBFBE4EEEEEEEEBBBB8080),
    .INIT_38(256'h8080C4FFC466666666660000C4808080806666E4E4E4E466BBBBBB6666808080),
    .INIT_39(256'h8080C4C4C4CCCC0000070080808080808080C4C4C4CCCCCC00070000C4808080),
    .INIT_3A(256'h808080CC000007CCCC0000808080808080808000000000000000000080808080),
    .INIT_3B(256'hC4C4C46666808066CCCCC4C480808080C4C4CCCC660066CCCCCCC48080808080),
    .INIT_3C(256'h8080C4808080808080FFC4C48080808080C4C4C48080808066C4C4C480808080),
    .INIT_3D(256'h808080808080808080808080808080808080808080808080C4C4C4C480808080),
    .INIT_3E(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_3F(256'h80808080BBEEEEEEBBBB66808080808080808080808080808080808080808080),
    .INIT_40(256'h80BBEEEEFFEEEEEEEEEEEEEEBB6680808080BBEEEEEEEEEEEEEEEEBB66808080),
    .INIT_41(256'hE4EEEEEEEEEEEEEEEEEEEEEEC4FFC4C4E4BBEEEEEEEEEEEEEEEEEEEEEEC4C480),
    .INIT_42(256'hE4E4EEEEEEEEEEEEEEEEEEEEEEC4C480E4EEEEEEEEEEEEEEEEEEEEEEC4C4C4C4),
    .INIT_43(256'h80E4EEEEEEEEEEEEEEEEEEEEEEBB668080E4EEEEEEEEEEEEEEEEEEEEEEBB6680),
    .INIT_44(256'hC4C466BBBBEEEEEEEEBBBB666680808080E4BBEEEEEEEEEEEEEEEEEEBB668080),
    .INIT_45(256'hC4C4660007FF00CCCC00000080808080C4C46600666666666666668080808080),
    .INIT_46(256'h8080800000000000CCC4FFC466808080808080FB00070700CCCC000080808080),
    .INIT_47(256'h80C4C466CCCCCC6600C4C4C4CCC480808080808000CCCC0066C4C4C4CC668080),
    .INIT_48(256'h8080C4C4C4CC80808080C4C4C480808080C4FFC4CCCC6680808080CCC4C48080),
    .INIT_49(256'h80808080C48080808080808080808080808080C4C4C480808080808080808080),
    .INIT_4A(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_4B(256'h8080808080C4FFC4C480808080808080808080808080C4C48080808080808080),
    .INIT_4C(256'h8080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBB668080808080),
    .INIT_4D(256'hBBBBEEEEEEEEEEEEEEEEEEEEEE66668080BBEEEEFFEEEEEEEEEEEEEEBB668080),
    .INIT_4E(256'hBBEEEEE4E4E4E4E4E4E4E4E4EEBB6680BBEEEEEEEEEEEEEEEEEEEEEEEEBB6680),
    .INIT_4F(256'h66EEE4FBFB00FBFBFB00FBFBE4BB6680BBEEE4FBFB00FBFBFB00FBFBE4BB6680),
    .INIT_50(256'h8066E4FBFB00FBFBFB00FBFBE466808080BBE4FBFB00FBFBFB00FBFBE4668080),
    .INIT_51(256'h8066CC006666666666666600CC668080808066E4E4E4E4E4E4E4E4E466808080),
    .INIT_52(256'h80C4C4000707070707070000C4C4808080CCCC0007FF070707000000CCCC8080),
    .INIT_53(256'h808080CC00070707070000CC8080808080C4C4000000FBFBFB000000C4C48080),
    .INIT_54(256'h808080CCCCCC808080CCCCCC80808080808080CCCC0007070000CCCC80808080),
    .INIT_55(256'h808080FFC4C4808080FFC4C480808080808080C4C4C4808080C4C4C480808080),
    .INIT_56(256'h80808080808080808080808080808080808080C4C4C4808080C4C4C480808080),
    .INIT_57(256'h808080808080808080808080C4C4808080808080808080808080808080808080),
    .INIT_58(256'h80808080BBEEEEEEEEBB66C4C4C4C4808080808080808080808080C4FFC4C480),
    .INIT_59(256'h80BBEEEEFFEEEEEEEEEEEEEEBB6680808080BBEEEEEEEEEEEEEEEEBB66C48080),
    .INIT_5A(256'hBBEEEEEEEEEEEEEEEEEEEEEEEEBB668080BBEEEEEEEEEEEEEEEEEEEEBB668080),
    .INIT_5B(256'hBBE4FB00FBFBFB00FBFBE4EEBBBB6680BBEEE4E4E4E4E4E4E4E4EEEEEEBB6680),
    .INIT_5C(256'h66E4FB00FBFBFB00FBFBE4BBBB666680BBE4FB00FBFBFB00FBFBE4EEBBBB6680),
    .INIT_5D(256'h8066E4E4E4E4E4E4E4E466666680808066E4FB00FBFBFB00FBFBE4BB66668080),
    .INIT_5E(256'h8066CCC4C4C4000707000000CCCC808080CCCCC4FFC4666666660000CC668080),
    .INIT_5F(256'h808080660000FBFBFB0000CC80808080808066C4C4C4000707070000C4C48080),
    .INIT_60(256'h808080C4CCCC000700CCCCCC8080808080808066CC0007070700CCCC80808080),
    .INIT_61(256'h80808080C480808080C4C4C480808080808080C4C4C4808080CCCCCC80808080),
    .INIT_62(256'h80808080808080808080C4C4C4808080808080808080808080C4FFC4C4808080),
    .INIT_63(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_64(256'hC4FFC4C480808080808080808080808080C4C480808080808080808080808080),
    .INIT_65(256'h80C4BBEEEEEEEEEEEEEEEEBB66808080C4C4C4C4BBEEEEEEEEBB668080808080),
    .INIT_66(256'h80EEEEEEEEEEEEEEEEEEEEEEEEBB808080BBEEEEFFEEEEEEEEEEEEEEBB668080),
    .INIT_67(256'hBBEEEEEEEEE4E4E4E4E4E4E4E4BB6680BBEEEEEEEEEEEEEEEEEEEEEEEEBB6680),
    .INIT_68(256'hBBEEEEEEE4FBFB00FBFBFB00FBE46680BBEEEEEEE4FBFB00FBFBFB00FBE46680),
    .INIT_69(256'h8066BBEEE4FBFB00FBFBFB00FBE4668066BBEEEEE4FBFB00FBFBFB00FBE46680),
    .INIT_6A(256'h8066CC000066666666C4FFC4CCCC80808080666666E4E4E4E4E4E4E4E4668080),
    .INIT_6B(256'h80C4C4000707070000C4C4C46680808080CCCC0007FF070000C4C4C4CC668080),
    .INIT_6C(256'h808080CCCC0007070000CC6680808080808080CC0000FBFBFB00006680808080),
    .INIT_6D(256'h808080CCCCCC808080C4C4C480808080808080CCCCCC000000CCCCC480808080),
    .INIT_6E(256'h8080C4FFC4C480808080808080808080808080C4C4C480808080C48080808080),
    .INIT_6F(256'h808080808080808080808080808080808080C4C4C48080808080808080808080),
    .INIT_70(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_71(256'h8080808080C1FFC1C180808080808080808080808080C1C18080808080808080),
    .INIT_72(256'h8080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBB668080808080),
    .INIT_73(256'hBBBBEEEEEEEEEEEEEEEEEEEEEE66668080BBEEEEFFEEEEEEEEEEEEEEBB668080),
    .INIT_74(256'hBBEEC3FBFBFBFBFBFBFBFBFBC3BB6680BBEEEEC3C3C3C3C3C3C3C3C3EEBB6680),
    .INIT_75(256'h66EEC3FBFF00FFFBFF00FFFBC3BB6680BBEEC3FBFFFFFFFBFFFFFFFBC3BB6680),
    .INIT_76(256'hC1C1C1FBFBFBFBFBFBFFFBFBC1C1C18000BBC3FBFFFFFFFBFFFFFFFBC3660080),
    .INIT_77(256'hC1C1C1006666666666FFFF00C1C1C180C1C1C1C3C3C3C3C3C3FFFFC3C1C1C180),
    .INIT_78(256'h8080660054545454545440006680808080CCCC4054FF545454404000CCCC8080),
    .INIT_79(256'h8080C1C1CC4054545440CCC1C1808080808080400000FBFBFB00004080808080),
    .INIT_7A(256'h80C1C1C1C1C1808080C1C1C1C1C1808080C1C1C1C1CC404040CCC1C1C1C18080),
    .INIT_7B(256'h808080C1C18080808080C1C1808080808080C1C1C1C1808080C1C1C1C1808080),
    .INIT_7C(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bm_sprite_br_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [11:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "bm_sprite_br.mem" *) 
(* C_INIT_FILE_NAME = "bm_sprite_br.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4000" *) (* C_READ_DEPTH_B = "4000" *) (* C_READ_WIDTH_A = "12" *) 
(* C_READ_WIDTH_B = "12" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "4000" *) (* C_WRITE_DEPTH_B = "4000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module bm_sprite_br_blk_mem_gen_v8_4_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  bm_sprite_br_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module bm_sprite_br_blk_mem_gen_v8_4_1_synth
   (douta,
    clka,
    ena,
    addra);
  output [11:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
