===================0=================
g29896:Y(n_11202) --  u1_slt2_reg_b19_b[bit_clk_pad_i] ===> g40434 [MX2X1 @ clk_i]:B(pi:in_slt_845) ===> u15_crac_din_reg_b15_b[clk_i](n_1083) -- g37365:B1

add primary input -internal /g40434/A
add pin constraint /g40434/A C0
add pin constraint /g40434/B C1
add primary input -internal /g40434/S0
add pin constraint /g40434/S0 C1
For sender domain g29896:Y(n_11202) --  u1_slt2_reg_b19_b[bit_clk_pad_i] 1
===================1=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g31357 [MX2X1 @ clk_i]:B(pi:in_slt_415) ===> u9_din_tmp1_reg_b15_b[clk_i](n_9780) -- g31357:A

add primary input -internal /g31357/A
add pin constraint /g31357/A C0
add pin constraint /g31357/B C1
add primary input -internal /g31357/S0
add pin constraint /g31357/S0 C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================2=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:B0(pi:in_slt_415) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g35985 [MX2X1 @ clk_i]:B(n_6952) ===> g31104 [MX2X1 @ clk_i]:A(n_6955) ===> u9_mem_reg_b1_b_b17_b[clk_i](n_10304) -- g42578:A

add primary input -internal /g31104/A
add pin constraint /g31104/A C1
add primary input -internal /g31104/B
add pin constraint /g31104/B C0
add primary input -internal /g31104/S0
add pin constraint /g31104/S0 C0
add primary input -internal /g35985/A
add pin constraint /g35985/A C0
add primary input -internal /g35985/B
add pin constraint /g35985/B C1
add primary input -internal /g35985/S0
add pin constraint /g35985/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C0
add pin constraint /g37661/A0 C0
add pin constraint /g37661/B0 C1
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================3=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:B0(pi:in_slt_415) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g35987 [MX2X1 @ clk_i]:A(n_6952) ===> g31145 [MX2X1 @ clk_i]:A(n_6953) ===> u9_mem_reg_b3_b_b17_b[clk_i](n_10252) -- g41802:A

add primary input -internal /g31145/A
add pin constraint /g31145/A C1
add primary input -internal /g31145/B
add pin constraint /g31145/B C0
add primary input -internal /g31145/S0
add pin constraint /g31145/S0 C0
add primary input -internal /g35987/A
add pin constraint /g35987/A C1
add primary input -internal /g35987/B
add pin constraint /g35987/B C0
add primary input -internal /g35987/S0
add pin constraint /g35987/S0 C0
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C0
add pin constraint /g37661/A0 C0
add pin constraint /g37661/B0 C1
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================4=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:B0(pi:in_slt_415) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g36001 [MX2X1 @ clk_i]:B(n_6952) ===> g31123 [MX2X1 @ clk_i]:A(n_6936) ===> u9_mem_reg_b2_b_b17_b[clk_i](n_10279) -- g43026:A

add primary input -internal /g31123/A
add pin constraint /g31123/A C1
add primary input -internal /g31123/B
add pin constraint /g31123/B C0
add primary input -internal /g31123/S0
add pin constraint /g31123/S0 C0
add primary input -internal /g36001/A
add pin constraint /g36001/A C0
add primary input -internal /g36001/B
add pin constraint /g36001/B C1
add primary input -internal /g36001/S0
add pin constraint /g36001/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C0
add pin constraint /g37661/A0 C0
add pin constraint /g37661/B0 C1
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================5=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:B0(pi:in_slt_415) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g36140 [MX2X1 @ clk_i]:B(n_6952) ===> g31255 [MX2X1 @ clk_i]:A(n_6865) ===> u9_mem_reg_b0_b_b17_b[clk_i](n_10166) -- g41807:A

add primary input -internal /g31255/A
add pin constraint /g31255/A C1
add primary input -internal /g31255/B
add pin constraint /g31255/B C0
add primary input -internal /g31255/S0
add pin constraint /g31255/S0 C0
add primary input -internal /g36140/A
add pin constraint /g36140/A C0
add primary input -internal /g36140/B
add pin constraint /g36140/B C1
add primary input -internal /g36140/S0
add pin constraint /g36140/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C0
add pin constraint /g37661/A0 C0
add pin constraint /g37661/B0 C1
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================6=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:A0(pi:in_slt_415) ===> g36719 [MX2X1 @ clk_i]:B(n_5733) ===> g30953 [OAI21X1 @ clk_i]:A0(n_5738) ===> u9_mem_reg_b0_b_b19_b[clk_i](n_10764) -- g36719:A

add primary input -internal /g30953/A1
add pin constraint /g30953/A1 C0
add primary input -internal /g30953/A0
add pin constraint /g30953/A0 C0
add primary input -internal /g30953/B0
add pin constraint /g30953/B0 C1
add primary input -internal /g36719/A
add pin constraint /g36719/A C1
add primary input -internal /g36719/B
add pin constraint /g36719/B C0
add primary input -internal /g36719/S0
add pin constraint /g36719/S0 C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C1
add pin constraint /g37662/A0 C1
add pin constraint /g37662/B0 C0
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C0
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================7=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:A0(pi:in_slt_415) ===> g36723 [MX2X1 @ clk_i]:B(n_5733) ===> g30977 [OAI21X1 @ clk_i]:A0(n_5734) ===> u9_mem_reg_b2_b_b19_b[clk_i](n_10731) -- g36723:A

add primary input -internal /g30977/A1
add pin constraint /g30977/A1 C0
add primary input -internal /g30977/A0
add pin constraint /g30977/A0 C0
add primary input -internal /g30977/B0
add pin constraint /g30977/B0 C1
add primary input -internal /g36723/A
add pin constraint /g36723/A C1
add primary input -internal /g36723/B
add pin constraint /g36723/B C0
add primary input -internal /g36723/S0
add pin constraint /g36723/S0 C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C1
add pin constraint /g37662/A0 C1
add pin constraint /g37662/B0 C0
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C0
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================8=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:A0(pi:in_slt_415) ===> g36739 [MX2X1 @ clk_i]:B(n_5733) ===> g30960 [OAI21X1 @ clk_i]:A0(n_5731) ===> u9_mem_reg_b1_b_b19_b[clk_i](n_10755) -- g36739:A

add primary input -internal /g30960/A1
add pin constraint /g30960/A1 C0
add primary input -internal /g30960/A0
add pin constraint /g30960/A0 C0
add primary input -internal /g30960/B0
add pin constraint /g30960/B0 C1
add primary input -internal /g36739/A
add pin constraint /g36739/A C1
add primary input -internal /g36739/B
add pin constraint /g36739/B C0
add primary input -internal /g36739/S0
add pin constraint /g36739/S0 C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C1
add pin constraint /g37662/A0 C1
add pin constraint /g37662/B0 C0
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C0
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================9=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:A0(pi:in_slt_415) ===> g36829 [NOR2X1 @ clk_i]:A(n_5733) ===> g36725 [AOI21X1 @ clk_i]:B0(n_5569) ===> g30991 [OAI21X1 @ clk_i]:A0(n_6088) ===> u9_mem_reg_b3_b_b19_b[clk_i](n_10712) -- g42358:A

add primary input -internal /g30991/A1
add pin constraint /g30991/A1 C0
add primary input -internal /g30991/A0
add pin constraint /g30991/A0 C0
add primary input -internal /g30991/B0
add pin constraint /g30991/B0 C1
add primary input -internal /g36725/A1
add pin constraint /g36725/A1 C0
add primary input -internal /g36725/A0
add pin constraint /g36725/A0 C0
add primary input -internal /g36725/B0
add pin constraint /g36725/B0 C1
add primary input -internal /g36829/A
add pin constraint /g36829/A C0
add primary input -internal /g36829/B
add pin constraint /g36829/B C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C1
add pin constraint /g37662/A0 C1
add pin constraint /g37662/B0 C0
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C0
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================10=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g39734 [NAND2X1 @ clk_i]:A(pi:in_slt_415) ===> g37226 [MX2X1 @ clk_i]:B(n_4767) ===> g30973 [OAI21X1 @ clk_i]:A0(n_4781) ===> u9_mem_reg_b1_b_b31_b[clk_i](n_10737) -- g37226:A

add primary input -internal /g30973/A1
add pin constraint /g30973/A1 C0
add primary input -internal /g30973/A0
add pin constraint /g30973/A0 C0
add primary input -internal /g30973/B0
add pin constraint /g30973/B0 C1
add primary input -internal /g37226/A
add pin constraint /g37226/A C1
add primary input -internal /g37226/B
add pin constraint /g37226/B C0
add primary input -internal /g37226/S0
add pin constraint /g37226/S0 C1
add pin constraint /g39734/A C1
add primary input -internal /g39734/B
add pin constraint /g39734/B C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================11=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g39734 [NAND2X1 @ clk_i]:A(pi:in_slt_415) ===> g37234 [MX2X1 @ clk_i]:B(n_4767) ===> g30989 [OAI21X1 @ clk_i]:A0(n_4768) ===> u9_mem_reg_b2_b_b31_b[clk_i](n_10714) -- g37234:A

add primary input -internal /g30989/A1
add pin constraint /g30989/A1 C0
add primary input -internal /g30989/A0
add pin constraint /g30989/A0 C0
add primary input -internal /g30989/B0
add pin constraint /g30989/B0 C1
add primary input -internal /g37234/A
add pin constraint /g37234/A C1
add primary input -internal /g37234/B
add pin constraint /g37234/B C0
add primary input -internal /g37234/S0
add pin constraint /g37234/S0 C1
add pin constraint /g39734/A C1
add primary input -internal /g39734/B
add pin constraint /g39734/B C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================12=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g39734 [NAND2X1 @ clk_i]:A(pi:in_slt_415) ===> g37536 [NOR2X1 @ clk_i]:A(n_4767) ===> g37257 [AOI21X1 @ clk_i]:B0(n_3953) ===> g31003 [OAI21X1 @ clk_i]:A0(n_5351) ===> u9_mem_reg_b3_b_b31_b[clk_i](n_10700) -- g42175:A

add primary input -internal /g31003/A1
add pin constraint /g31003/A1 C0
add primary input -internal /g31003/A0
add pin constraint /g31003/A0 C0
add primary input -internal /g31003/B0
add pin constraint /g31003/B0 C1
add primary input -internal /g37257/A1
add pin constraint /g37257/A1 C0
add primary input -internal /g37257/A0
add pin constraint /g37257/A0 C0
add primary input -internal /g37257/B0
add pin constraint /g37257/B0 C1
add primary input -internal /g37536/A
add pin constraint /g37536/A C0
add primary input -internal /g37536/B
add pin constraint /g37536/B C1
add pin constraint /g39734/A C1
add primary input -internal /g39734/B
add pin constraint /g39734/B C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================13=================
g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] ===> g39734 [NAND2X1 @ clk_i]:A(pi:in_slt_415) ===> g39733 [INVX1 @ clk_i]:A(n_4767) ===> g37538 [NAND2X1 @ clk_i]:B(n_2989) ===> g37379 [OAI21X1 @ clk_i]:B0(n_4647) ===> g31269 [MX2X1 @ clk_i]:A(n_5487) ===> u9_mem_reg_b0_b_b31_b[clk_i](n_10150) -- g37379:A0

add primary input -internal /g31269/A
add pin constraint /g31269/A C1
add primary input -internal /g31269/B
add pin constraint /g31269/B C0
add primary input -internal /g31269/S0
add pin constraint /g31269/S0 C0
add primary input -internal /g37379/A1
add pin constraint /g37379/A1 C1
add primary input -internal /g37379/A0
add pin constraint /g37379/A0 C1
add primary input -internal /g37379/B0
add pin constraint /g37379/B0 C0
add primary input -internal /g37538/A
add pin constraint /g37538/A C1
add primary input -internal /g37538/B
add pin constraint /g37538/B C1
add primary input -internal /g39733/A
add pin constraint /g39733/A C0
add pin constraint /g39734/A C1
add primary input -internal /g39734/B
add pin constraint /g39734/B C1
For sender domain g29897:Y(n_11201) --  u1_slt3_reg_b19_b[bit_clk_pad_i] 1
===================14=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g31393 [MX2X1 @ clk_i]:B(pi:in_slt_437) ===> u10_din_tmp1_reg_b15_b[clk_i](n_9854) -- g31393:A

add primary input -internal /g31393/A
add pin constraint /g31393/A C0
add pin constraint /g31393/B C1
add primary input -internal /g31393/S0
add pin constraint /g31393/S0 C1
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================15=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g39262 [NAND2X1 @ clk_i]:B(pi:in_slt_437) ===> g37263 [MX2X1 @ clk_i]:B(n_5339) ===> g31068 [OAI21X1 @ clk_i]:A0(n_5349) ===> u10_mem_reg_b1_b_b31_b[clk_i](n_10665) -- g37263:A

add primary input -internal /g31068/A1
add pin constraint /g31068/A1 C0
add primary input -internal /g31068/A0
add pin constraint /g31068/A0 C0
add primary input -internal /g31068/B0
add pin constraint /g31068/B0 C1
add primary input -internal /g37263/A
add pin constraint /g37263/A C1
add primary input -internal /g37263/B
add pin constraint /g37263/B C0
add primary input -internal /g37263/S0
add pin constraint /g37263/S0 C1
add primary input -internal /g39262/A
add pin constraint /g39262/A C1
add pin constraint /g39262/B C1
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================16=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g39262 [NAND2X1 @ clk_i]:B(pi:in_slt_437) ===> g37278 [MX2X1 @ clk_i]:B(n_5339) ===> g30975 [OAI21X1 @ clk_i]:A0(n_5340) ===> u10_mem_reg_b2_b_b31_b[clk_i](n_10733) -- g37278:A

add primary input -internal /g30975/A1
add pin constraint /g30975/A1 C0
add primary input -internal /g30975/A0
add pin constraint /g30975/A0 C0
add primary input -internal /g30975/B0
add pin constraint /g30975/B0 C1
add primary input -internal /g37278/A
add pin constraint /g37278/A C1
add primary input -internal /g37278/B
add pin constraint /g37278/B C0
add primary input -internal /g37278/S0
add pin constraint /g37278/S0 C1
add primary input -internal /g39262/A
add pin constraint /g39262/A C1
add pin constraint /g39262/B C1
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================17=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g39262 [NAND2X1 @ clk_i]:B(pi:in_slt_437) ===> g37511 [NOR2X1 @ clk_i]:A(n_5339) ===> g37256 [AOI21X1 @ clk_i]:B0(n_4655) ===> g31017 [OAI21X1 @ clk_i]:A0(n_5505) ===> u10_mem_reg_b3_b_b31_b[clk_i](n_10680) -- g42172:A

add primary input -internal /g31017/A1
add pin constraint /g31017/A1 C0
add primary input -internal /g31017/A0
add pin constraint /g31017/A0 C0
add primary input -internal /g31017/B0
add pin constraint /g31017/B0 C1
add primary input -internal /g37256/A1
add pin constraint /g37256/A1 C0
add primary input -internal /g37256/A0
add pin constraint /g37256/A0 C0
add primary input -internal /g37256/B0
add pin constraint /g37256/B0 C1
add primary input -internal /g37511/A
add pin constraint /g37511/A C0
add primary input -internal /g37511/B
add pin constraint /g37511/B C1
add primary input -internal /g39262/A
add pin constraint /g39262/A C1
add pin constraint /g39262/B C1
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================18=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g39262 [NAND2X1 @ clk_i]:B(pi:in_slt_437) ===> g39261 [INVX1 @ clk_i]:A(n_5339) ===> g37573 [NAND2X1 @ clk_i]:B(n_4206) ===> g37410 [OAI21X1 @ clk_i]:B0(n_5228) ===> g31338 [MX2X1 @ clk_i]:A(n_5641) ===> u10_mem_reg_b0_b_b31_b[clk_i](n_10126) -- g37410:A0

add primary input -internal /g31338/A
add pin constraint /g31338/A C1
add primary input -internal /g31338/B
add pin constraint /g31338/B C0
add primary input -internal /g31338/S0
add pin constraint /g31338/S0 C0
add primary input -internal /g37410/A1
add pin constraint /g37410/A1 C1
add primary input -internal /g37410/A0
add pin constraint /g37410/A0 C1
add primary input -internal /g37410/B0
add pin constraint /g37410/B0 C0
add primary input -internal /g37573/A
add pin constraint /g37573/A C1
add primary input -internal /g37573/B
add pin constraint /g37573/B C1
add primary input -internal /g39261/A
add pin constraint /g39261/A C0
add primary input -internal /g39262/A
add pin constraint /g39262/A C1
add pin constraint /g39262/B C1
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================19=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g35978 [MX2X1 @ clk_i]:B(n_6011) ===> g31094 [MX2X1 @ clk_i]:A(n_6031) ===> u10_mem_reg_b2_b_b17_b[clk_i](n_10316) -- g42473:A

add primary input -internal /g31094/A
add pin constraint /g31094/A C1
add primary input -internal /g31094/B
add pin constraint /g31094/B C0
add primary input -internal /g31094/S0
add pin constraint /g31094/S0 C0
add primary input -internal /g35978/A
add pin constraint /g35978/A C0
add primary input -internal /g35978/B
add pin constraint /g35978/B C1
add primary input -internal /g35978/S0
add pin constraint /g35978/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C1
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C1
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C0
add pin constraint /g37894/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================20=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g36034 [MX2X1 @ clk_i]:A(n_6011) ===> g31166 [MX2X1 @ clk_i]:A(n_6012) ===> u10_mem_reg_b3_b_b17_b[clk_i](n_10224) -- g42343:A

add primary input -internal /g31166/A
add pin constraint /g31166/A C1
add primary input -internal /g31166/B
add pin constraint /g31166/B C0
add primary input -internal /g31166/S0
add pin constraint /g31166/S0 C0
add primary input -internal /g36034/A
add pin constraint /g36034/A C1
add primary input -internal /g36034/B
add pin constraint /g36034/B C0
add primary input -internal /g36034/S0
add pin constraint /g36034/S0 C0
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C1
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C1
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C0
add pin constraint /g37894/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================21=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g36110 [MX2X1 @ clk_i]:B(n_6011) ===> g31212 [MX2X1 @ clk_i]:A(n_5973) ===> u10_mem_reg_b1_b_b17_b[clk_i](n_10190) -- g39227:A

add primary input -internal /g31212/A
add pin constraint /g31212/A C1
add primary input -internal /g31212/B
add pin constraint /g31212/B C0
add primary input -internal /g31212/S0
add pin constraint /g31212/S0 C0
add primary input -internal /g36110/A
add pin constraint /g36110/A C0
add primary input -internal /g36110/B
add pin constraint /g36110/B C1
add primary input -internal /g36110/S0
add pin constraint /g36110/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C1
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C1
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C0
add pin constraint /g37894/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================22=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g36168 [MX2X1 @ clk_i]:B(n_6011) ===> g31296 [MX2X1 @ clk_i]:A(n_5956) ===> u10_mem_reg_b0_b_b17_b[clk_i](n_10131) -- g42595:A

add primary input -internal /g31296/A
add pin constraint /g31296/A C1
add primary input -internal /g31296/B
add pin constraint /g31296/B C0
add primary input -internal /g31296/S0
add pin constraint /g31296/S0 C0
add primary input -internal /g36168/A
add pin constraint /g36168/A C0
add primary input -internal /g36168/B
add pin constraint /g36168/B C1
add primary input -internal /g36168/S0
add pin constraint /g36168/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C1
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C1
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C0
add pin constraint /g37894/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================23=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g36716 [MX2X1 @ clk_i]:B(n_5422) ===> g30947 [OAI21X1 @ clk_i]:A0(n_5425) ===> u10_mem_reg_b2_b_b19_b[clk_i](n_10771) -- g36716:A

add primary input -internal /g30947/A1
add pin constraint /g30947/A1 C0
add primary input -internal /g30947/A0
add pin constraint /g30947/A0 C0
add primary input -internal /g30947/B0
add pin constraint /g30947/B0 C1
add primary input -internal /g36716/A
add pin constraint /g36716/A C1
add primary input -internal /g36716/B
add pin constraint /g36716/B C0
add primary input -internal /g36716/S0
add pin constraint /g36716/S0 C1
add pin constraint /g37900/A1 C1
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C1
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C0
add pin constraint /g37900/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================24=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g36721 [MX2X1 @ clk_i]:B(n_5422) ===> g31047 [OAI21X1 @ clk_i]:A0(n_5423) ===> u10_mem_reg_b1_b_b19_b[clk_i](n_10675) -- g36721:A

add primary input -internal /g31047/A1
add pin constraint /g31047/A1 C0
add primary input -internal /g31047/A0
add pin constraint /g31047/A0 C0
add primary input -internal /g31047/B0
add pin constraint /g31047/B0 C1
add primary input -internal /g36721/A
add pin constraint /g36721/A C1
add primary input -internal /g36721/B
add pin constraint /g36721/B C0
add primary input -internal /g36721/S0
add pin constraint /g36721/S0 C1
add pin constraint /g37900/A1 C1
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C1
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C0
add pin constraint /g37900/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================25=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g36733 [MX2X1 @ clk_i]:B(n_5422) ===> g31021 [OAI21X1 @ clk_i]:A0(n_5415) ===> u10_mem_reg_b0_b_b19_b[clk_i](n_10677) -- g36733:A

add primary input -internal /g31021/A1
add pin constraint /g31021/A1 C0
add primary input -internal /g31021/A0
add pin constraint /g31021/A0 C0
add primary input -internal /g31021/B0
add pin constraint /g31021/B0 C1
add primary input -internal /g36733/A
add pin constraint /g36733/A C1
add primary input -internal /g36733/B
add pin constraint /g36733/B C0
add primary input -internal /g36733/S0
add pin constraint /g36733/S0 C1
add pin constraint /g37900/A1 C1
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C1
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C0
add pin constraint /g37900/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================26=================
g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:A1(pi:in_slt_437) ===> g36858 [NOR2X1 @ clk_i]:A(n_5422) ===> g36728 [AOI21X1 @ clk_i]:B0(n_4819) ===> g31005 [OAI21X1 @ clk_i]:A0(n_5576) ===> u10_mem_reg_b3_b_b19_b[clk_i](n_10697) -- g42635:A

add primary input -internal /g31005/A1
add pin constraint /g31005/A1 C0
add primary input -internal /g31005/A0
add pin constraint /g31005/A0 C0
add primary input -internal /g31005/B0
add pin constraint /g31005/B0 C1
add primary input -internal /g36728/A1
add pin constraint /g36728/A1 C0
add primary input -internal /g36728/A0
add pin constraint /g36728/A0 C0
add primary input -internal /g36728/B0
add pin constraint /g36728/B0 C1
add primary input -internal /g36858/A
add pin constraint /g36858/A C0
add primary input -internal /g36858/B
add pin constraint /g36858/B C1
add pin constraint /g37900/A1 C1
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C1
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C0
add pin constraint /g37900/B1 C0
For sender domain g29898:Y(n_11200) --  u1_slt4_reg_b19_b[bit_clk_pad_i] 1
===================27=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g31377 [MX2X1 @ clk_i]:B(pi:in_slt_459) ===> u11_din_tmp1_reg_b15_b[clk_i](n_10106) -- g31377:A

add primary input -internal /g31377/A
add pin constraint /g31377/A C0
add pin constraint /g31377/B C1
add primary input -internal /g31377/S0
add pin constraint /g31377/S0 C1
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================28=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g39616 [NAND2X1 @ clk_i]:B(pi:in_slt_459) ===> g37208 [MX2X1 @ clk_i]:B(n_5300) ===> g31035 [OAI21X1 @ clk_i]:A0(n_5381) ===> u11_mem_reg_b1_b_b31_b[clk_i](n_10879) -- g37208:A

add primary input -internal /g31035/A1
add pin constraint /g31035/A1 C0
add primary input -internal /g31035/A0
add pin constraint /g31035/A0 C0
add primary input -internal /g31035/B0
add pin constraint /g31035/B0 C1
add primary input -internal /g37208/A
add pin constraint /g37208/A C1
add primary input -internal /g37208/B
add pin constraint /g37208/B C0
add primary input -internal /g37208/S0
add pin constraint /g37208/S0 C1
add primary input -internal /g39616/A
add pin constraint /g39616/A C1
add pin constraint /g39616/B C1
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================29=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g39616 [NAND2X1 @ clk_i]:B(pi:in_slt_459) ===> g37302 [MX2X1 @ clk_i]:B(n_5300) ===> g31052 [OAI21X1 @ clk_i]:A0(n_5301) ===> u11_mem_reg_b2_b_b31_b[clk_i](n_10859) -- g37302:A

add primary input -internal /g31052/A1
add pin constraint /g31052/A1 C0
add primary input -internal /g31052/A0
add pin constraint /g31052/A0 C0
add primary input -internal /g31052/B0
add pin constraint /g31052/B0 C1
add primary input -internal /g37302/A
add pin constraint /g37302/A C1
add primary input -internal /g37302/B
add pin constraint /g37302/B C0
add primary input -internal /g37302/S0
add pin constraint /g37302/S0 C1
add primary input -internal /g39616/A
add pin constraint /g39616/A C1
add pin constraint /g39616/B C1
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================30=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g39616 [NAND2X1 @ clk_i]:B(pi:in_slt_459) ===> g37586 [NOR2X1 @ clk_i]:A(n_5300) ===> g37216 [AOI21X1 @ clk_i]:B0(n_4635) ===> g31077 [OAI21X1 @ clk_i]:A0(n_5523) ===> u11_mem_reg_b3_b_b31_b[clk_i](n_10845) -- g42232:A

add primary input -internal /g31077/A1
add pin constraint /g31077/A1 C0
add primary input -internal /g31077/A0
add pin constraint /g31077/A0 C0
add primary input -internal /g31077/B0
add pin constraint /g31077/B0 C1
add primary input -internal /g37216/A1
add pin constraint /g37216/A1 C0
add primary input -internal /g37216/A0
add pin constraint /g37216/A0 C0
add primary input -internal /g37216/B0
add pin constraint /g37216/B0 C1
add primary input -internal /g37586/A
add pin constraint /g37586/A C0
add primary input -internal /g37586/B
add pin constraint /g37586/B C1
add primary input -internal /g39616/A
add pin constraint /g39616/A C1
add pin constraint /g39616/B C1
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================31=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g39616 [NAND2X1 @ clk_i]:B(pi:in_slt_459) ===> g39615 [INVX1 @ clk_i]:A(n_5300) ===> g37533 [NAND2X1 @ clk_i]:B(n_4161) ===> g37393 [OAI21X1 @ clk_i]:B0(n_5244) ===> g31322 [MX2X1 @ clk_i]:A(n_5659) ===> u11_mem_reg_b0_b_b31_b[clk_i](n_10428) -- g37393:A0

add primary input -internal /g31322/A
add pin constraint /g31322/A C1
add primary input -internal /g31322/B
add pin constraint /g31322/B C0
add primary input -internal /g31322/S0
add pin constraint /g31322/S0 C0
add primary input -internal /g37393/A1
add pin constraint /g37393/A1 C1
add primary input -internal /g37393/A0
add pin constraint /g37393/A0 C1
add primary input -internal /g37393/B0
add pin constraint /g37393/B0 C0
add primary input -internal /g37533/A
add pin constraint /g37533/A C1
add primary input -internal /g37533/B
add pin constraint /g37533/B C1
add primary input -internal /g39615/A
add pin constraint /g39615/A C0
add primary input -internal /g39616/A
add pin constraint /g39616/A C1
add pin constraint /g39616/B C1
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================32=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g35980 [MX2X1 @ clk_i]:A(n_5987) ===> g31230 [MX2X1 @ clk_i]:A(n_6027) ===> u11_mem_reg_b3_b_b17_b[clk_i](n_10834) -- g42570:A

add primary input -internal /g31230/A
add pin constraint /g31230/A C1
add primary input -internal /g31230/B
add pin constraint /g31230/B C0
add primary input -internal /g31230/S0
add pin constraint /g31230/S0 C0
add primary input -internal /g35980/A
add pin constraint /g35980/A C1
add primary input -internal /g35980/B
add pin constraint /g35980/B C0
add primary input -internal /g35980/S0
add pin constraint /g35980/S0 C0
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C1
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C1
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C0
add pin constraint /g37897/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================33=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g36084 [MX2X1 @ clk_i]:B(n_5987) ===> g31184 [MX2X1 @ clk_i]:A(n_5989) ===> u11_mem_reg_b1_b_b17_b[clk_i](n_10556) -- g42525:A

add primary input -internal /g31184/A
add pin constraint /g31184/A C1
add primary input -internal /g31184/B
add pin constraint /g31184/B C0
add primary input -internal /g31184/S0
add pin constraint /g31184/S0 C0
add primary input -internal /g36084/A
add pin constraint /g36084/A C0
add primary input -internal /g36084/B
add pin constraint /g36084/B C1
add primary input -internal /g36084/S0
add pin constraint /g36084/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C1
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C1
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C0
add pin constraint /g37897/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================34=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g36105 [MX2X1 @ clk_i]:B(n_5987) ===> g31207 [MX2X1 @ clk_i]:A(n_5979) ===> u11_mem_reg_b2_b_b17_b[clk_i](n_10841) -- g42234:A

add primary input -internal /g31207/A
add pin constraint /g31207/A C1
add primary input -internal /g31207/B
add pin constraint /g31207/B C0
add primary input -internal /g31207/S0
add pin constraint /g31207/S0 C0
add primary input -internal /g36105/A
add pin constraint /g36105/A C0
add primary input -internal /g36105/B
add pin constraint /g36105/B C1
add primary input -internal /g36105/S0
add pin constraint /g36105/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C1
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C1
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C0
add pin constraint /g37897/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================35=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g36170 [MX2X1 @ clk_i]:B(n_5987) ===> g31299 [MX2X1 @ clk_i]:A(n_5952) ===> u11_mem_reg_b0_b_b17_b[clk_i](n_10447) -- g42065:A

add primary input -internal /g31299/A
add pin constraint /g31299/A C1
add primary input -internal /g31299/B
add pin constraint /g31299/B C0
add primary input -internal /g31299/S0
add pin constraint /g31299/S0 C0
add primary input -internal /g36170/A
add pin constraint /g36170/A C0
add primary input -internal /g36170/B
add pin constraint /g36170/B C1
add primary input -internal /g36170/S0
add pin constraint /g36170/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C1
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C1
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C0
add pin constraint /g37897/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================36=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g36732 [MX2X1 @ clk_i]:B(n_5410) ===> g31020 [OAI21X1 @ clk_i]:A0(n_5416) ===> u11_mem_reg_b0_b_b19_b[clk_i](n_10898) -- g36732:A

add primary input -internal /g31020/A1
add pin constraint /g31020/A1 C0
add primary input -internal /g31020/A0
add pin constraint /g31020/A0 C0
add primary input -internal /g31020/B0
add pin constraint /g31020/B0 C1
add primary input -internal /g36732/A
add pin constraint /g36732/A C1
add primary input -internal /g36732/B
add pin constraint /g36732/B C0
add primary input -internal /g36732/S0
add pin constraint /g36732/S0 C1
add pin constraint /g37899/A1 C1
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C1
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C0
add pin constraint /g37899/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================37=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g36738 [MX2X1 @ clk_i]:B(n_5410) ===> g31037 [OAI21X1 @ clk_i]:A0(n_5411) ===> u11_mem_reg_b2_b_b19_b[clk_i](n_10876) -- g36738:A

add primary input -internal /g31037/A1
add pin constraint /g31037/A1 C0
add primary input -internal /g31037/A0
add pin constraint /g31037/A0 C0
add primary input -internal /g31037/B0
add pin constraint /g31037/B0 C1
add primary input -internal /g36738/A
add pin constraint /g36738/A C1
add primary input -internal /g36738/B
add pin constraint /g36738/B C0
add primary input -internal /g36738/S0
add pin constraint /g36738/S0 C1
add pin constraint /g37899/A1 C1
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C1
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C0
add pin constraint /g37899/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================38=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g36742 [MX2X1 @ clk_i]:B(n_5410) ===> g31023 [OAI21X1 @ clk_i]:A0(n_5406) ===> u11_mem_reg_b1_b_b19_b[clk_i](n_10896) -- g36742:A

add primary input -internal /g31023/A1
add pin constraint /g31023/A1 C0
add primary input -internal /g31023/A0
add pin constraint /g31023/A0 C0
add primary input -internal /g31023/B0
add pin constraint /g31023/B0 C1
add primary input -internal /g36742/A
add pin constraint /g36742/A C1
add primary input -internal /g36742/B
add pin constraint /g36742/B C0
add primary input -internal /g36742/S0
add pin constraint /g36742/S0 C1
add pin constraint /g37899/A1 C1
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C1
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C0
add pin constraint /g37899/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================39=================
g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:A1(pi:in_slt_459) ===> g37125 [NOR2X1 @ clk_i]:A(n_5410) ===> g36714 [AOI21X1 @ clk_i]:B0(n_4803) ===> g31063 [OAI21X1 @ clk_i]:A0(n_5583) ===> u11_mem_reg_b3_b_b19_b[clk_i](n_10857) -- g42247:A

add primary input -internal /g31063/A1
add pin constraint /g31063/A1 C0
add primary input -internal /g31063/A0
add pin constraint /g31063/A0 C0
add primary input -internal /g31063/B0
add pin constraint /g31063/B0 C1
add primary input -internal /g36714/A1
add pin constraint /g36714/A1 C0
add primary input -internal /g36714/A0
add pin constraint /g36714/A0 C0
add primary input -internal /g36714/B0
add pin constraint /g36714/B0 C1
add primary input -internal /g37125/A
add pin constraint /g37125/A C0
add primary input -internal /g37125/B
add pin constraint /g37125/B C1
add pin constraint /g37899/A1 C1
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C1
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C0
add pin constraint /g37899/B1 C0
For sender domain g29899:Y(n_11199) --  u1_slt6_reg_b19_b[bit_clk_pad_i] 1
===================40=================
g29910:Y(n_11198) --  u1_slt2_reg_b18_b[bit_clk_pad_i] ===> g40433 [MX2X1 @ clk_i]:B(pi:in_slt_844) ===> u15_crac_din_reg_b14_b[clk_i](n_1030) -- g37376:B1

add primary input -internal /g40433/A
add pin constraint /g40433/A C0
add pin constraint /g40433/B C1
add primary input -internal /g40433/S0
add pin constraint /g40433/S0 C1
For sender domain g29910:Y(n_11198) --  u1_slt2_reg_b18_b[bit_clk_pad_i] 1
===================41=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g31356 [MX2X1 @ clk_i]:B(pi:in_slt_414) ===> u9_din_tmp1_reg_b14_b[clk_i](n_9782) -- g31356:A

add primary input -internal /g31356/A
add pin constraint /g31356/A C0
add pin constraint /g31356/B C1
add primary input -internal /g31356/S0
add pin constraint /g31356/S0 C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================42=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:A0(pi:in_slt_414) ===> g36718 [MX2X1 @ clk_i]:B(n_5736) ===> g30952 [OAI21X1 @ clk_i]:A0(n_5740) ===> u9_mem_reg_b0_b_b18_b[clk_i](n_10765) -- g36718:A

add primary input -internal /g30952/A1
add pin constraint /g30952/A1 C0
add primary input -internal /g30952/A0
add pin constraint /g30952/A0 C0
add primary input -internal /g30952/B0
add pin constraint /g30952/B0 C1
add primary input -internal /g36718/A
add pin constraint /g36718/A C1
add primary input -internal /g36718/B
add pin constraint /g36718/B C0
add primary input -internal /g36718/S0
add pin constraint /g36718/S0 C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C1
add pin constraint /g37609/A0 C1
add pin constraint /g37609/B0 C0
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C0
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================43=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:A0(pi:in_slt_414) ===> g36720 [MX2X1 @ clk_i]:B(n_5736) ===> g30959 [OAI21X1 @ clk_i]:A0(n_5737) ===> u9_mem_reg_b1_b_b18_b[clk_i](n_10756) -- g36720:A

add primary input -internal /g30959/A1
add pin constraint /g30959/A1 C0
add primary input -internal /g30959/A0
add pin constraint /g30959/A0 C0
add primary input -internal /g30959/B0
add pin constraint /g30959/B0 C1
add primary input -internal /g36720/A
add pin constraint /g36720/A C1
add primary input -internal /g36720/B
add pin constraint /g36720/B C0
add primary input -internal /g36720/S0
add pin constraint /g36720/S0 C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C1
add pin constraint /g37609/A0 C1
add pin constraint /g37609/B0 C0
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C0
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================44=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:A0(pi:in_slt_414) ===> g36722 [MX2X1 @ clk_i]:B(n_5736) ===> g30976 [OAI21X1 @ clk_i]:A0(n_5735) ===> u9_mem_reg_b2_b_b18_b[clk_i](n_10732) -- g36722:A

add primary input -internal /g30976/A1
add pin constraint /g30976/A1 C0
add primary input -internal /g30976/A0
add pin constraint /g30976/A0 C0
add primary input -internal /g30976/B0
add pin constraint /g30976/B0 C1
add primary input -internal /g36722/A
add pin constraint /g36722/A C1
add primary input -internal /g36722/B
add pin constraint /g36722/B C0
add primary input -internal /g36722/S0
add pin constraint /g36722/S0 C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C1
add pin constraint /g37609/A0 C1
add pin constraint /g37609/B0 C0
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C0
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================45=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:A0(pi:in_slt_414) ===> g36828 [NOR2X1 @ clk_i]:A(n_5736) ===> g36724 [AOI21X1 @ clk_i]:B0(n_5570) ===> g30990 [OAI21X1 @ clk_i]:A0(n_6090) ===> u9_mem_reg_b3_b_b18_b[clk_i](n_10713) -- g42544:A

add primary input -internal /g30990/A1
add pin constraint /g30990/A1 C0
add primary input -internal /g30990/A0
add pin constraint /g30990/A0 C0
add primary input -internal /g30990/B0
add pin constraint /g30990/B0 C1
add primary input -internal /g36724/A1
add pin constraint /g36724/A1 C0
add primary input -internal /g36724/A0
add pin constraint /g36724/A0 C0
add primary input -internal /g36724/B0
add pin constraint /g36724/B0 C1
add primary input -internal /g36828/A
add pin constraint /g36828/A C0
add primary input -internal /g36828/B
add pin constraint /g36828/B C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C1
add pin constraint /g37609/A0 C1
add pin constraint /g37609/B0 C0
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C0
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================46=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:B0(pi:in_slt_414) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36014 [MX2X1 @ clk_i]:A(n_6883) ===> g31144 [MX2X1 @ clk_i]:A(n_6923) ===> u9_mem_reg_b3_b_b16_b[clk_i](n_10253) -- g42078:A

add primary input -internal /g31144/A
add pin constraint /g31144/A C1
add primary input -internal /g31144/B
add pin constraint /g31144/B C0
add primary input -internal /g31144/S0
add pin constraint /g31144/S0 C0
add primary input -internal /g36014/A
add pin constraint /g36014/A C1
add primary input -internal /g36014/B
add pin constraint /g36014/B C0
add primary input -internal /g36014/S0
add pin constraint /g36014/S0 C0
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C0
add pin constraint /g37660/A0 C0
add pin constraint /g37660/B0 C1
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================47=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:B0(pi:in_slt_414) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36059 [MX2X1 @ clk_i]:B(n_6883) ===> g31103 [MX2X1 @ clk_i]:A(n_6885) ===> u9_mem_reg_b1_b_b16_b[clk_i](n_10305) -- g41955:A

add primary input -internal /g31103/A
add pin constraint /g31103/A C1
add primary input -internal /g31103/B
add pin constraint /g31103/B C0
add primary input -internal /g31103/S0
add pin constraint /g31103/S0 C0
add primary input -internal /g36059/A
add pin constraint /g36059/A C0
add primary input -internal /g36059/B
add pin constraint /g36059/B C1
add primary input -internal /g36059/S0
add pin constraint /g36059/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C0
add pin constraint /g37660/A0 C0
add pin constraint /g37660/B0 C1
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================48=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:B0(pi:in_slt_414) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36070 [MX2X1 @ clk_i]:B(n_6883) ===> g31122 [MX2X1 @ clk_i]:A(n_6874) ===> u9_mem_reg_b2_b_b16_b[clk_i](n_10280) -- g42833:A

add primary input -internal /g31122/A
add pin constraint /g31122/A C1
add primary input -internal /g31122/B
add pin constraint /g31122/B C0
add primary input -internal /g31122/S0
add pin constraint /g31122/S0 C0
add primary input -internal /g36070/A
add pin constraint /g36070/A C0
add primary input -internal /g36070/B
add pin constraint /g36070/B C1
add primary input -internal /g36070/S0
add pin constraint /g36070/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C0
add pin constraint /g37660/A0 C0
add pin constraint /g37660/B0 C1
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================49=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:B0(pi:in_slt_414) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36139 [MX2X1 @ clk_i]:B(n_6883) ===> g31254 [MX2X1 @ clk_i]:A(n_6867) ===> u9_mem_reg_b0_b_b16_b[clk_i](n_10167) -- g42913:A

add primary input -internal /g31254/A
add pin constraint /g31254/A C1
add primary input -internal /g31254/B
add pin constraint /g31254/B C0
add primary input -internal /g31254/S0
add pin constraint /g31254/S0 C0
add primary input -internal /g36139/A
add pin constraint /g36139/A C0
add primary input -internal /g36139/B
add pin constraint /g36139/B C1
add primary input -internal /g36139/S0
add pin constraint /g36139/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C0
add pin constraint /g37660/A0 C0
add pin constraint /g37660/B0 C1
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================50=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g39215 [NAND2X1 @ clk_i]:A(pi:in_slt_414) ===> g37225 [MX2X1 @ clk_i]:B(n_4764) ===> g30972 [OAI21X1 @ clk_i]:A0(n_4782) ===> u9_mem_reg_b1_b_b30_b[clk_i](n_10739) -- g37225:A

add primary input -internal /g30972/A1
add pin constraint /g30972/A1 C0
add primary input -internal /g30972/A0
add pin constraint /g30972/A0 C0
add primary input -internal /g30972/B0
add pin constraint /g30972/B0 C1
add primary input -internal /g37225/A
add pin constraint /g37225/A C1
add primary input -internal /g37225/B
add pin constraint /g37225/B C0
add primary input -internal /g37225/S0
add pin constraint /g37225/S0 C1
add pin constraint /g39215/A C1
add primary input -internal /g39215/B
add pin constraint /g39215/B C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================51=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g39215 [NAND2X1 @ clk_i]:A(pi:in_slt_414) ===> g37241 [MX2X1 @ clk_i]:B(n_4764) ===> g30988 [OAI21X1 @ clk_i]:A0(n_4765) ===> u9_mem_reg_b2_b_b30_b[clk_i](n_10715) -- g37241:A

add primary input -internal /g30988/A1
add pin constraint /g30988/A1 C0
add primary input -internal /g30988/A0
add pin constraint /g30988/A0 C0
add primary input -internal /g30988/B0
add pin constraint /g30988/B0 C1
add primary input -internal /g37241/A
add pin constraint /g37241/A C1
add primary input -internal /g37241/B
add pin constraint /g37241/B C0
add primary input -internal /g37241/S0
add pin constraint /g37241/S0 C1
add pin constraint /g39215/A C1
add primary input -internal /g39215/B
add pin constraint /g39215/B C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================52=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g39215 [NAND2X1 @ clk_i]:A(pi:in_slt_414) ===> g37512 [NOR2X1 @ clk_i]:A(n_4764) ===> g37240 [AOI21X1 @ clk_i]:B0(n_3955) ===> g31002 [OAI21X1 @ clk_i]:A0(n_5366) ===> u9_mem_reg_b3_b_b30_b[clk_i](n_10701) -- g43068:A

add primary input -internal /g31002/A1
add pin constraint /g31002/A1 C0
add primary input -internal /g31002/A0
add pin constraint /g31002/A0 C0
add primary input -internal /g31002/B0
add pin constraint /g31002/B0 C1
add primary input -internal /g37240/A1
add pin constraint /g37240/A1 C0
add primary input -internal /g37240/A0
add pin constraint /g37240/A0 C0
add primary input -internal /g37240/B0
add pin constraint /g37240/B0 C1
add primary input -internal /g37512/A
add pin constraint /g37512/A C0
add primary input -internal /g37512/B
add pin constraint /g37512/B C1
add pin constraint /g39215/A C1
add primary input -internal /g39215/B
add pin constraint /g39215/B C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================53=================
g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] ===> g39215 [NAND2X1 @ clk_i]:A(pi:in_slt_414) ===> g39214 [INVX1 @ clk_i]:A(n_4764) ===> g37489 [NAND2X1 @ clk_i]:B(n_3363) ===> g37389 [OAI21X1 @ clk_i]:B0(n_4670) ===> g31268 [MX2X1 @ clk_i]:A(n_5473) ===> u9_mem_reg_b0_b_b30_b[clk_i](n_10151) -- g37389:A0

add primary input -internal /g31268/A
add pin constraint /g31268/A C1
add primary input -internal /g31268/B
add pin constraint /g31268/B C0
add primary input -internal /g31268/S0
add pin constraint /g31268/S0 C0
add primary input -internal /g37389/A1
add pin constraint /g37389/A1 C1
add primary input -internal /g37389/A0
add pin constraint /g37389/A0 C1
add primary input -internal /g37389/B0
add pin constraint /g37389/B0 C0
add primary input -internal /g37489/A
add pin constraint /g37489/A C1
add primary input -internal /g37489/B
add pin constraint /g37489/B C1
add primary input -internal /g39214/A
add pin constraint /g39214/A C0
add pin constraint /g39215/A C1
add primary input -internal /g39215/B
add pin constraint /g39215/B C1
For sender domain g29911:Y(n_11197) --  u1_slt3_reg_b18_b[bit_clk_pad_i] 1
===================54=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g31392 [MX2X1 @ clk_i]:B(pi:in_slt_436) ===> u10_din_tmp1_reg_b14_b[clk_i](n_9855) -- g31392:A

add primary input -internal /g31392/A
add pin constraint /g31392/A C0
add pin constraint /g31392/B C1
add primary input -internal /g31392/S0
add pin constraint /g31392/S0 C1
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================55=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g39935 [NAND2X1 @ clk_i]:B(pi:in_slt_436) ===> g37244 [MX2X1 @ clk_i]:B(n_5330) ===> g31065 [OAI21X1 @ clk_i]:A0(n_5362) ===> u10_mem_reg_b1_b_b30_b[clk_i](n_10664) -- g37244:A

add primary input -internal /g31065/A1
add pin constraint /g31065/A1 C0
add primary input -internal /g31065/A0
add pin constraint /g31065/A0 C0
add primary input -internal /g31065/B0
add pin constraint /g31065/B0 C1
add primary input -internal /g37244/A
add pin constraint /g37244/A C1
add primary input -internal /g37244/B
add pin constraint /g37244/B C0
add primary input -internal /g37244/S0
add pin constraint /g37244/S0 C1
add primary input -internal /g39935/A
add pin constraint /g39935/A C1
add pin constraint /g39935/B C1
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================56=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g39935 [NAND2X1 @ clk_i]:B(pi:in_slt_436) ===> g37285 [MX2X1 @ clk_i]:B(n_5330) ===> g30974 [OAI21X1 @ clk_i]:A0(n_5331) ===> u10_mem_reg_b2_b_b30_b[clk_i](n_10735) -- g37285:A

add primary input -internal /g30974/A1
add pin constraint /g30974/A1 C0
add primary input -internal /g30974/A0
add pin constraint /g30974/A0 C0
add primary input -internal /g30974/B0
add pin constraint /g30974/B0 C1
add primary input -internal /g37285/A
add pin constraint /g37285/A C1
add primary input -internal /g37285/B
add pin constraint /g37285/B C0
add primary input -internal /g37285/S0
add pin constraint /g37285/S0 C1
add primary input -internal /g39935/A
add pin constraint /g39935/A C1
add pin constraint /g39935/B C1
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================57=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g39935 [NAND2X1 @ clk_i]:B(pi:in_slt_436) ===> g37510 [NOR2X1 @ clk_i]:A(n_5330) ===> g37255 [AOI21X1 @ clk_i]:B0(n_4656) ===> g31016 [OAI21X1 @ clk_i]:A0(n_5507) ===> u10_mem_reg_b3_b_b30_b[clk_i](n_10681) -- g42626:A

add primary input -internal /g31016/A1
add pin constraint /g31016/A1 C0
add primary input -internal /g31016/A0
add pin constraint /g31016/A0 C0
add primary input -internal /g31016/B0
add pin constraint /g31016/B0 C1
add primary input -internal /g37255/A1
add pin constraint /g37255/A1 C0
add primary input -internal /g37255/A0
add pin constraint /g37255/A0 C0
add primary input -internal /g37255/B0
add pin constraint /g37255/B0 C1
add primary input -internal /g37510/A
add pin constraint /g37510/A C0
add primary input -internal /g37510/B
add pin constraint /g37510/B C1
add primary input -internal /g39935/A
add pin constraint /g39935/A C1
add pin constraint /g39935/B C1
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================58=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g39935 [NAND2X1 @ clk_i]:B(pi:in_slt_436) ===> g39934 [INVX1 @ clk_i]:A(n_5330) ===> g37581 [NAND2X1 @ clk_i]:B(n_4108) ===> g37409 [OAI21X1 @ clk_i]:B0(n_5227) ===> g31337 [MX2X1 @ clk_i]:A(n_5643) ===> u10_mem_reg_b0_b_b30_b[clk_i](n_10127) -- g37409:A0

add primary input -internal /g31337/A
add pin constraint /g31337/A C1
add primary input -internal /g31337/B
add pin constraint /g31337/B C0
add primary input -internal /g31337/S0
add pin constraint /g31337/S0 C0
add primary input -internal /g37409/A1
add pin constraint /g37409/A1 C1
add primary input -internal /g37409/A0
add pin constraint /g37409/A0 C1
add primary input -internal /g37409/B0
add pin constraint /g37409/B0 C0
add primary input -internal /g37581/A
add pin constraint /g37581/A C1
add primary input -internal /g37581/B
add pin constraint /g37581/B C1
add primary input -internal /g39934/A
add pin constraint /g39934/A C0
add primary input -internal /g39935/A
add pin constraint /g39935/A C1
add pin constraint /g39935/B C1
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================59=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g36715 [MX2X1 @ clk_i]:B(n_5418) ===> g30946 [OAI21X1 @ clk_i]:A0(n_5426) ===> u10_mem_reg_b2_b_b18_b[clk_i](n_10772) -- g36715:A

add primary input -internal /g30946/A1
add pin constraint /g30946/A1 C0
add primary input -internal /g30946/A0
add pin constraint /g30946/A0 C0
add primary input -internal /g30946/B0
add pin constraint /g30946/B0 C1
add primary input -internal /g36715/A
add pin constraint /g36715/A C1
add primary input -internal /g36715/B
add pin constraint /g36715/B C0
add primary input -internal /g36715/S0
add pin constraint /g36715/S0 C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C1
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C0
add pin constraint /g37834/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================60=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g36731 [MX2X1 @ clk_i]:B(n_5418) ===> g31018 [OAI21X1 @ clk_i]:A0(n_5419) ===> u10_mem_reg_b0_b_b18_b[clk_i](n_10678) -- g36731:A

add primary input -internal /g31018/A1
add pin constraint /g31018/A1 C0
add primary input -internal /g31018/A0
add pin constraint /g31018/A0 C0
add primary input -internal /g31018/B0
add pin constraint /g31018/B0 C1
add primary input -internal /g36731/A
add pin constraint /g36731/A C1
add primary input -internal /g36731/B
add pin constraint /g36731/B C0
add primary input -internal /g36731/S0
add pin constraint /g36731/S0 C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C1
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C0
add pin constraint /g37834/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================61=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g36740 [MX2X1 @ clk_i]:B(n_5418) ===> g31044 [OAI21X1 @ clk_i]:A0(n_5408) ===> u10_mem_reg_b1_b_b18_b[clk_i](n_10676) -- g36740:A

add primary input -internal /g31044/A1
add pin constraint /g31044/A1 C0
add primary input -internal /g31044/A0
add pin constraint /g31044/A0 C0
add primary input -internal /g31044/B0
add pin constraint /g31044/B0 C1
add primary input -internal /g36740/A
add pin constraint /g36740/A C1
add primary input -internal /g36740/B
add pin constraint /g36740/B C0
add primary input -internal /g36740/S0
add pin constraint /g36740/S0 C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C1
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C0
add pin constraint /g37834/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================62=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g36856 [NOR2X1 @ clk_i]:A(n_5418) ===> g36727 [AOI21X1 @ clk_i]:B0(n_4820) ===> g31004 [OAI21X1 @ clk_i]:A0(n_5578) ===> u10_mem_reg_b3_b_b18_b[clk_i](n_10699) -- g42217:A

add primary input -internal /g31004/A1
add pin constraint /g31004/A1 C0
add primary input -internal /g31004/A0
add pin constraint /g31004/A0 C0
add primary input -internal /g31004/B0
add pin constraint /g31004/B0 C1
add primary input -internal /g36727/A1
add pin constraint /g36727/A1 C0
add primary input -internal /g36727/A0
add pin constraint /g36727/A0 C0
add primary input -internal /g36727/B0
add pin constraint /g36727/B0 C1
add primary input -internal /g36856/A
add pin constraint /g36856/A C0
add primary input -internal /g36856/B
add pin constraint /g36856/B C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C1
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C0
add pin constraint /g37834/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================63=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g35977 [MX2X1 @ clk_i]:B(n_6014) ===> g31093 [MX2X1 @ clk_i]:A(n_6034) ===> u10_mem_reg_b2_b_b16_b[clk_i](n_10317) -- g42922:A

add primary input -internal /g31093/A
add pin constraint /g31093/A C1
add primary input -internal /g31093/B
add pin constraint /g31093/B C0
add primary input -internal /g31093/S0
add pin constraint /g31093/S0 C0
add primary input -internal /g35977/A
add pin constraint /g35977/A C0
add primary input -internal /g35977/B
add pin constraint /g35977/B C1
add primary input -internal /g35977/S0
add pin constraint /g35977/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C1
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C1
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C0
add pin constraint /g37891/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================64=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g36033 [MX2X1 @ clk_i]:A(n_6014) ===> g31165 [MX2X1 @ clk_i]:A(n_6015) ===> u10_mem_reg_b3_b_b16_b[clk_i](n_10225) -- g42594:A

add primary input -internal /g31165/A
add pin constraint /g31165/A C1
add primary input -internal /g31165/B
add pin constraint /g31165/B C0
add primary input -internal /g31165/S0
add pin constraint /g31165/S0 C0
add primary input -internal /g36033/A
add pin constraint /g36033/A C1
add primary input -internal /g36033/B
add pin constraint /g36033/B C0
add primary input -internal /g36033/S0
add pin constraint /g36033/S0 C0
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C1
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C1
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C0
add pin constraint /g37891/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================65=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g36108 [MX2X1 @ clk_i]:B(n_6014) ===> g31211 [MX2X1 @ clk_i]:A(n_5975) ===> u10_mem_reg_b1_b_b16_b[clk_i](n_10194) -- g42939:A

add primary input -internal /g31211/A
add pin constraint /g31211/A C1
add primary input -internal /g31211/B
add pin constraint /g31211/B C0
add primary input -internal /g31211/S0
add pin constraint /g31211/S0 C0
add primary input -internal /g36108/A
add pin constraint /g36108/A C0
add primary input -internal /g36108/B
add pin constraint /g36108/B C1
add primary input -internal /g36108/S0
add pin constraint /g36108/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C1
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C1
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C0
add pin constraint /g37891/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================66=================
g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:A1(pi:in_slt_436) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g36165 [MX2X1 @ clk_i]:B(n_6014) ===> g31292 [MX2X1 @ clk_i]:A(n_5958) ===> u10_mem_reg_b0_b_b16_b[clk_i](n_10132) -- g42009:A

add primary input -internal /g31292/A
add pin constraint /g31292/A C1
add primary input -internal /g31292/B
add pin constraint /g31292/B C0
add primary input -internal /g31292/S0
add pin constraint /g31292/S0 C0
add primary input -internal /g36165/A
add pin constraint /g36165/A C0
add primary input -internal /g36165/B
add pin constraint /g36165/B C1
add primary input -internal /g36165/S0
add pin constraint /g36165/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C1
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C1
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C0
add pin constraint /g37891/B1 C0
For sender domain g29912:Y(n_11196) --  u1_slt4_reg_b18_b[bit_clk_pad_i] 1
===================67=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g31376 [MX2X1 @ clk_i]:B(pi:in_slt_458) ===> u11_din_tmp1_reg_b14_b[clk_i](n_10108) -- g31376:A

add primary input -internal /g31376/A
add pin constraint /g31376/A C0
add pin constraint /g31376/B C1
add primary input -internal /g31376/S0
add pin constraint /g31376/S0 C1
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================68=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g39423 [NAND2X1 @ clk_i]:B(pi:in_slt_458) ===> g37280 [MX2X1 @ clk_i]:B(n_5296) ===> g31034 [OAI21X1 @ clk_i]:A0(n_5338) ===> u11_mem_reg_b1_b_b30_b[clk_i](n_10881) -- g37280:A

add primary input -internal /g31034/A1
add pin constraint /g31034/A1 C0
add primary input -internal /g31034/A0
add pin constraint /g31034/A0 C0
add primary input -internal /g31034/B0
add pin constraint /g31034/B0 C1
add primary input -internal /g37280/A
add pin constraint /g37280/A C1
add primary input -internal /g37280/B
add pin constraint /g37280/B C0
add primary input -internal /g37280/S0
add pin constraint /g37280/S0 C1
add primary input -internal /g39423/A
add pin constraint /g39423/A C1
add pin constraint /g39423/B C1
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================69=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g39423 [NAND2X1 @ clk_i]:B(pi:in_slt_458) ===> g37304 [MX2X1 @ clk_i]:B(n_5296) ===> g31050 [OAI21X1 @ clk_i]:A0(n_5297) ===> u11_mem_reg_b2_b_b30_b[clk_i](n_10860) -- g37304:A

add primary input -internal /g31050/A1
add pin constraint /g31050/A1 C0
add primary input -internal /g31050/A0
add pin constraint /g31050/A0 C0
add primary input -internal /g31050/B0
add pin constraint /g31050/B0 C1
add primary input -internal /g37304/A
add pin constraint /g37304/A C1
add primary input -internal /g37304/B
add pin constraint /g37304/B C0
add primary input -internal /g37304/S0
add pin constraint /g37304/S0 C1
add primary input -internal /g39423/A
add pin constraint /g39423/A C1
add pin constraint /g39423/B C1
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================70=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g39423 [NAND2X1 @ clk_i]:B(pi:in_slt_458) ===> g37552 [NOR2X1 @ clk_i]:A(n_5296) ===> g37254 [AOI21X1 @ clk_i]:B0(n_4643) ===> g31076 [OAI21X1 @ clk_i]:A0(n_5509) ===> u11_mem_reg_b3_b_b30_b[clk_i](n_10846) -- g43110:A

add primary input -internal /g31076/A1
add pin constraint /g31076/A1 C0
add primary input -internal /g31076/A0
add pin constraint /g31076/A0 C0
add primary input -internal /g31076/B0
add pin constraint /g31076/B0 C1
add primary input -internal /g37254/A1
add pin constraint /g37254/A1 C0
add primary input -internal /g37254/A0
add pin constraint /g37254/A0 C0
add primary input -internal /g37254/B0
add pin constraint /g37254/B0 C1
add primary input -internal /g37552/A
add pin constraint /g37552/A C0
add primary input -internal /g37552/B
add pin constraint /g37552/B C1
add primary input -internal /g39423/A
add pin constraint /g39423/A C1
add pin constraint /g39423/B C1
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================71=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g39423 [NAND2X1 @ clk_i]:B(pi:in_slt_458) ===> g39422 [INVX1 @ clk_i]:A(n_5296) ===> g37534 [NAND2X1 @ clk_i]:B(n_4193) ===> g37402 [OAI21X1 @ clk_i]:B0(n_5243) ===> g31321 [MX2X1 @ clk_i]:A(n_5648) ===> u11_mem_reg_b0_b_b30_b[clk_i](n_10429) -- g37402:A0

add primary input -internal /g31321/A
add pin constraint /g31321/A C1
add primary input -internal /g31321/B
add pin constraint /g31321/B C0
add primary input -internal /g31321/S0
add pin constraint /g31321/S0 C0
add primary input -internal /g37402/A1
add pin constraint /g37402/A1 C1
add primary input -internal /g37402/A0
add pin constraint /g37402/A0 C1
add primary input -internal /g37402/B0
add pin constraint /g37402/B0 C0
add primary input -internal /g37534/A
add pin constraint /g37534/A C1
add primary input -internal /g37534/B
add pin constraint /g37534/B C1
add primary input -internal /g39422/A
add pin constraint /g39422/A C0
add primary input -internal /g39423/A
add pin constraint /g39423/A C1
add pin constraint /g39423/B C1
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================72=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g35986 [MX2X1 @ clk_i]:A(n_5993) ===> g31229 [MX2X1 @ clk_i]:A(n_6024) ===> u11_mem_reg_b3_b_b16_b[clk_i](n_10836) -- g42084:A

add primary input -internal /g31229/A
add pin constraint /g31229/A C1
add primary input -internal /g31229/B
add pin constraint /g31229/B C0
add primary input -internal /g31229/S0
add pin constraint /g31229/S0 C0
add primary input -internal /g35986/A
add pin constraint /g35986/A C1
add primary input -internal /g35986/B
add pin constraint /g35986/B C0
add primary input -internal /g35986/S0
add pin constraint /g35986/S0 C0
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C1
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C1
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C0
add pin constraint /g37895/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================73=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g36078 [MX2X1 @ clk_i]:B(n_5993) ===> g31206 [MX2X1 @ clk_i]:A(n_5995) ===> u11_mem_reg_b2_b_b16_b[clk_i](n_10514) -- g42241:A

add primary input -internal /g31206/A
add pin constraint /g31206/A C1
add primary input -internal /g31206/B
add pin constraint /g31206/B C0
add primary input -internal /g31206/S0
add pin constraint /g31206/S0 C0
add primary input -internal /g36078/A
add pin constraint /g36078/A C0
add primary input -internal /g36078/B
add pin constraint /g36078/B C1
add primary input -internal /g36078/S0
add pin constraint /g36078/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C1
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C1
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C0
add pin constraint /g37895/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================74=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g36083 [MX2X1 @ clk_i]:B(n_5993) ===> g31183 [MX2X1 @ clk_i]:A(n_5991) ===> u11_mem_reg_b1_b_b16_b[clk_i](n_10842) -- g43103:A

add primary input -internal /g31183/A
add pin constraint /g31183/A C1
add primary input -internal /g31183/B
add pin constraint /g31183/B C0
add primary input -internal /g31183/S0
add pin constraint /g31183/S0 C0
add primary input -internal /g36083/A
add pin constraint /g36083/A C0
add primary input -internal /g36083/B
add pin constraint /g36083/B C1
add primary input -internal /g36083/S0
add pin constraint /g36083/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C1
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C1
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C0
add pin constraint /g37895/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================75=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g36169 [MX2X1 @ clk_i]:B(n_5993) ===> g31297 [MX2X1 @ clk_i]:A(n_5954) ===> u11_mem_reg_b0_b_b16_b[clk_i](n_10448) -- g42008:A

add primary input -internal /g31297/A
add pin constraint /g31297/A C1
add primary input -internal /g31297/B
add pin constraint /g31297/B C0
add primary input -internal /g31297/S0
add pin constraint /g31297/S0 C0
add primary input -internal /g36169/A
add pin constraint /g36169/A C0
add primary input -internal /g36169/B
add pin constraint /g36169/B C1
add primary input -internal /g36169/S0
add pin constraint /g36169/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C1
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C1
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C0
add pin constraint /g37895/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================76=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g36713 [MX2X1 @ clk_i]:B(n_5413) ===> g31019 [OAI21X1 @ clk_i]:A0(n_5428) ===> u11_mem_reg_b0_b_b18_b[clk_i](n_10899) -- g36713:A

add primary input -internal /g31019/A1
add pin constraint /g31019/A1 C0
add primary input -internal /g31019/A0
add pin constraint /g31019/A0 C0
add primary input -internal /g31019/B0
add pin constraint /g31019/B0 C1
add primary input -internal /g36713/A
add pin constraint /g36713/A C1
add primary input -internal /g36713/B
add pin constraint /g36713/B C0
add primary input -internal /g36713/S0
add pin constraint /g36713/S0 C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C1
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C0
add pin constraint /g37898/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================77=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g36735 [MX2X1 @ clk_i]:B(n_5413) ===> g31022 [OAI21X1 @ clk_i]:A0(n_5414) ===> u11_mem_reg_b1_b_b18_b[clk_i](n_10897) -- g36735:A

add primary input -internal /g31022/A1
add pin constraint /g31022/A1 C0
add primary input -internal /g31022/A0
add pin constraint /g31022/A0 C0
add primary input -internal /g31022/B0
add pin constraint /g31022/B0 C1
add primary input -internal /g36735/A
add pin constraint /g36735/A C1
add primary input -internal /g36735/B
add pin constraint /g36735/B C0
add primary input -internal /g36735/S0
add pin constraint /g36735/S0 C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C1
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C0
add pin constraint /g37898/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================78=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g36737 [MX2X1 @ clk_i]:B(n_5413) ===> g31036 [OAI21X1 @ clk_i]:A0(n_5412) ===> u11_mem_reg_b2_b_b18_b[clk_i](n_10877) -- g36737:A

add primary input -internal /g31036/A1
add pin constraint /g31036/A1 C0
add primary input -internal /g31036/A0
add pin constraint /g31036/A0 C0
add primary input -internal /g31036/B0
add pin constraint /g31036/B0 C1
add primary input -internal /g36737/A
add pin constraint /g36737/A C1
add primary input -internal /g36737/B
add pin constraint /g36737/B C0
add primary input -internal /g36737/S0
add pin constraint /g36737/S0 C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C1
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C0
add pin constraint /g37898/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================79=================
g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:A1(pi:in_slt_458) ===> g37124 [NOR2X1 @ clk_i]:A(n_5413) ===> g36717 [AOI21X1 @ clk_i]:B0(n_4804) ===> g31062 [OAI21X1 @ clk_i]:A0(n_5581) ===> u11_mem_reg_b3_b_b18_b[clk_i](n_10858) -- g42571:A

add primary input -internal /g31062/A1
add pin constraint /g31062/A1 C0
add primary input -internal /g31062/A0
add pin constraint /g31062/A0 C0
add primary input -internal /g31062/B0
add pin constraint /g31062/B0 C1
add primary input -internal /g36717/A1
add pin constraint /g36717/A1 C0
add primary input -internal /g36717/A0
add pin constraint /g36717/A0 C0
add primary input -internal /g36717/B0
add pin constraint /g36717/B0 C1
add primary input -internal /g37124/A
add pin constraint /g37124/A C0
add primary input -internal /g37124/B
add pin constraint /g37124/B C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C1
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C0
add pin constraint /g37898/B1 C0
For sender domain g29913:Y(n_11195) --  u1_slt6_reg_b18_b[bit_clk_pad_i] 1
===================80=================
g29932:Y(n_11187) --  u1_slt2_reg_b17_b[bit_clk_pad_i] ===> g40432 [MX2X1 @ clk_i]:B(pi:in_slt_843) ===> u15_crac_din_reg_b13_b[clk_i](n_1192) -- g37364:B1

add primary input -internal /g40432/A
add pin constraint /g40432/A C0
add pin constraint /g40432/B C1
add primary input -internal /g40432/S0
add pin constraint /g40432/S0 C1
For sender domain g29932:Y(n_11187) --  u1_slt2_reg_b17_b[bit_clk_pad_i] 1
===================81=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g31355 [MX2X1 @ clk_i]:B(pi:in_slt_413) ===> u9_din_tmp1_reg_b13_b[clk_i](n_9784) -- g31355:A

add primary input -internal /g31355/A
add pin constraint /g31355/A C0
add pin constraint /g31355/B C1
add primary input -internal /g31355/S0
add pin constraint /g31355/S0 C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================82=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:A0(pi:in_slt_413) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g35985 [MX2X1 @ clk_i]:B(n_6952) ===> g31104 [MX2X1 @ clk_i]:A(n_6955) ===> u9_mem_reg_b1_b_b17_b[clk_i](n_10304) -- g42578:A

add primary input -internal /g31104/A
add pin constraint /g31104/A C1
add primary input -internal /g31104/B
add pin constraint /g31104/B C0
add primary input -internal /g31104/S0
add pin constraint /g31104/S0 C0
add primary input -internal /g35985/A
add pin constraint /g35985/A C0
add primary input -internal /g35985/B
add pin constraint /g35985/B C1
add primary input -internal /g35985/S0
add pin constraint /g35985/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C1
add pin constraint /g37661/A0 C1
add pin constraint /g37661/B0 C0
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C0
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================83=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:A0(pi:in_slt_413) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g35987 [MX2X1 @ clk_i]:A(n_6952) ===> g31145 [MX2X1 @ clk_i]:A(n_6953) ===> u9_mem_reg_b3_b_b17_b[clk_i](n_10252) -- g41802:A

add primary input -internal /g31145/A
add pin constraint /g31145/A C1
add primary input -internal /g31145/B
add pin constraint /g31145/B C0
add primary input -internal /g31145/S0
add pin constraint /g31145/S0 C0
add primary input -internal /g35987/A
add pin constraint /g35987/A C1
add primary input -internal /g35987/B
add pin constraint /g35987/B C0
add primary input -internal /g35987/S0
add pin constraint /g35987/S0 C0
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C1
add pin constraint /g37661/A0 C1
add pin constraint /g37661/B0 C0
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C0
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================84=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:A0(pi:in_slt_413) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g36001 [MX2X1 @ clk_i]:B(n_6952) ===> g31123 [MX2X1 @ clk_i]:A(n_6936) ===> u9_mem_reg_b2_b_b17_b[clk_i](n_10279) -- g43026:A

add primary input -internal /g31123/A
add pin constraint /g31123/A C1
add primary input -internal /g31123/B
add pin constraint /g31123/B C0
add primary input -internal /g31123/S0
add pin constraint /g31123/S0 C0
add primary input -internal /g36001/A
add pin constraint /g36001/A C0
add primary input -internal /g36001/B
add pin constraint /g36001/B C1
add primary input -internal /g36001/S0
add pin constraint /g36001/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C1
add pin constraint /g37661/A0 C1
add pin constraint /g37661/B0 C0
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C0
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================85=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g37661 [AOI22X1 @ clk_i]:A0(pi:in_slt_413) ===> g37143 [NAND2X1 @ clk_i]:A(n_4625) ===> g36140 [MX2X1 @ clk_i]:B(n_6952) ===> g31255 [MX2X1 @ clk_i]:A(n_6865) ===> u9_mem_reg_b0_b_b17_b[clk_i](n_10166) -- g41807:A

add primary input -internal /g31255/A
add pin constraint /g31255/A C1
add primary input -internal /g31255/B
add pin constraint /g31255/B C0
add primary input -internal /g31255/S0
add pin constraint /g31255/S0 C0
add primary input -internal /g36140/A
add pin constraint /g36140/A C0
add primary input -internal /g36140/B
add pin constraint /g36140/B C1
add primary input -internal /g36140/S0
add pin constraint /g36140/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C0
add primary input -internal /g37143/B
add pin constraint /g37143/B C1
add primary input -internal /g37661/A1
add pin constraint /g37661/A1 C1
add pin constraint /g37661/A0 C1
add pin constraint /g37661/B0 C0
add primary input -internal /g37661/B1
add pin constraint /g37661/B1 C0
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================86=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39080 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37145 [NAND2X1 @ clk_i]:B(n_3466) ===> g36000 [MX2X1 @ clk_i]:B(n_6582) ===> g31121 [MX2X1 @ clk_i]:A(n_6636) ===> u9_mem_reg_b2_b_b15_b[clk_i](n_10281) -- g42690:A

add primary input -internal /g31121/A
add pin constraint /g31121/A C1
add primary input -internal /g31121/B
add pin constraint /g31121/B C0
add primary input -internal /g31121/S0
add pin constraint /g31121/S0 C0
add primary input -internal /g36000/A
add pin constraint /g36000/A C0
add primary input -internal /g36000/B
add pin constraint /g36000/B C1
add primary input -internal /g36000/S0
add pin constraint /g36000/S0 C1
add primary input -internal /g37145/A
add pin constraint /g37145/A C1
add primary input -internal /g37145/B
add pin constraint /g37145/B C0
add pin constraint /g39080/A C1
add primary input -internal /g39080/B
add pin constraint /g39080/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================87=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39080 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37145 [NAND2X1 @ clk_i]:B(n_3466) ===> g36038 [MX2X1 @ clk_i]:A(n_6582) ===> g31143 [MX2X1 @ clk_i]:A(n_6583) ===> u9_mem_reg_b3_b_b15_b[clk_i](n_10254) -- g42977:A

add primary input -internal /g31143/A
add pin constraint /g31143/A C1
add primary input -internal /g31143/B
add pin constraint /g31143/B C0
add primary input -internal /g31143/S0
add pin constraint /g31143/S0 C0
add primary input -internal /g36038/A
add pin constraint /g36038/A C1
add primary input -internal /g36038/B
add pin constraint /g36038/B C0
add primary input -internal /g36038/S0
add pin constraint /g36038/S0 C0
add primary input -internal /g37145/A
add pin constraint /g37145/A C1
add primary input -internal /g37145/B
add pin constraint /g37145/B C0
add pin constraint /g39080/A C1
add primary input -internal /g39080/B
add pin constraint /g39080/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================88=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39080 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37145 [NAND2X1 @ clk_i]:B(n_3466) ===> g36069 [MX2X1 @ clk_i]:B(n_6582) ===> g31102 [MX2X1 @ clk_i]:A(n_6529) ===> u9_mem_reg_b1_b_b15_b[clk_i](n_10306) -- g42166:A

add primary input -internal /g31102/A
add pin constraint /g31102/A C1
add primary input -internal /g31102/B
add pin constraint /g31102/B C0
add primary input -internal /g31102/S0
add pin constraint /g31102/S0 C0
add primary input -internal /g36069/A
add pin constraint /g36069/A C0
add primary input -internal /g36069/B
add pin constraint /g36069/B C1
add primary input -internal /g36069/S0
add pin constraint /g36069/S0 C1
add primary input -internal /g37145/A
add pin constraint /g37145/A C1
add primary input -internal /g37145/B
add pin constraint /g37145/B C0
add pin constraint /g39080/A C1
add primary input -internal /g39080/B
add pin constraint /g39080/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================89=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39080 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37145 [NAND2X1 @ clk_i]:B(n_3466) ===> g36138 [MX2X1 @ clk_i]:B(n_6582) ===> g31253 [MX2X1 @ clk_i]:A(n_6397) ===> u9_mem_reg_b0_b_b15_b[clk_i](n_10168) -- g42408:A

add primary input -internal /g31253/A
add pin constraint /g31253/A C1
add primary input -internal /g31253/B
add pin constraint /g31253/B C0
add primary input -internal /g31253/S0
add pin constraint /g31253/S0 C0
add primary input -internal /g36138/A
add pin constraint /g36138/A C0
add primary input -internal /g36138/B
add pin constraint /g36138/B C1
add primary input -internal /g36138/S0
add pin constraint /g36138/S0 C1
add primary input -internal /g37145/A
add pin constraint /g37145/A C1
add primary input -internal /g37145/B
add pin constraint /g37145/B C0
add pin constraint /g39080/A C1
add primary input -internal /g39080/B
add pin constraint /g39080/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================90=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39323 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37224 [MX2X1 @ clk_i]:B(n_4769) ===> g30971 [OAI21X1 @ clk_i]:A0(n_4784) ===> u9_mem_reg_b1_b_b29_b[clk_i](n_10740) -- g37224:A

add primary input -internal /g30971/A1
add pin constraint /g30971/A1 C0
add primary input -internal /g30971/A0
add pin constraint /g30971/A0 C0
add primary input -internal /g30971/B0
add pin constraint /g30971/B0 C1
add primary input -internal /g37224/A
add pin constraint /g37224/A C1
add primary input -internal /g37224/B
add pin constraint /g37224/B C0
add primary input -internal /g37224/S0
add pin constraint /g37224/S0 C1
add pin constraint /g39323/A C1
add primary input -internal /g39323/B
add pin constraint /g39323/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================91=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39323 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37233 [MX2X1 @ clk_i]:B(n_4769) ===> g30987 [OAI21X1 @ clk_i]:A0(n_4770) ===> u9_mem_reg_b2_b_b29_b[clk_i](n_10717) -- g37233:A

add primary input -internal /g30987/A1
add pin constraint /g30987/A1 C0
add primary input -internal /g30987/A0
add pin constraint /g30987/A0 C0
add primary input -internal /g30987/B0
add pin constraint /g30987/B0 C1
add primary input -internal /g37233/A
add pin constraint /g37233/A C1
add primary input -internal /g37233/B
add pin constraint /g37233/B C0
add primary input -internal /g37233/S0
add pin constraint /g37233/S0 C1
add pin constraint /g39323/A C1
add primary input -internal /g39323/B
add pin constraint /g39323/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================92=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39323 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g37496 [NOR2X1 @ clk_i]:A(n_4769) ===> g37272 [AOI21X1 @ clk_i]:B0(n_3960) ===> g31001 [OAI21X1 @ clk_i]:A0(n_5346) ===> u9_mem_reg_b3_b_b29_b[clk_i](n_10702) -- g42305:A

add primary input -internal /g31001/A1
add pin constraint /g31001/A1 C0
add primary input -internal /g31001/A0
add pin constraint /g31001/A0 C0
add primary input -internal /g31001/B0
add pin constraint /g31001/B0 C1
add primary input -internal /g37272/A1
add pin constraint /g37272/A1 C0
add primary input -internal /g37272/A0
add pin constraint /g37272/A0 C0
add primary input -internal /g37272/B0
add pin constraint /g37272/B0 C1
add primary input -internal /g37496/A
add pin constraint /g37496/A C0
add primary input -internal /g37496/B
add pin constraint /g37496/B C1
add pin constraint /g39323/A C1
add primary input -internal /g39323/B
add pin constraint /g39323/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================93=================
g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] ===> g39323 [NAND2X1 @ clk_i]:A(pi:in_slt_413) ===> g39322 [INVX1 @ clk_i]:A(n_4769) ===> g37491 [NAND2X1 @ clk_i]:B(n_3275) ===> g37388 [OAI21X1 @ clk_i]:B0(n_4668) ===> g31266 [MX2X1 @ clk_i]:A(n_5474) ===> u9_mem_reg_b0_b_b29_b[clk_i](n_10154) -- g37388:A0

add primary input -internal /g31266/A
add pin constraint /g31266/A C1
add primary input -internal /g31266/B
add pin constraint /g31266/B C0
add primary input -internal /g31266/S0
add pin constraint /g31266/S0 C0
add primary input -internal /g37388/A1
add pin constraint /g37388/A1 C1
add primary input -internal /g37388/A0
add pin constraint /g37388/A0 C1
add primary input -internal /g37388/B0
add pin constraint /g37388/B0 C0
add primary input -internal /g37491/A
add pin constraint /g37491/A C1
add primary input -internal /g37491/B
add pin constraint /g37491/B C1
add primary input -internal /g39322/A
add pin constraint /g39322/A C0
add pin constraint /g39323/A C1
add primary input -internal /g39323/B
add pin constraint /g39323/B C1
For sender domain g29933:Y(n_11186) --  u1_slt3_reg_b17_b[bit_clk_pad_i] 1
===================94=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g31391 [MX2X1 @ clk_i]:B(pi:in_slt_435) ===> u10_din_tmp1_reg_b13_b[clk_i](n_9856) -- g31391:A

add primary input -internal /g31391/A
add pin constraint /g31391/A C0
add pin constraint /g31391/B C1
add primary input -internal /g31391/S0
add pin constraint /g31391/S0 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================95=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37885 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37165 [NAND2X1 @ clk_i]:A(n_3904) ===> g35976 [MX2X1 @ clk_i]:B(n_6586) ===> g31092 [MX2X1 @ clk_i]:A(n_6661) ===> u10_mem_reg_b2_b_b15_b[clk_i](n_10318) -- g41926:A

add primary input -internal /g31092/A
add pin constraint /g31092/A C1
add primary input -internal /g31092/B
add pin constraint /g31092/B C0
add primary input -internal /g31092/S0
add pin constraint /g31092/S0 C0
add primary input -internal /g35976/A
add pin constraint /g35976/A C0
add primary input -internal /g35976/B
add pin constraint /g35976/B C1
add primary input -internal /g35976/S0
add pin constraint /g35976/S0 C1
add primary input -internal /g37165/A
add pin constraint /g37165/A C0
add primary input -internal /g37165/B
add pin constraint /g37165/B C1
add primary input -internal /g37885/A1
add pin constraint /g37885/A1 C0
add primary input -internal /g37885/A0
add pin constraint /g37885/A0 C0
add primary input -internal /g37885/B0
add pin constraint /g37885/B0 C1
add pin constraint /g37885/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================96=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37885 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37165 [NAND2X1 @ clk_i]:A(n_3904) ===> g36032 [MX2X1 @ clk_i]:A(n_6586) ===> g31164 [MX2X1 @ clk_i]:A(n_6587) ===> u10_mem_reg_b3_b_b15_b[clk_i](n_10226) -- g42874:A

add primary input -internal /g31164/A
add pin constraint /g31164/A C1
add primary input -internal /g31164/B
add pin constraint /g31164/B C0
add primary input -internal /g31164/S0
add pin constraint /g31164/S0 C0
add primary input -internal /g36032/A
add pin constraint /g36032/A C1
add primary input -internal /g36032/B
add pin constraint /g36032/B C0
add primary input -internal /g36032/S0
add pin constraint /g36032/S0 C0
add primary input -internal /g37165/A
add pin constraint /g37165/A C0
add primary input -internal /g37165/B
add pin constraint /g37165/B C1
add primary input -internal /g37885/A1
add pin constraint /g37885/A1 C0
add primary input -internal /g37885/A0
add pin constraint /g37885/A0 C0
add primary input -internal /g37885/B0
add pin constraint /g37885/B0 C1
add pin constraint /g37885/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================97=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37885 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37165 [NAND2X1 @ clk_i]:A(n_3904) ===> g36107 [MX2X1 @ clk_i]:B(n_6586) ===> g31210 [MX2X1 @ clk_i]:A(n_6452) ===> u10_mem_reg_b1_b_b15_b[clk_i](n_10197) -- g39201:A

add primary input -internal /g31210/A
add pin constraint /g31210/A C1
add primary input -internal /g31210/B
add pin constraint /g31210/B C0
add primary input -internal /g31210/S0
add pin constraint /g31210/S0 C0
add primary input -internal /g36107/A
add pin constraint /g36107/A C0
add primary input -internal /g36107/B
add pin constraint /g36107/B C1
add primary input -internal /g36107/S0
add pin constraint /g36107/S0 C1
add primary input -internal /g37165/A
add pin constraint /g37165/A C0
add primary input -internal /g37165/B
add pin constraint /g37165/B C1
add primary input -internal /g37885/A1
add pin constraint /g37885/A1 C0
add primary input -internal /g37885/A0
add pin constraint /g37885/A0 C0
add primary input -internal /g37885/B0
add pin constraint /g37885/B0 C1
add pin constraint /g37885/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================98=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37885 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37165 [NAND2X1 @ clk_i]:A(n_3904) ===> g36151 [MX2X1 @ clk_i]:B(n_6586) ===> g31289 [MX2X1 @ clk_i]:A(n_6391) ===> u10_mem_reg_b0_b_b15_b[clk_i](n_10133) -- g42701:A

add primary input -internal /g31289/A
add pin constraint /g31289/A C1
add primary input -internal /g31289/B
add pin constraint /g31289/B C0
add primary input -internal /g31289/S0
add pin constraint /g31289/S0 C0
add primary input -internal /g36151/A
add pin constraint /g36151/A C0
add primary input -internal /g36151/B
add pin constraint /g36151/B C1
add primary input -internal /g36151/S0
add pin constraint /g36151/S0 C1
add primary input -internal /g37165/A
add pin constraint /g37165/A C0
add primary input -internal /g37165/B
add pin constraint /g37165/B C1
add primary input -internal /g37885/A1
add pin constraint /g37885/A1 C0
add primary input -internal /g37885/A0
add pin constraint /g37885/A0 C0
add primary input -internal /g37885/B0
add pin constraint /g37885/B0 C1
add pin constraint /g37885/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================99=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g39648 [NAND2X1 @ clk_i]:B(pi:in_slt_435) ===> g37277 [MX2X1 @ clk_i]:B(n_5284) ===> g30963 [OAI21X1 @ clk_i]:A0(n_5342) ===> u10_mem_reg_b2_b_b29_b[clk_i](n_10752) -- g37277:A

add primary input -internal /g30963/A1
add pin constraint /g30963/A1 C0
add primary input -internal /g30963/A0
add pin constraint /g30963/A0 C0
add primary input -internal /g30963/B0
add pin constraint /g30963/B0 C1
add primary input -internal /g37277/A
add pin constraint /g37277/A C1
add primary input -internal /g37277/B
add pin constraint /g37277/B C0
add primary input -internal /g37277/S0
add pin constraint /g37277/S0 C1
add primary input -internal /g39648/A
add pin constraint /g39648/A C1
add pin constraint /g39648/B C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================100=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g39648 [NAND2X1 @ clk_i]:B(pi:in_slt_435) ===> g37311 [MX2X1 @ clk_i]:B(n_5284) ===> g31061 [OAI21X1 @ clk_i]:A0(n_5285) ===> u10_mem_reg_b1_b_b29_b[clk_i](n_10668) -- g37311:A

add primary input -internal /g31061/A1
add pin constraint /g31061/A1 C0
add primary input -internal /g31061/A0
add pin constraint /g31061/A0 C0
add primary input -internal /g31061/B0
add pin constraint /g31061/B0 C1
add primary input -internal /g37311/A
add pin constraint /g37311/A C1
add primary input -internal /g37311/B
add pin constraint /g37311/B C0
add primary input -internal /g37311/S0
add pin constraint /g37311/S0 C1
add primary input -internal /g39648/A
add pin constraint /g39648/A C1
add pin constraint /g39648/B C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================101=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g39648 [NAND2X1 @ clk_i]:B(pi:in_slt_435) ===> g37509 [NOR2X1 @ clk_i]:A(n_5284) ===> g37253 [AOI21X1 @ clk_i]:B0(n_4658) ===> g31015 [OAI21X1 @ clk_i]:A0(n_5511) ===> u10_mem_reg_b3_b_b29_b[clk_i](n_10682) -- g42898:A

add primary input -internal /g31015/A1
add pin constraint /g31015/A1 C0
add primary input -internal /g31015/A0
add pin constraint /g31015/A0 C0
add primary input -internal /g31015/B0
add pin constraint /g31015/B0 C1
add primary input -internal /g37253/A1
add pin constraint /g37253/A1 C0
add primary input -internal /g37253/A0
add pin constraint /g37253/A0 C0
add primary input -internal /g37253/B0
add pin constraint /g37253/B0 C1
add primary input -internal /g37509/A
add pin constraint /g37509/A C0
add primary input -internal /g37509/B
add pin constraint /g37509/B C1
add primary input -internal /g39648/A
add pin constraint /g39648/A C1
add pin constraint /g39648/B C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================102=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g39648 [NAND2X1 @ clk_i]:B(pi:in_slt_435) ===> g39647 [INVX1 @ clk_i]:A(n_5284) ===> g37571 [NAND2X1 @ clk_i]:B(n_4153) ===> g37411 [OAI21X1 @ clk_i]:B0(n_5229) ===> g31334 [MX2X1 @ clk_i]:A(n_5639) ===> u10_mem_reg_b0_b_b29_b[clk_i](n_10415) -- g37411:A0

add primary input -internal /g31334/A
add pin constraint /g31334/A C1
add primary input -internal /g31334/B
add pin constraint /g31334/B C0
add primary input -internal /g31334/S0
add pin constraint /g31334/S0 C0
add primary input -internal /g37411/A1
add pin constraint /g37411/A1 C1
add primary input -internal /g37411/A0
add pin constraint /g37411/A0 C1
add primary input -internal /g37411/B0
add pin constraint /g37411/B0 C0
add primary input -internal /g37571/A
add pin constraint /g37571/A C1
add primary input -internal /g37571/B
add pin constraint /g37571/B C1
add primary input -internal /g39647/A
add pin constraint /g39647/A C0
add primary input -internal /g39648/A
add pin constraint /g39648/A C1
add pin constraint /g39648/B C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================103=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g35978 [MX2X1 @ clk_i]:B(n_6011) ===> g31094 [MX2X1 @ clk_i]:A(n_6031) ===> u10_mem_reg_b2_b_b17_b[clk_i](n_10316) -- g42473:A

add primary input -internal /g31094/A
add pin constraint /g31094/A C1
add primary input -internal /g31094/B
add pin constraint /g31094/B C0
add primary input -internal /g31094/S0
add pin constraint /g31094/S0 C0
add primary input -internal /g35978/A
add pin constraint /g35978/A C0
add primary input -internal /g35978/B
add pin constraint /g35978/B C1
add primary input -internal /g35978/S0
add pin constraint /g35978/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C0
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C0
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C1
add pin constraint /g37894/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================104=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g36034 [MX2X1 @ clk_i]:A(n_6011) ===> g31166 [MX2X1 @ clk_i]:A(n_6012) ===> u10_mem_reg_b3_b_b17_b[clk_i](n_10224) -- g42343:A

add primary input -internal /g31166/A
add pin constraint /g31166/A C1
add primary input -internal /g31166/B
add pin constraint /g31166/B C0
add primary input -internal /g31166/S0
add pin constraint /g31166/S0 C0
add primary input -internal /g36034/A
add pin constraint /g36034/A C1
add primary input -internal /g36034/B
add pin constraint /g36034/B C0
add primary input -internal /g36034/S0
add pin constraint /g36034/S0 C0
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C0
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C0
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C1
add pin constraint /g37894/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================105=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g36110 [MX2X1 @ clk_i]:B(n_6011) ===> g31212 [MX2X1 @ clk_i]:A(n_5973) ===> u10_mem_reg_b1_b_b17_b[clk_i](n_10190) -- g39227:A

add primary input -internal /g31212/A
add pin constraint /g31212/A C1
add primary input -internal /g31212/B
add pin constraint /g31212/B C0
add primary input -internal /g31212/S0
add pin constraint /g31212/S0 C0
add primary input -internal /g36110/A
add pin constraint /g36110/A C0
add primary input -internal /g36110/B
add pin constraint /g36110/B C1
add primary input -internal /g36110/S0
add pin constraint /g36110/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C0
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C0
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C1
add pin constraint /g37894/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================106=================
g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] ===> g37894 [AOI22X1 @ clk_i]:B1(pi:in_slt_435) ===> g37170 [NAND2X1 @ clk_i]:A(n_2519) ===> g36168 [MX2X1 @ clk_i]:B(n_6011) ===> g31296 [MX2X1 @ clk_i]:A(n_5956) ===> u10_mem_reg_b0_b_b17_b[clk_i](n_10131) -- g42595:A

add primary input -internal /g31296/A
add pin constraint /g31296/A C1
add primary input -internal /g31296/B
add pin constraint /g31296/B C0
add primary input -internal /g31296/S0
add pin constraint /g31296/S0 C0
add primary input -internal /g36168/A
add pin constraint /g36168/A C0
add primary input -internal /g36168/B
add pin constraint /g36168/B C1
add primary input -internal /g36168/S0
add pin constraint /g36168/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C0
add primary input -internal /g37170/B
add pin constraint /g37170/B C1
add pin constraint /g37894/A1 C0
add primary input -internal /g37894/A0
add pin constraint /g37894/A0 C0
add primary input -internal /g37894/B0
add pin constraint /g37894/B0 C1
add pin constraint /g37894/B1 C1
For sender domain g29934:Y(n_11185) --  u1_slt4_reg_b17_b[bit_clk_pad_i] 1
===================107=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g31375 [MX2X1 @ clk_i]:B(pi:in_slt_457) ===> u11_din_tmp1_reg_b13_b[clk_i](n_10110) -- g31375:A

add primary input -internal /g31375/A
add pin constraint /g31375/A C0
add pin constraint /g31375/B C1
add primary input -internal /g31375/S0
add pin constraint /g31375/S0 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================108=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37942 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37192 [NAND2X1 @ clk_i]:A(n_4098) ===> g36082 [MX2X1 @ clk_i]:B(n_6459) ===> g31182 [MX2X1 @ clk_i]:A(n_6504) ===> u11_mem_reg_b1_b_b15_b[clk_i](n_10558) -- g42321:A

add primary input -internal /g31182/A
add pin constraint /g31182/A C1
add primary input -internal /g31182/B
add pin constraint /g31182/B C0
add primary input -internal /g31182/S0
add pin constraint /g31182/S0 C0
add primary input -internal /g36082/A
add pin constraint /g36082/A C0
add primary input -internal /g36082/B
add pin constraint /g36082/B C1
add primary input -internal /g36082/S0
add pin constraint /g36082/S0 C1
add primary input -internal /g37192/A
add pin constraint /g37192/A C0
add primary input -internal /g37192/B
add pin constraint /g37192/B C1
add primary input -internal /g37942/A1
add pin constraint /g37942/A1 C0
add primary input -internal /g37942/A0
add pin constraint /g37942/A0 C0
add primary input -internal /g37942/B0
add pin constraint /g37942/B0 C1
add pin constraint /g37942/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================109=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37942 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37192 [NAND2X1 @ clk_i]:A(n_4098) ===> g36103 [MX2X1 @ clk_i]:B(n_6459) ===> g31204 [MX2X1 @ clk_i]:A(n_6461) ===> u11_mem_reg_b2_b_b15_b[clk_i](n_10521) -- g42296:A

add primary input -internal /g31204/A
add pin constraint /g31204/A C1
add primary input -internal /g31204/B
add pin constraint /g31204/B C0
add primary input -internal /g31204/S0
add pin constraint /g31204/S0 C0
add primary input -internal /g36103/A
add pin constraint /g36103/A C0
add primary input -internal /g36103/B
add pin constraint /g36103/B C1
add primary input -internal /g36103/S0
add pin constraint /g36103/S0 C1
add primary input -internal /g37192/A
add pin constraint /g37192/A C0
add primary input -internal /g37192/B
add pin constraint /g37192/B C1
add primary input -internal /g37942/A1
add pin constraint /g37942/A1 C0
add primary input -internal /g37942/A0
add pin constraint /g37942/A0 C0
add primary input -internal /g37942/B0
add pin constraint /g37942/B0 C1
add pin constraint /g37942/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================110=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37942 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37192 [NAND2X1 @ clk_i]:A(n_4098) ===> g36125 [MX2X1 @ clk_i]:A(n_6459) ===> g31228 [MX2X1 @ clk_i]:A(n_6420) ===> u11_mem_reg_b3_b_b15_b[clk_i](n_10456) -- g41884:A

add primary input -internal /g31228/A
add pin constraint /g31228/A C1
add primary input -internal /g31228/B
add pin constraint /g31228/B C0
add primary input -internal /g31228/S0
add pin constraint /g31228/S0 C0
add primary input -internal /g36125/A
add pin constraint /g36125/A C1
add primary input -internal /g36125/B
add pin constraint /g36125/B C0
add primary input -internal /g36125/S0
add pin constraint /g36125/S0 C0
add primary input -internal /g37192/A
add pin constraint /g37192/A C0
add primary input -internal /g37192/B
add pin constraint /g37192/B C1
add primary input -internal /g37942/A1
add pin constraint /g37942/A1 C0
add primary input -internal /g37942/A0
add pin constraint /g37942/A0 C0
add primary input -internal /g37942/B0
add pin constraint /g37942/B0 C1
add pin constraint /g37942/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================111=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37942 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37192 [NAND2X1 @ clk_i]:A(n_4098) ===> g36167 [MX2X1 @ clk_i]:B(n_6459) ===> g31295 [MX2X1 @ clk_i]:A(n_6361) ===> u11_mem_reg_b0_b_b15_b[clk_i](n_10813) -- g41811:A

add primary input -internal /g31295/A
add pin constraint /g31295/A C1
add primary input -internal /g31295/B
add pin constraint /g31295/B C0
add primary input -internal /g31295/S0
add pin constraint /g31295/S0 C0
add primary input -internal /g36167/A
add pin constraint /g36167/A C0
add primary input -internal /g36167/B
add pin constraint /g36167/B C1
add primary input -internal /g36167/S0
add pin constraint /g36167/S0 C1
add primary input -internal /g37192/A
add pin constraint /g37192/A C0
add primary input -internal /g37192/B
add pin constraint /g37192/B C1
add primary input -internal /g37942/A1
add pin constraint /g37942/A1 C0
add primary input -internal /g37942/A0
add pin constraint /g37942/A0 C0
add primary input -internal /g37942/B0
add pin constraint /g37942/B0 C1
add pin constraint /g37942/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================112=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g39243 [NAND2X1 @ clk_i]:B(pi:in_slt_457) ===> g37289 [MX2X1 @ clk_i]:B(n_5298) ===> g31033 [OAI21X1 @ clk_i]:A0(n_5325) ===> u11_mem_reg_b1_b_b29_b[clk_i](n_10882) -- g37289:A

add primary input -internal /g31033/A1
add pin constraint /g31033/A1 C0
add primary input -internal /g31033/A0
add pin constraint /g31033/A0 C0
add primary input -internal /g31033/B0
add pin constraint /g31033/B0 C1
add primary input -internal /g37289/A
add pin constraint /g37289/A C1
add primary input -internal /g37289/B
add pin constraint /g37289/B C0
add primary input -internal /g37289/S0
add pin constraint /g37289/S0 C1
add primary input -internal /g39243/A
add pin constraint /g39243/A C1
add pin constraint /g39243/B C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================113=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g39243 [NAND2X1 @ clk_i]:B(pi:in_slt_457) ===> g37303 [MX2X1 @ clk_i]:B(n_5298) ===> g31049 [OAI21X1 @ clk_i]:A0(n_5299) ===> u11_mem_reg_b2_b_b29_b[clk_i](n_10862) -- g37303:A

add primary input -internal /g31049/A1
add pin constraint /g31049/A1 C0
add primary input -internal /g31049/A0
add pin constraint /g31049/A0 C0
add primary input -internal /g31049/B0
add pin constraint /g31049/B0 C1
add primary input -internal /g37303/A
add pin constraint /g37303/A C1
add primary input -internal /g37303/B
add pin constraint /g37303/B C0
add primary input -internal /g37303/S0
add pin constraint /g37303/S0 C1
add primary input -internal /g39243/A
add pin constraint /g39243/A C1
add pin constraint /g39243/B C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================114=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g39243 [NAND2X1 @ clk_i]:B(pi:in_slt_457) ===> g37585 [NOR2X1 @ clk_i]:A(n_5298) ===> g37210 [AOI21X1 @ clk_i]:B0(n_4636) ===> g31075 [OAI21X1 @ clk_i]:A0(n_5525) ===> u11_mem_reg_b3_b_b29_b[clk_i](n_10847) -- g42010:A

add primary input -internal /g31075/A1
add pin constraint /g31075/A1 C0
add primary input -internal /g31075/A0
add pin constraint /g31075/A0 C0
add primary input -internal /g31075/B0
add pin constraint /g31075/B0 C1
add primary input -internal /g37210/A1
add pin constraint /g37210/A1 C0
add primary input -internal /g37210/A0
add pin constraint /g37210/A0 C0
add primary input -internal /g37210/B0
add pin constraint /g37210/B0 C1
add primary input -internal /g37585/A
add pin constraint /g37585/A C0
add primary input -internal /g37585/B
add pin constraint /g37585/B C1
add primary input -internal /g39243/A
add pin constraint /g39243/A C1
add pin constraint /g39243/B C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================115=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g39243 [NAND2X1 @ clk_i]:B(pi:in_slt_457) ===> g39242 [INVX1 @ clk_i]:A(n_5298) ===> g37564 [NAND2X1 @ clk_i]:B(n_4209) ===> g37394 [OAI21X1 @ clk_i]:B0(n_5233) ===> g31316 [MX2X1 @ clk_i]:A(n_5658) ===> u11_mem_reg_b0_b_b29_b[clk_i](n_10432) -- g37394:A0

add primary input -internal /g31316/A
add pin constraint /g31316/A C1
add primary input -internal /g31316/B
add pin constraint /g31316/B C0
add primary input -internal /g31316/S0
add pin constraint /g31316/S0 C0
add primary input -internal /g37394/A1
add pin constraint /g37394/A1 C1
add primary input -internal /g37394/A0
add pin constraint /g37394/A0 C1
add primary input -internal /g37394/B0
add pin constraint /g37394/B0 C0
add primary input -internal /g37564/A
add pin constraint /g37564/A C1
add primary input -internal /g37564/B
add pin constraint /g37564/B C1
add primary input -internal /g39242/A
add pin constraint /g39242/A C0
add primary input -internal /g39243/A
add pin constraint /g39243/A C1
add pin constraint /g39243/B C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================116=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g35980 [MX2X1 @ clk_i]:A(n_5987) ===> g31230 [MX2X1 @ clk_i]:A(n_6027) ===> u11_mem_reg_b3_b_b17_b[clk_i](n_10834) -- g42570:A

add primary input -internal /g31230/A
add pin constraint /g31230/A C1
add primary input -internal /g31230/B
add pin constraint /g31230/B C0
add primary input -internal /g31230/S0
add pin constraint /g31230/S0 C0
add primary input -internal /g35980/A
add pin constraint /g35980/A C1
add primary input -internal /g35980/B
add pin constraint /g35980/B C0
add primary input -internal /g35980/S0
add pin constraint /g35980/S0 C0
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C0
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C0
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C1
add pin constraint /g37897/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================117=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g36084 [MX2X1 @ clk_i]:B(n_5987) ===> g31184 [MX2X1 @ clk_i]:A(n_5989) ===> u11_mem_reg_b1_b_b17_b[clk_i](n_10556) -- g42525:A

add primary input -internal /g31184/A
add pin constraint /g31184/A C1
add primary input -internal /g31184/B
add pin constraint /g31184/B C0
add primary input -internal /g31184/S0
add pin constraint /g31184/S0 C0
add primary input -internal /g36084/A
add pin constraint /g36084/A C0
add primary input -internal /g36084/B
add pin constraint /g36084/B C1
add primary input -internal /g36084/S0
add pin constraint /g36084/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C0
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C0
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C1
add pin constraint /g37897/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================118=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g36105 [MX2X1 @ clk_i]:B(n_5987) ===> g31207 [MX2X1 @ clk_i]:A(n_5979) ===> u11_mem_reg_b2_b_b17_b[clk_i](n_10841) -- g42234:A

add primary input -internal /g31207/A
add pin constraint /g31207/A C1
add primary input -internal /g31207/B
add pin constraint /g31207/B C0
add primary input -internal /g31207/S0
add pin constraint /g31207/S0 C0
add primary input -internal /g36105/A
add pin constraint /g36105/A C0
add primary input -internal /g36105/B
add pin constraint /g36105/B C1
add primary input -internal /g36105/S0
add pin constraint /g36105/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C0
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C0
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C1
add pin constraint /g37897/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================119=================
g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] ===> g37897 [AOI22X1 @ clk_i]:B1(pi:in_slt_457) ===> g37171 [NAND2X1 @ clk_i]:A(n_2516) ===> g36170 [MX2X1 @ clk_i]:B(n_5987) ===> g31299 [MX2X1 @ clk_i]:A(n_5952) ===> u11_mem_reg_b0_b_b17_b[clk_i](n_10447) -- g42065:A

add primary input -internal /g31299/A
add pin constraint /g31299/A C1
add primary input -internal /g31299/B
add pin constraint /g31299/B C0
add primary input -internal /g31299/S0
add pin constraint /g31299/S0 C0
add primary input -internal /g36170/A
add pin constraint /g36170/A C0
add primary input -internal /g36170/B
add pin constraint /g36170/B C1
add primary input -internal /g36170/S0
add pin constraint /g36170/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C0
add primary input -internal /g37171/B
add pin constraint /g37171/B C1
add pin constraint /g37897/A1 C0
add primary input -internal /g37897/A0
add pin constraint /g37897/A0 C0
add primary input -internal /g37897/B0
add pin constraint /g37897/B0 C1
add pin constraint /g37897/B1 C1
For sender domain g29935:Y(n_11184) --  u1_slt6_reg_b17_b[bit_clk_pad_i] 1
===================120=================
g29958:Y(n_11169) --  u1_slt2_reg_b16_b[bit_clk_pad_i] ===> g40431 [MX2X1 @ clk_i]:B(pi:in_slt_842) ===> u15_crac_din_reg_b12_b[clk_i](n_1193) -- g37361:B1

add primary input -internal /g40431/A
add pin constraint /g40431/A C0
add pin constraint /g40431/B C1
add primary input -internal /g40431/S0
add pin constraint /g40431/S0 C1
For sender domain g29958:Y(n_11169) --  u1_slt2_reg_b16_b[bit_clk_pad_i] 1
===================121=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g31354 [MX2X1 @ clk_i]:B(pi:in_slt_412) ===> u9_din_tmp1_reg_b12_b[clk_i](n_9785) -- g31354:A

add primary input -internal /g31354/A
add pin constraint /g31354/A C0
add pin constraint /g31354/B C1
add primary input -internal /g31354/S0
add pin constraint /g31354/S0 C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================122=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:A0(pi:in_slt_412) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36014 [MX2X1 @ clk_i]:A(n_6883) ===> g31144 [MX2X1 @ clk_i]:A(n_6923) ===> u9_mem_reg_b3_b_b16_b[clk_i](n_10253) -- g42078:A

add primary input -internal /g31144/A
add pin constraint /g31144/A C1
add primary input -internal /g31144/B
add pin constraint /g31144/B C0
add primary input -internal /g31144/S0
add pin constraint /g31144/S0 C0
add primary input -internal /g36014/A
add pin constraint /g36014/A C1
add primary input -internal /g36014/B
add pin constraint /g36014/B C0
add primary input -internal /g36014/S0
add pin constraint /g36014/S0 C0
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C1
add pin constraint /g37660/A0 C1
add pin constraint /g37660/B0 C0
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C0
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================123=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:A0(pi:in_slt_412) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36059 [MX2X1 @ clk_i]:B(n_6883) ===> g31103 [MX2X1 @ clk_i]:A(n_6885) ===> u9_mem_reg_b1_b_b16_b[clk_i](n_10305) -- g41955:A

add primary input -internal /g31103/A
add pin constraint /g31103/A C1
add primary input -internal /g31103/B
add pin constraint /g31103/B C0
add primary input -internal /g31103/S0
add pin constraint /g31103/S0 C0
add primary input -internal /g36059/A
add pin constraint /g36059/A C0
add primary input -internal /g36059/B
add pin constraint /g36059/B C1
add primary input -internal /g36059/S0
add pin constraint /g36059/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C1
add pin constraint /g37660/A0 C1
add pin constraint /g37660/B0 C0
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C0
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================124=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:A0(pi:in_slt_412) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36070 [MX2X1 @ clk_i]:B(n_6883) ===> g31122 [MX2X1 @ clk_i]:A(n_6874) ===> u9_mem_reg_b2_b_b16_b[clk_i](n_10280) -- g42833:A

add primary input -internal /g31122/A
add pin constraint /g31122/A C1
add primary input -internal /g31122/B
add pin constraint /g31122/B C0
add primary input -internal /g31122/S0
add pin constraint /g31122/S0 C0
add primary input -internal /g36070/A
add pin constraint /g36070/A C0
add primary input -internal /g36070/B
add pin constraint /g36070/B C1
add primary input -internal /g36070/S0
add pin constraint /g36070/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C1
add pin constraint /g37660/A0 C1
add pin constraint /g37660/B0 C0
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C0
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================125=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g37660 [AOI22X1 @ clk_i]:A0(pi:in_slt_412) ===> g37144 [NAND2X1 @ clk_i]:A(n_4626) ===> g36139 [MX2X1 @ clk_i]:B(n_6883) ===> g31254 [MX2X1 @ clk_i]:A(n_6867) ===> u9_mem_reg_b0_b_b16_b[clk_i](n_10167) -- g42913:A

add primary input -internal /g31254/A
add pin constraint /g31254/A C1
add primary input -internal /g31254/B
add pin constraint /g31254/B C0
add primary input -internal /g31254/S0
add pin constraint /g31254/S0 C0
add primary input -internal /g36139/A
add pin constraint /g36139/A C0
add primary input -internal /g36139/B
add pin constraint /g36139/B C1
add primary input -internal /g36139/S0
add pin constraint /g36139/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C0
add primary input -internal /g37144/B
add pin constraint /g37144/B C1
add primary input -internal /g37660/A1
add pin constraint /g37660/A1 C1
add pin constraint /g37660/A0 C1
add pin constraint /g37660/B0 C0
add primary input -internal /g37660/B1
add pin constraint /g37660/B1 C0
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================126=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39586 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37146 [NAND2X1 @ clk_i]:B(n_3081) ===> g35984 [MX2X1 @ clk_i]:B(n_6637) ===> g31101 [MX2X1 @ clk_i]:A(n_6655) ===> u9_mem_reg_b1_b_b14_b[clk_i](n_10307) -- g42502:A

add primary input -internal /g31101/A
add pin constraint /g31101/A C1
add primary input -internal /g31101/B
add pin constraint /g31101/B C0
add primary input -internal /g31101/S0
add pin constraint /g31101/S0 C0
add primary input -internal /g35984/A
add pin constraint /g35984/A C0
add primary input -internal /g35984/B
add pin constraint /g35984/B C1
add primary input -internal /g35984/S0
add pin constraint /g35984/S0 C1
add primary input -internal /g37146/A
add pin constraint /g37146/A C1
add primary input -internal /g37146/B
add pin constraint /g37146/B C0
add pin constraint /g39586/A C1
add primary input -internal /g39586/B
add pin constraint /g39586/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================127=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39586 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37146 [NAND2X1 @ clk_i]:B(n_3081) ===> g35999 [MX2X1 @ clk_i]:B(n_6637) ===> g31120 [MX2X1 @ clk_i]:A(n_6639) ===> u9_mem_reg_b2_b_b14_b[clk_i](n_10283) -- g42173:A

add primary input -internal /g31120/A
add pin constraint /g31120/A C1
add primary input -internal /g31120/B
add pin constraint /g31120/B C0
add primary input -internal /g31120/S0
add pin constraint /g31120/S0 C0
add primary input -internal /g35999/A
add pin constraint /g35999/A C0
add primary input -internal /g35999/B
add pin constraint /g35999/B C1
add primary input -internal /g35999/S0
add pin constraint /g35999/S0 C1
add primary input -internal /g37146/A
add pin constraint /g37146/A C1
add primary input -internal /g37146/B
add pin constraint /g37146/B C0
add pin constraint /g39586/A C1
add primary input -internal /g39586/B
add pin constraint /g39586/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================128=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39586 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37146 [NAND2X1 @ clk_i]:B(n_3081) ===> g36081 [MX2X1 @ clk_i]:A(n_6637) ===> g31141 [MX2X1 @ clk_i]:A(n_6506) ===> u9_mem_reg_b3_b_b14_b[clk_i](n_10256) -- g42948:A

add primary input -internal /g31141/A
add pin constraint /g31141/A C1
add primary input -internal /g31141/B
add pin constraint /g31141/B C0
add primary input -internal /g31141/S0
add pin constraint /g31141/S0 C0
add primary input -internal /g36081/A
add pin constraint /g36081/A C1
add primary input -internal /g36081/B
add pin constraint /g36081/B C0
add primary input -internal /g36081/S0
add pin constraint /g36081/S0 C0
add primary input -internal /g37146/A
add pin constraint /g37146/A C1
add primary input -internal /g37146/B
add pin constraint /g37146/B C0
add pin constraint /g39586/A C1
add primary input -internal /g39586/B
add pin constraint /g39586/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================129=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39586 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37146 [NAND2X1 @ clk_i]:B(n_3081) ===> g36137 [MX2X1 @ clk_i]:B(n_6637) ===> g31252 [MX2X1 @ clk_i]:A(n_6399) ===> u9_mem_reg_b0_b_b14_b[clk_i](n_10169) -- g42180:A

add primary input -internal /g31252/A
add pin constraint /g31252/A C1
add primary input -internal /g31252/B
add pin constraint /g31252/B C0
add primary input -internal /g31252/S0
add pin constraint /g31252/S0 C0
add primary input -internal /g36137/A
add pin constraint /g36137/A C0
add primary input -internal /g36137/B
add pin constraint /g36137/B C1
add primary input -internal /g36137/S0
add pin constraint /g36137/S0 C1
add primary input -internal /g37146/A
add pin constraint /g37146/A C1
add primary input -internal /g37146/B
add pin constraint /g37146/B C0
add pin constraint /g39586/A C1
add primary input -internal /g39586/B
add pin constraint /g39586/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================130=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39502 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37223 [MX2X1 @ clk_i]:B(n_4772) ===> g30970 [OAI21X1 @ clk_i]:A0(n_4785) ===> u9_mem_reg_b1_b_b28_b[clk_i](n_10742) -- g37223:A

add primary input -internal /g30970/A1
add pin constraint /g30970/A1 C0
add primary input -internal /g30970/A0
add pin constraint /g30970/A0 C0
add primary input -internal /g30970/B0
add pin constraint /g30970/B0 C1
add primary input -internal /g37223/A
add pin constraint /g37223/A C1
add primary input -internal /g37223/B
add pin constraint /g37223/B C0
add primary input -internal /g37223/S0
add pin constraint /g37223/S0 C1
add pin constraint /g39502/A C1
add primary input -internal /g39502/B
add pin constraint /g39502/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================131=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39502 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37232 [MX2X1 @ clk_i]:B(n_4772) ===> g30986 [OAI21X1 @ clk_i]:A0(n_4773) ===> u9_mem_reg_b2_b_b28_b[clk_i](n_10718) -- g37232:A

add primary input -internal /g30986/A1
add pin constraint /g30986/A1 C0
add primary input -internal /g30986/A0
add pin constraint /g30986/A0 C0
add primary input -internal /g30986/B0
add pin constraint /g30986/B0 C1
add primary input -internal /g37232/A
add pin constraint /g37232/A C1
add primary input -internal /g37232/B
add pin constraint /g37232/B C0
add primary input -internal /g37232/S0
add pin constraint /g37232/S0 C1
add pin constraint /g39502/A C1
add primary input -internal /g39502/B
add pin constraint /g39502/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================132=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39502 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g37495 [NOR2X1 @ clk_i]:A(n_4772) ===> g37270 [AOI21X1 @ clk_i]:B0(n_3961) ===> g31000 [OAI21X1 @ clk_i]:A0(n_5348) ===> u9_mem_reg_b3_b_b28_b[clk_i](n_10703) -- g42589:A

add primary input -internal /g31000/A1
add pin constraint /g31000/A1 C0
add primary input -internal /g31000/A0
add pin constraint /g31000/A0 C0
add primary input -internal /g31000/B0
add pin constraint /g31000/B0 C1
add primary input -internal /g37270/A1
add pin constraint /g37270/A1 C0
add primary input -internal /g37270/A0
add pin constraint /g37270/A0 C0
add primary input -internal /g37270/B0
add pin constraint /g37270/B0 C1
add primary input -internal /g37495/A
add pin constraint /g37495/A C0
add primary input -internal /g37495/B
add pin constraint /g37495/B C1
add pin constraint /g39502/A C1
add primary input -internal /g39502/B
add pin constraint /g39502/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================133=================
g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] ===> g39502 [NAND2X1 @ clk_i]:A(pi:in_slt_412) ===> g39501 [INVX1 @ clk_i]:A(n_4772) ===> g37490 [NAND2X1 @ clk_i]:B(n_3138) ===> g37387 [OAI21X1 @ clk_i]:B0(n_4669) ===> g31265 [MX2X1 @ clk_i]:A(n_5475) ===> u9_mem_reg_b0_b_b28_b[clk_i](n_10155) -- g37387:A0

add primary input -internal /g31265/A
add pin constraint /g31265/A C1
add primary input -internal /g31265/B
add pin constraint /g31265/B C0
add primary input -internal /g31265/S0
add pin constraint /g31265/S0 C0
add primary input -internal /g37387/A1
add pin constraint /g37387/A1 C1
add primary input -internal /g37387/A0
add pin constraint /g37387/A0 C1
add primary input -internal /g37387/B0
add pin constraint /g37387/B0 C0
add primary input -internal /g37490/A
add pin constraint /g37490/A C1
add primary input -internal /g37490/B
add pin constraint /g37490/B C1
add primary input -internal /g39501/A
add pin constraint /g39501/A C0
add pin constraint /g39502/A C1
add primary input -internal /g39502/B
add pin constraint /g39502/B C1
For sender domain g29959:Y(n_11168) --  u1_slt3_reg_b16_b[bit_clk_pad_i] 1
===================134=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g31390 [MX2X1 @ clk_i]:B(pi:in_slt_434) ===> u10_din_tmp1_reg_b12_b[clk_i](n_9857) -- g31390:A

add primary input -internal /g31390/A
add pin constraint /g31390/A C0
add pin constraint /g31390/B C1
add primary input -internal /g31390/S0
add pin constraint /g31390/S0 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================135=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37893 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37174 [NAND2X1 @ clk_i]:A(n_3899) ===> g35975 [MX2X1 @ clk_i]:B(n_6589) ===> g31091 [MX2X1 @ clk_i]:A(n_6663) ===> u10_mem_reg_b2_b_b14_b[clk_i](n_10319) -- g42876:A

add primary input -internal /g31091/A
add pin constraint /g31091/A C1
add primary input -internal /g31091/B
add pin constraint /g31091/B C0
add primary input -internal /g31091/S0
add pin constraint /g31091/S0 C0
add primary input -internal /g35975/A
add pin constraint /g35975/A C0
add primary input -internal /g35975/B
add pin constraint /g35975/B C1
add primary input -internal /g35975/S0
add pin constraint /g35975/S0 C1
add primary input -internal /g37174/A
add pin constraint /g37174/A C0
add primary input -internal /g37174/B
add pin constraint /g37174/B C1
add primary input -internal /g37893/A1
add pin constraint /g37893/A1 C0
add primary input -internal /g37893/A0
add pin constraint /g37893/A0 C0
add primary input -internal /g37893/B0
add pin constraint /g37893/B0 C1
add pin constraint /g37893/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================136=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37893 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37174 [NAND2X1 @ clk_i]:A(n_3899) ===> g36031 [MX2X1 @ clk_i]:A(n_6589) ===> g31163 [MX2X1 @ clk_i]:A(n_6590) ===> u10_mem_reg_b3_b_b14_b[clk_i](n_10228) -- g43111:A

add primary input -internal /g31163/A
add pin constraint /g31163/A C1
add primary input -internal /g31163/B
add pin constraint /g31163/B C0
add primary input -internal /g31163/S0
add pin constraint /g31163/S0 C0
add primary input -internal /g36031/A
add pin constraint /g36031/A C1
add primary input -internal /g36031/B
add pin constraint /g36031/B C0
add primary input -internal /g36031/S0
add pin constraint /g36031/S0 C0
add primary input -internal /g37174/A
add pin constraint /g37174/A C0
add primary input -internal /g37174/B
add pin constraint /g37174/B C1
add primary input -internal /g37893/A1
add pin constraint /g37893/A1 C0
add primary input -internal /g37893/A0
add pin constraint /g37893/A0 C0
add primary input -internal /g37893/B0
add pin constraint /g37893/B0 C1
add pin constraint /g37893/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================137=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37893 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37174 [NAND2X1 @ clk_i]:A(n_3899) ===> g36063 [MX2X1 @ clk_i]:B(n_6589) ===> g31208 [MX2X1 @ clk_i]:A(n_6536) ===> u10_mem_reg_b1_b_b14_b[clk_i](n_10205) -- g39726:A

add primary input -internal /g31208/A
add pin constraint /g31208/A C1
add primary input -internal /g31208/B
add pin constraint /g31208/B C0
add primary input -internal /g31208/S0
add pin constraint /g31208/S0 C0
add primary input -internal /g36063/A
add pin constraint /g36063/A C0
add primary input -internal /g36063/B
add pin constraint /g36063/B C1
add primary input -internal /g36063/S0
add pin constraint /g36063/S0 C1
add primary input -internal /g37174/A
add pin constraint /g37174/A C0
add primary input -internal /g37174/B
add pin constraint /g37174/B C1
add primary input -internal /g37893/A1
add pin constraint /g37893/A1 C0
add primary input -internal /g37893/A0
add pin constraint /g37893/A0 C0
add primary input -internal /g37893/B0
add pin constraint /g37893/B0 C1
add pin constraint /g37893/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================138=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37893 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37174 [NAND2X1 @ clk_i]:A(n_3899) ===> g36160 [MX2X1 @ clk_i]:B(n_6589) ===> g31286 [MX2X1 @ clk_i]:A(n_6376) ===> u10_mem_reg_b0_b_b14_b[clk_i](n_10134) -- g42098:A

add primary input -internal /g31286/A
add pin constraint /g31286/A C1
add primary input -internal /g31286/B
add pin constraint /g31286/B C0
add primary input -internal /g31286/S0
add pin constraint /g31286/S0 C0
add primary input -internal /g36160/A
add pin constraint /g36160/A C0
add primary input -internal /g36160/B
add pin constraint /g36160/B C1
add primary input -internal /g36160/S0
add pin constraint /g36160/S0 C1
add primary input -internal /g37174/A
add pin constraint /g37174/A C0
add primary input -internal /g37174/B
add pin constraint /g37174/B C1
add primary input -internal /g37893/A1
add pin constraint /g37893/A1 C0
add primary input -internal /g37893/A0
add pin constraint /g37893/A0 C0
add primary input -internal /g37893/B0
add pin constraint /g37893/B0 C1
add pin constraint /g37893/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================139=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g35977 [MX2X1 @ clk_i]:B(n_6014) ===> g31093 [MX2X1 @ clk_i]:A(n_6034) ===> u10_mem_reg_b2_b_b16_b[clk_i](n_10317) -- g42922:A

add primary input -internal /g31093/A
add pin constraint /g31093/A C1
add primary input -internal /g31093/B
add pin constraint /g31093/B C0
add primary input -internal /g31093/S0
add pin constraint /g31093/S0 C0
add primary input -internal /g35977/A
add pin constraint /g35977/A C0
add primary input -internal /g35977/B
add pin constraint /g35977/B C1
add primary input -internal /g35977/S0
add pin constraint /g35977/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C0
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C0
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C1
add pin constraint /g37891/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================140=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g36033 [MX2X1 @ clk_i]:A(n_6014) ===> g31165 [MX2X1 @ clk_i]:A(n_6015) ===> u10_mem_reg_b3_b_b16_b[clk_i](n_10225) -- g42594:A

add primary input -internal /g31165/A
add pin constraint /g31165/A C1
add primary input -internal /g31165/B
add pin constraint /g31165/B C0
add primary input -internal /g31165/S0
add pin constraint /g31165/S0 C0
add primary input -internal /g36033/A
add pin constraint /g36033/A C1
add primary input -internal /g36033/B
add pin constraint /g36033/B C0
add primary input -internal /g36033/S0
add pin constraint /g36033/S0 C0
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C0
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C0
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C1
add pin constraint /g37891/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================141=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g36108 [MX2X1 @ clk_i]:B(n_6014) ===> g31211 [MX2X1 @ clk_i]:A(n_5975) ===> u10_mem_reg_b1_b_b16_b[clk_i](n_10194) -- g42939:A

add primary input -internal /g31211/A
add pin constraint /g31211/A C1
add primary input -internal /g31211/B
add pin constraint /g31211/B C0
add primary input -internal /g31211/S0
add pin constraint /g31211/S0 C0
add primary input -internal /g36108/A
add pin constraint /g36108/A C0
add primary input -internal /g36108/B
add pin constraint /g36108/B C1
add primary input -internal /g36108/S0
add pin constraint /g36108/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C0
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C0
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C1
add pin constraint /g37891/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================142=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g37891 [AOI22X1 @ clk_i]:B1(pi:in_slt_434) ===> g37168 [NAND2X1 @ clk_i]:A(n_2520) ===> g36165 [MX2X1 @ clk_i]:B(n_6014) ===> g31292 [MX2X1 @ clk_i]:A(n_5958) ===> u10_mem_reg_b0_b_b16_b[clk_i](n_10132) -- g42009:A

add primary input -internal /g31292/A
add pin constraint /g31292/A C1
add primary input -internal /g31292/B
add pin constraint /g31292/B C0
add primary input -internal /g31292/S0
add pin constraint /g31292/S0 C0
add primary input -internal /g36165/A
add pin constraint /g36165/A C0
add primary input -internal /g36165/B
add pin constraint /g36165/B C1
add primary input -internal /g36165/S0
add pin constraint /g36165/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C0
add primary input -internal /g37168/B
add pin constraint /g37168/B C1
add pin constraint /g37891/A1 C0
add primary input -internal /g37891/A0
add pin constraint /g37891/A0 C0
add primary input -internal /g37891/B0
add pin constraint /g37891/B0 C1
add pin constraint /g37891/B1 C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================143=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g39773 [NAND2X1 @ clk_i]:B(pi:in_slt_434) ===> g37217 [MX2X1 @ clk_i]:B(n_4751) ===> g31060 [OAI21X1 @ clk_i]:A0(n_4792) ===> u10_mem_reg_b1_b_b28_b[clk_i](n_10666) -- g37217:A

add primary input -internal /g31060/A1
add pin constraint /g31060/A1 C0
add primary input -internal /g31060/A0
add pin constraint /g31060/A0 C0
add primary input -internal /g31060/B0
add pin constraint /g31060/B0 C1
add primary input -internal /g37217/A
add pin constraint /g37217/A C1
add primary input -internal /g37217/B
add pin constraint /g37217/B C0
add primary input -internal /g37217/S0
add pin constraint /g37217/S0 C1
add primary input -internal /g39773/A
add pin constraint /g39773/A C1
add pin constraint /g39773/B C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================144=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g39773 [NAND2X1 @ clk_i]:B(pi:in_slt_434) ===> g37274 [MX2X1 @ clk_i]:B(n_4751) ===> g30958 [OAI21X1 @ clk_i]:A0(n_4752) ===> u10_mem_reg_b2_b_b28_b[clk_i](n_10757) -- g37274:A

add primary input -internal /g30958/A1
add pin constraint /g30958/A1 C0
add primary input -internal /g30958/A0
add pin constraint /g30958/A0 C0
add primary input -internal /g30958/B0
add pin constraint /g30958/B0 C1
add primary input -internal /g37274/A
add pin constraint /g37274/A C1
add primary input -internal /g37274/B
add pin constraint /g37274/B C0
add primary input -internal /g37274/S0
add pin constraint /g37274/S0 C1
add primary input -internal /g39773/A
add pin constraint /g39773/A C1
add pin constraint /g39773/B C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================145=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g39773 [NAND2X1 @ clk_i]:B(pi:in_slt_434) ===> g37508 [NOR2X1 @ clk_i]:A(n_4751) ===> g37252 [AOI21X1 @ clk_i]:B0(n_3956) ===> g31014 [OAI21X1 @ clk_i]:A0(n_5353) ===> u10_mem_reg_b3_b_b28_b[clk_i](n_10684) -- g42668:A

add primary input -internal /g31014/A1
add pin constraint /g31014/A1 C0
add primary input -internal /g31014/A0
add pin constraint /g31014/A0 C0
add primary input -internal /g31014/B0
add pin constraint /g31014/B0 C1
add primary input -internal /g37252/A1
add pin constraint /g37252/A1 C0
add primary input -internal /g37252/A0
add pin constraint /g37252/A0 C0
add primary input -internal /g37252/B0
add pin constraint /g37252/B0 C1
add primary input -internal /g37508/A
add pin constraint /g37508/A C0
add primary input -internal /g37508/B
add pin constraint /g37508/B C1
add primary input -internal /g39773/A
add pin constraint /g39773/A C1
add pin constraint /g39773/B C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================146=================
g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] ===> g39773 [NAND2X1 @ clk_i]:B(pi:in_slt_434) ===> g39772 [INVX1 @ clk_i]:A(n_4751) ===> g37528 [NAND2X1 @ clk_i]:B(n_2968) ===> g37407 [OAI21X1 @ clk_i]:B0(n_4653) ===> g31331 [MX2X1 @ clk_i]:A(n_5469) ===> u10_mem_reg_b0_b_b28_b[clk_i](n_10418) -- g37407:A0

add primary input -internal /g31331/A
add pin constraint /g31331/A C1
add primary input -internal /g31331/B
add pin constraint /g31331/B C0
add primary input -internal /g31331/S0
add pin constraint /g31331/S0 C0
add primary input -internal /g37407/A1
add pin constraint /g37407/A1 C1
add primary input -internal /g37407/A0
add pin constraint /g37407/A0 C1
add primary input -internal /g37407/B0
add pin constraint /g37407/B0 C0
add primary input -internal /g37528/A
add pin constraint /g37528/A C1
add primary input -internal /g37528/B
add pin constraint /g37528/B C1
add primary input -internal /g39772/A
add pin constraint /g39772/A C0
add primary input -internal /g39773/A
add pin constraint /g39773/A C1
add pin constraint /g39773/B C1
For sender domain g29960:Y(n_11167) --  u1_slt4_reg_b16_b[bit_clk_pad_i] 1
===================147=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g31374 [MX2X1 @ clk_i]:B(pi:in_slt_456) ===> u11_din_tmp1_reg_b12_b[clk_i](n_10111) -- g31374:A

add primary input -internal /g31374/A
add pin constraint /g31374/A C0
add pin constraint /g31374/B C1
add primary input -internal /g31374/S0
add pin constraint /g31374/S0 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================148=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37892 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37169 [NAND2X1 @ clk_i]:A(n_3900) ===> g36079 [MX2X1 @ clk_i]:B(n_6465) ===> g31181 [MX2X1 @ clk_i]:A(n_6508) ===> u11_mem_reg_b1_b_b14_b[clk_i](n_10559) -- g41829:A

add primary input -internal /g31181/A
add pin constraint /g31181/A C1
add primary input -internal /g31181/B
add pin constraint /g31181/B C0
add primary input -internal /g31181/S0
add pin constraint /g31181/S0 C0
add primary input -internal /g36079/A
add pin constraint /g36079/A C0
add primary input -internal /g36079/B
add pin constraint /g36079/B C1
add primary input -internal /g36079/S0
add pin constraint /g36079/S0 C1
add primary input -internal /g37169/A
add pin constraint /g37169/A C0
add primary input -internal /g37169/B
add pin constraint /g37169/B C1
add primary input -internal /g37892/A1
add pin constraint /g37892/A1 C0
add primary input -internal /g37892/A0
add pin constraint /g37892/A0 C0
add primary input -internal /g37892/B0
add pin constraint /g37892/B0 C1
add pin constraint /g37892/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================149=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37892 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37169 [NAND2X1 @ clk_i]:A(n_3900) ===> g36101 [MX2X1 @ clk_i]:B(n_6465) ===> g31202 [MX2X1 @ clk_i]:A(n_6467) ===> u11_mem_reg_b2_b_b14_b[clk_i](n_10529) -- g42663:A

add primary input -internal /g31202/A
add pin constraint /g31202/A C1
add primary input -internal /g31202/B
add pin constraint /g31202/B C0
add primary input -internal /g31202/S0
add pin constraint /g31202/S0 C0
add primary input -internal /g36101/A
add pin constraint /g36101/A C0
add primary input -internal /g36101/B
add pin constraint /g36101/B C1
add primary input -internal /g36101/S0
add pin constraint /g36101/S0 C1
add primary input -internal /g37169/A
add pin constraint /g37169/A C0
add primary input -internal /g37169/B
add pin constraint /g37169/B C1
add primary input -internal /g37892/A1
add pin constraint /g37892/A1 C0
add primary input -internal /g37892/A0
add pin constraint /g37892/A0 C0
add primary input -internal /g37892/B0
add pin constraint /g37892/B0 C1
add pin constraint /g37892/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================150=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37892 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37169 [NAND2X1 @ clk_i]:A(n_3900) ===> g36124 [MX2X1 @ clk_i]:A(n_6465) ===> g31227 [MX2X1 @ clk_i]:A(n_6422) ===> u11_mem_reg_b3_b_b14_b[clk_i](n_10457) -- g42081:A

add primary input -internal /g31227/A
add pin constraint /g31227/A C1
add primary input -internal /g31227/B
add pin constraint /g31227/B C0
add primary input -internal /g31227/S0
add pin constraint /g31227/S0 C0
add primary input -internal /g36124/A
add pin constraint /g36124/A C1
add primary input -internal /g36124/B
add pin constraint /g36124/B C0
add primary input -internal /g36124/S0
add pin constraint /g36124/S0 C0
add primary input -internal /g37169/A
add pin constraint /g37169/A C0
add primary input -internal /g37169/B
add pin constraint /g37169/B C1
add primary input -internal /g37892/A1
add pin constraint /g37892/A1 C0
add primary input -internal /g37892/A0
add pin constraint /g37892/A0 C0
add primary input -internal /g37892/B0
add pin constraint /g37892/B0 C1
add pin constraint /g37892/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================151=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37892 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37169 [NAND2X1 @ clk_i]:A(n_3900) ===> g36166 [MX2X1 @ clk_i]:B(n_6465) ===> g31293 [MX2X1 @ clk_i]:A(n_6364) ===> u11_mem_reg_b0_b_b14_b[clk_i](n_10814) -- g42436:A

add primary input -internal /g31293/A
add pin constraint /g31293/A C1
add primary input -internal /g31293/B
add pin constraint /g31293/B C0
add primary input -internal /g31293/S0
add pin constraint /g31293/S0 C0
add primary input -internal /g36166/A
add pin constraint /g36166/A C0
add primary input -internal /g36166/B
add pin constraint /g36166/B C1
add primary input -internal /g36166/S0
add pin constraint /g36166/S0 C1
add primary input -internal /g37169/A
add pin constraint /g37169/A C0
add primary input -internal /g37169/B
add pin constraint /g37169/B C1
add primary input -internal /g37892/A1
add pin constraint /g37892/A1 C0
add primary input -internal /g37892/A0
add pin constraint /g37892/A0 C0
add primary input -internal /g37892/B0
add pin constraint /g37892/B0 C1
add pin constraint /g37892/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================152=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g39763 [NAND2X1 @ clk_i]:B(pi:in_slt_456) ===> g37292 [MX2X1 @ clk_i]:B(n_5304) ===> g31032 [OAI21X1 @ clk_i]:A0(n_5320) ===> u11_mem_reg_b1_b_b28_b[clk_i](n_10884) -- g37292:A

add primary input -internal /g31032/A1
add pin constraint /g31032/A1 C0
add primary input -internal /g31032/A0
add pin constraint /g31032/A0 C0
add primary input -internal /g31032/B0
add pin constraint /g31032/B0 C1
add primary input -internal /g37292/A
add pin constraint /g37292/A C1
add primary input -internal /g37292/B
add pin constraint /g37292/B C0
add primary input -internal /g37292/S0
add pin constraint /g37292/S0 C1
add primary input -internal /g39763/A
add pin constraint /g39763/A C1
add pin constraint /g39763/B C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================153=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g39763 [NAND2X1 @ clk_i]:B(pi:in_slt_456) ===> g37300 [MX2X1 @ clk_i]:B(n_5304) ===> g31048 [OAI21X1 @ clk_i]:A0(n_5305) ===> u11_mem_reg_b2_b_b28_b[clk_i](n_10863) -- g37300:A

add primary input -internal /g31048/A1
add pin constraint /g31048/A1 C0
add primary input -internal /g31048/A0
add pin constraint /g31048/A0 C0
add primary input -internal /g31048/B0
add pin constraint /g31048/B0 C1
add primary input -internal /g37300/A
add pin constraint /g37300/A C1
add primary input -internal /g37300/B
add pin constraint /g37300/B C0
add primary input -internal /g37300/S0
add pin constraint /g37300/S0 C1
add primary input -internal /g39763/A
add pin constraint /g39763/A C1
add pin constraint /g39763/B C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================154=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g39763 [NAND2X1 @ clk_i]:B(pi:in_slt_456) ===> g37532 [NOR2X1 @ clk_i]:A(n_5304) ===> g37261 [AOI21X1 @ clk_i]:B0(n_4650) ===> g31074 [OAI21X1 @ clk_i]:A0(n_5499) ===> u11_mem_reg_b3_b_b28_b[clk_i](n_10848) -- g42958:A

add primary input -internal /g31074/A1
add pin constraint /g31074/A1 C0
add primary input -internal /g31074/A0
add pin constraint /g31074/A0 C0
add primary input -internal /g31074/B0
add pin constraint /g31074/B0 C1
add primary input -internal /g37261/A1
add pin constraint /g37261/A1 C0
add primary input -internal /g37261/A0
add pin constraint /g37261/A0 C0
add primary input -internal /g37261/B0
add pin constraint /g37261/B0 C1
add primary input -internal /g37532/A
add pin constraint /g37532/A C0
add primary input -internal /g37532/B
add pin constraint /g37532/B C1
add primary input -internal /g39763/A
add pin constraint /g39763/A C1
add pin constraint /g39763/B C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================155=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g39763 [NAND2X1 @ clk_i]:B(pi:in_slt_456) ===> g39762 [INVX1 @ clk_i]:A(n_5304) ===> g37563 [NAND2X1 @ clk_i]:B(n_4133) ===> g37408 [OAI21X1 @ clk_i]:B0(n_5234) ===> g31315 [MX2X1 @ clk_i]:A(n_5644) ===> u11_mem_reg_b0_b_b28_b[clk_i](n_10433) -- g37408:A0

add primary input -internal /g31315/A
add pin constraint /g31315/A C1
add primary input -internal /g31315/B
add pin constraint /g31315/B C0
add primary input -internal /g31315/S0
add pin constraint /g31315/S0 C0
add primary input -internal /g37408/A1
add pin constraint /g37408/A1 C1
add primary input -internal /g37408/A0
add pin constraint /g37408/A0 C1
add primary input -internal /g37408/B0
add pin constraint /g37408/B0 C0
add primary input -internal /g37563/A
add pin constraint /g37563/A C1
add primary input -internal /g37563/B
add pin constraint /g37563/B C1
add primary input -internal /g39762/A
add pin constraint /g39762/A C0
add primary input -internal /g39763/A
add pin constraint /g39763/A C1
add pin constraint /g39763/B C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================156=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g35986 [MX2X1 @ clk_i]:A(n_5993) ===> g31229 [MX2X1 @ clk_i]:A(n_6024) ===> u11_mem_reg_b3_b_b16_b[clk_i](n_10836) -- g42084:A

add primary input -internal /g31229/A
add pin constraint /g31229/A C1
add primary input -internal /g31229/B
add pin constraint /g31229/B C0
add primary input -internal /g31229/S0
add pin constraint /g31229/S0 C0
add primary input -internal /g35986/A
add pin constraint /g35986/A C1
add primary input -internal /g35986/B
add pin constraint /g35986/B C0
add primary input -internal /g35986/S0
add pin constraint /g35986/S0 C0
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C0
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C0
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C1
add pin constraint /g37895/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================157=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g36078 [MX2X1 @ clk_i]:B(n_5993) ===> g31206 [MX2X1 @ clk_i]:A(n_5995) ===> u11_mem_reg_b2_b_b16_b[clk_i](n_10514) -- g42241:A

add primary input -internal /g31206/A
add pin constraint /g31206/A C1
add primary input -internal /g31206/B
add pin constraint /g31206/B C0
add primary input -internal /g31206/S0
add pin constraint /g31206/S0 C0
add primary input -internal /g36078/A
add pin constraint /g36078/A C0
add primary input -internal /g36078/B
add pin constraint /g36078/B C1
add primary input -internal /g36078/S0
add pin constraint /g36078/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C0
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C0
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C1
add pin constraint /g37895/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================158=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g36083 [MX2X1 @ clk_i]:B(n_5993) ===> g31183 [MX2X1 @ clk_i]:A(n_5991) ===> u11_mem_reg_b1_b_b16_b[clk_i](n_10842) -- g43103:A

add primary input -internal /g31183/A
add pin constraint /g31183/A C1
add primary input -internal /g31183/B
add pin constraint /g31183/B C0
add primary input -internal /g31183/S0
add pin constraint /g31183/S0 C0
add primary input -internal /g36083/A
add pin constraint /g36083/A C0
add primary input -internal /g36083/B
add pin constraint /g36083/B C1
add primary input -internal /g36083/S0
add pin constraint /g36083/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C0
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C0
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C1
add pin constraint /g37895/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================159=================
g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] ===> g37895 [AOI22X1 @ clk_i]:B1(pi:in_slt_456) ===> g37176 [NAND2X1 @ clk_i]:A(n_2517) ===> g36169 [MX2X1 @ clk_i]:B(n_5993) ===> g31297 [MX2X1 @ clk_i]:A(n_5954) ===> u11_mem_reg_b0_b_b16_b[clk_i](n_10448) -- g42008:A

add primary input -internal /g31297/A
add pin constraint /g31297/A C1
add primary input -internal /g31297/B
add pin constraint /g31297/B C0
add primary input -internal /g31297/S0
add pin constraint /g31297/S0 C0
add primary input -internal /g36169/A
add pin constraint /g36169/A C0
add primary input -internal /g36169/B
add pin constraint /g36169/B C1
add primary input -internal /g36169/S0
add pin constraint /g36169/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C0
add primary input -internal /g37176/B
add pin constraint /g37176/B C1
add pin constraint /g37895/A1 C0
add primary input -internal /g37895/A0
add pin constraint /g37895/A0 C0
add primary input -internal /g37895/B0
add pin constraint /g37895/B0 C1
add pin constraint /g37895/B1 C1
For sender domain g29961:Y(n_11166) --  u1_slt6_reg_b16_b[bit_clk_pad_i] 1
===================160=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g31353 [MX2X1 @ clk_i]:B(pi:in_slt_411) ===> u9_din_tmp1_reg_b11_b[clk_i](n_9786) -- g31353:A

add primary input -internal /g31353/A
add pin constraint /g31353/A C0
add pin constraint /g31353/B C1
add primary input -internal /g31353/S0
add pin constraint /g31353/S0 C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================161=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g37659 [AOI22X1 @ clk_i]:B0(pi:in_slt_411) ===> g37145 [NAND2X1 @ clk_i]:A(n_3933) ===> g36000 [MX2X1 @ clk_i]:B(n_6582) ===> g31121 [MX2X1 @ clk_i]:A(n_6636) ===> u9_mem_reg_b2_b_b15_b[clk_i](n_10281) -- g42690:A

add primary input -internal /g31121/A
add pin constraint /g31121/A C1
add primary input -internal /g31121/B
add pin constraint /g31121/B C0
add primary input -internal /g31121/S0
add pin constraint /g31121/S0 C0
add primary input -internal /g36000/A
add pin constraint /g36000/A C0
add primary input -internal /g36000/B
add pin constraint /g36000/B C1
add primary input -internal /g36000/S0
add pin constraint /g36000/S0 C1
add primary input -internal /g37145/A
add pin constraint /g37145/A C0
add primary input -internal /g37145/B
add pin constraint /g37145/B C1
add primary input -internal /g37659/A1
add pin constraint /g37659/A1 C0
add primary input -internal /g37659/A0
add pin constraint /g37659/A0 C0
add pin constraint /g37659/B0 C1
add primary input -internal /g37659/B1
add pin constraint /g37659/B1 C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================162=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g37659 [AOI22X1 @ clk_i]:B0(pi:in_slt_411) ===> g37145 [NAND2X1 @ clk_i]:A(n_3933) ===> g36038 [MX2X1 @ clk_i]:A(n_6582) ===> g31143 [MX2X1 @ clk_i]:A(n_6583) ===> u9_mem_reg_b3_b_b15_b[clk_i](n_10254) -- g42977:A

add primary input -internal /g31143/A
add pin constraint /g31143/A C1
add primary input -internal /g31143/B
add pin constraint /g31143/B C0
add primary input -internal /g31143/S0
add pin constraint /g31143/S0 C0
add primary input -internal /g36038/A
add pin constraint /g36038/A C1
add primary input -internal /g36038/B
add pin constraint /g36038/B C0
add primary input -internal /g36038/S0
add pin constraint /g36038/S0 C0
add primary input -internal /g37145/A
add pin constraint /g37145/A C0
add primary input -internal /g37145/B
add pin constraint /g37145/B C1
add primary input -internal /g37659/A1
add pin constraint /g37659/A1 C0
add primary input -internal /g37659/A0
add pin constraint /g37659/A0 C0
add pin constraint /g37659/B0 C1
add primary input -internal /g37659/B1
add pin constraint /g37659/B1 C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================163=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g37659 [AOI22X1 @ clk_i]:B0(pi:in_slt_411) ===> g37145 [NAND2X1 @ clk_i]:A(n_3933) ===> g36069 [MX2X1 @ clk_i]:B(n_6582) ===> g31102 [MX2X1 @ clk_i]:A(n_6529) ===> u9_mem_reg_b1_b_b15_b[clk_i](n_10306) -- g42166:A

add primary input -internal /g31102/A
add pin constraint /g31102/A C1
add primary input -internal /g31102/B
add pin constraint /g31102/B C0
add primary input -internal /g31102/S0
add pin constraint /g31102/S0 C0
add primary input -internal /g36069/A
add pin constraint /g36069/A C0
add primary input -internal /g36069/B
add pin constraint /g36069/B C1
add primary input -internal /g36069/S0
add pin constraint /g36069/S0 C1
add primary input -internal /g37145/A
add pin constraint /g37145/A C0
add primary input -internal /g37145/B
add pin constraint /g37145/B C1
add primary input -internal /g37659/A1
add pin constraint /g37659/A1 C0
add primary input -internal /g37659/A0
add pin constraint /g37659/A0 C0
add pin constraint /g37659/B0 C1
add primary input -internal /g37659/B1
add pin constraint /g37659/B1 C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================164=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g37659 [AOI22X1 @ clk_i]:B0(pi:in_slt_411) ===> g37145 [NAND2X1 @ clk_i]:A(n_3933) ===> g36138 [MX2X1 @ clk_i]:B(n_6582) ===> g31253 [MX2X1 @ clk_i]:A(n_6397) ===> u9_mem_reg_b0_b_b15_b[clk_i](n_10168) -- g42408:A

add primary input -internal /g31253/A
add pin constraint /g31253/A C1
add primary input -internal /g31253/B
add pin constraint /g31253/B C0
add primary input -internal /g31253/S0
add pin constraint /g31253/S0 C0
add primary input -internal /g36138/A
add pin constraint /g36138/A C0
add primary input -internal /g36138/B
add pin constraint /g36138/B C1
add primary input -internal /g36138/S0
add pin constraint /g36138/S0 C1
add primary input -internal /g37145/A
add pin constraint /g37145/A C0
add primary input -internal /g37145/B
add pin constraint /g37145/B C1
add primary input -internal /g37659/A1
add pin constraint /g37659/A1 C0
add primary input -internal /g37659/A0
add pin constraint /g37659/A0 C0
add pin constraint /g37659/B0 C1
add primary input -internal /g37659/B1
add pin constraint /g37659/B1 C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================165=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39380 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37147 [NAND2X1 @ clk_i]:B(n_3223) ===> g35998 [MX2X1 @ clk_i]:B(n_6533) ===> g31119 [MX2X1 @ clk_i]:A(n_6642) ===> u9_mem_reg_b2_b_b13_b[clk_i](n_10284) -- g41864:A

add primary input -internal /g31119/A
add pin constraint /g31119/A C1
add primary input -internal /g31119/B
add pin constraint /g31119/B C0
add primary input -internal /g31119/S0
add pin constraint /g31119/S0 C0
add primary input -internal /g35998/A
add pin constraint /g35998/A C0
add primary input -internal /g35998/B
add pin constraint /g35998/B C1
add primary input -internal /g35998/S0
add pin constraint /g35998/S0 C1
add primary input -internal /g37147/A
add pin constraint /g37147/A C1
add primary input -internal /g37147/B
add pin constraint /g37147/B C0
add pin constraint /g39380/A C1
add primary input -internal /g39380/B
add pin constraint /g39380/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================166=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39380 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37147 [NAND2X1 @ clk_i]:B(n_3223) ===> g36064 [MX2X1 @ clk_i]:B(n_6533) ===> g31100 [MX2X1 @ clk_i]:A(n_6535) ===> u9_mem_reg_b1_b_b13_b[clk_i](n_10309) -- g42846:A

add primary input -internal /g31100/A
add pin constraint /g31100/A C1
add primary input -internal /g31100/B
add pin constraint /g31100/B C0
add primary input -internal /g31100/S0
add pin constraint /g31100/S0 C0
add primary input -internal /g36064/A
add pin constraint /g36064/A C0
add primary input -internal /g36064/B
add pin constraint /g36064/B C1
add primary input -internal /g36064/S0
add pin constraint /g36064/S0 C1
add primary input -internal /g37147/A
add pin constraint /g37147/A C1
add primary input -internal /g37147/B
add pin constraint /g37147/B C0
add pin constraint /g39380/A C1
add primary input -internal /g39380/B
add pin constraint /g39380/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================167=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39380 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37147 [NAND2X1 @ clk_i]:B(n_3223) ===> g36109 [MX2X1 @ clk_i]:A(n_6533) ===> g31140 [MX2X1 @ clk_i]:A(n_6451) ===> u9_mem_reg_b3_b_b13_b[clk_i](n_10258) -- g42409:A

add primary input -internal /g31140/A
add pin constraint /g31140/A C1
add primary input -internal /g31140/B
add pin constraint /g31140/B C0
add primary input -internal /g31140/S0
add pin constraint /g31140/S0 C0
add primary input -internal /g36109/A
add pin constraint /g36109/A C1
add primary input -internal /g36109/B
add pin constraint /g36109/B C0
add primary input -internal /g36109/S0
add pin constraint /g36109/S0 C0
add primary input -internal /g37147/A
add pin constraint /g37147/A C1
add primary input -internal /g37147/B
add pin constraint /g37147/B C0
add pin constraint /g39380/A C1
add primary input -internal /g39380/B
add pin constraint /g39380/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================168=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39380 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37147 [NAND2X1 @ clk_i]:B(n_3223) ===> g36150 [MX2X1 @ clk_i]:B(n_6533) ===> g31251 [MX2X1 @ clk_i]:A(n_6393) ===> u9_mem_reg_b0_b_b13_b[clk_i](n_10170) -- g42520:A

add primary input -internal /g31251/A
add pin constraint /g31251/A C1
add primary input -internal /g31251/B
add pin constraint /g31251/B C0
add primary input -internal /g31251/S0
add pin constraint /g31251/S0 C0
add primary input -internal /g36150/A
add pin constraint /g36150/A C0
add primary input -internal /g36150/B
add pin constraint /g36150/B C1
add primary input -internal /g36150/S0
add pin constraint /g36150/S0 C1
add primary input -internal /g37147/A
add pin constraint /g37147/A C1
add primary input -internal /g37147/B
add pin constraint /g37147/B C0
add pin constraint /g39380/A C1
add primary input -internal /g39380/B
add pin constraint /g39380/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================169=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39504 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37222 [MX2X1 @ clk_i]:B(n_4743) ===> g30969 [OAI21X1 @ clk_i]:A0(n_4786) ===> u9_mem_reg_b1_b_b27_b[clk_i](n_10743) -- g37222:A

add primary input -internal /g30969/A1
add pin constraint /g30969/A1 C0
add primary input -internal /g30969/A0
add pin constraint /g30969/A0 C0
add primary input -internal /g30969/B0
add pin constraint /g30969/B0 C1
add primary input -internal /g37222/A
add pin constraint /g37222/A C1
add primary input -internal /g37222/B
add pin constraint /g37222/B C0
add primary input -internal /g37222/S0
add pin constraint /g37222/S0 C1
add pin constraint /g39504/A C1
add primary input -internal /g39504/B
add pin constraint /g39504/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================170=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39504 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37313 [MX2X1 @ clk_i]:B(n_4743) ===> g30985 [OAI21X1 @ clk_i]:A0(n_4744) ===> u9_mem_reg_b2_b_b27_b[clk_i](n_10719) -- g37313:A

add primary input -internal /g30985/A1
add pin constraint /g30985/A1 C0
add primary input -internal /g30985/A0
add pin constraint /g30985/A0 C0
add primary input -internal /g30985/B0
add pin constraint /g30985/B0 C1
add primary input -internal /g37313/A
add pin constraint /g37313/A C1
add primary input -internal /g37313/B
add pin constraint /g37313/B C0
add primary input -internal /g37313/S0
add pin constraint /g37313/S0 C1
add pin constraint /g39504/A C1
add primary input -internal /g39504/B
add pin constraint /g39504/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================171=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39504 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g37542 [NOR2X1 @ clk_i]:A(n_4743) ===> g37239 [AOI21X1 @ clk_i]:B0(n_3952) ===> g30999 [OAI21X1 @ clk_i]:A0(n_5368) ===> u9_mem_reg_b3_b_b27_b[clk_i](n_10704) -- g42129:A

add primary input -internal /g30999/A1
add pin constraint /g30999/A1 C0
add primary input -internal /g30999/A0
add pin constraint /g30999/A0 C0
add primary input -internal /g30999/B0
add pin constraint /g30999/B0 C1
add primary input -internal /g37239/A1
add pin constraint /g37239/A1 C0
add primary input -internal /g37239/A0
add pin constraint /g37239/A0 C0
add primary input -internal /g37239/B0
add pin constraint /g37239/B0 C1
add primary input -internal /g37542/A
add pin constraint /g37542/A C0
add primary input -internal /g37542/B
add pin constraint /g37542/B C1
add pin constraint /g39504/A C1
add primary input -internal /g39504/B
add pin constraint /g39504/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================172=================
g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] ===> g39504 [NAND2X1 @ clk_i]:A(pi:in_slt_411) ===> g39503 [INVX1 @ clk_i]:A(n_4743) ===> g37493 [NAND2X1 @ clk_i]:B(n_3137) ===> g37386 [OAI21X1 @ clk_i]:B0(n_4667) ===> g31264 [MX2X1 @ clk_i]:A(n_5477) ===> u9_mem_reg_b0_b_b27_b[clk_i](n_10156) -- g37386:A0

add primary input -internal /g31264/A
add pin constraint /g31264/A C1
add primary input -internal /g31264/B
add pin constraint /g31264/B C0
add primary input -internal /g31264/S0
add pin constraint /g31264/S0 C0
add primary input -internal /g37386/A1
add pin constraint /g37386/A1 C1
add primary input -internal /g37386/A0
add pin constraint /g37386/A0 C1
add primary input -internal /g37386/B0
add pin constraint /g37386/B0 C0
add primary input -internal /g37493/A
add pin constraint /g37493/A C1
add primary input -internal /g37493/B
add pin constraint /g37493/B C1
add primary input -internal /g39503/A
add pin constraint /g39503/A C0
add pin constraint /g39504/A C1
add primary input -internal /g39504/B
add pin constraint /g39504/B C1
For sender domain g29986:Y(n_11116) --  u1_slt3_reg_b15_b[bit_clk_pad_i] 1
===================173=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37549 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33391 [AOI21X1 @ clk_i]:B0(n_1289) ===> g32765 [OR2X1 @ clk_i]:A(n_8482) ===> u14_u8_en_out_l_reg[clk_i](n_9461) -- g41956:A

add primary input -internal /g32765/A
add pin constraint /g32765/A C1
add primary input -internal /g32765/B
add pin constraint /g32765/B C0
add primary input -internal /g33391/A1
add pin constraint /g33391/A1 C1
add primary input -internal /g33391/A0
add pin constraint /g33391/A0 C0
add primary input -internal /g33391/B0
add pin constraint /g33391/B0 C0
add primary input -internal /g37549/A
add pin constraint /g37549/A C1
add pin constraint /g37549/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================174=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37547 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33389 [AOI21X1 @ clk_i]:B0(n_1260) ===> g32763 [OR2X1 @ clk_i]:A(n_8484) ===> u14_u6_en_out_l_reg[clk_i](n_9463) -- g42071:A

add primary input -internal /g32763/A
add pin constraint /g32763/A C1
add primary input -internal /g32763/B
add pin constraint /g32763/B C0
add primary input -internal /g33389/A1
add pin constraint /g33389/A1 C1
add primary input -internal /g33389/A0
add pin constraint /g33389/A0 C0
add primary input -internal /g33389/B0
add pin constraint /g33389/B0 C0
add primary input -internal /g37547/A
add pin constraint /g37547/A C1
add pin constraint /g37547/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================175=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37548 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33390 [AOI21X1 @ clk_i]:B0(n_1259) ===> g32764 [OR2X1 @ clk_i]:A(n_8483) ===> u14_u7_en_out_l_reg[clk_i](n_9462) -- g43003:A

add primary input -internal /g32764/A
add pin constraint /g32764/A C1
add primary input -internal /g32764/B
add pin constraint /g32764/B C0
add primary input -internal /g33390/A1
add pin constraint /g33390/A1 C1
add primary input -internal /g33390/A0
add pin constraint /g33390/A0 C0
add primary input -internal /g33390/B0
add pin constraint /g33390/B0 C0
add primary input -internal /g37548/A
add pin constraint /g37548/A C1
add pin constraint /g37548/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================176=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37543 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33386 [AOI21X1 @ clk_i]:B0(n_1023) ===> g32760 [OR2X1 @ clk_i]:A(n_9509) ===> u14_u3_en_out_l_reg[clk_i](n_9637) -- g29515:A

add primary input -internal /g32760/A
add pin constraint /g32760/A C1
add primary input -internal /g32760/B
add pin constraint /g32760/B C0
add primary input -internal /g33386/A1
add pin constraint /g33386/A1 C1
add primary input -internal /g33386/A0
add pin constraint /g33386/A0 C0
add primary input -internal /g33386/B0
add pin constraint /g33386/B0 C0
add primary input -internal /g37543/A
add pin constraint /g37543/A C1
add pin constraint /g37543/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================177=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37539 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33383 [AOI21X1 @ clk_i]:B0(n_1021) ===> g32757 [OR2X1 @ clk_i]:A(n_9512) ===> u14_u0_en_out_l_reg[clk_i](n_9640) -- g29507:A

add primary input -internal /g32757/A
add pin constraint /g32757/A C1
add primary input -internal /g32757/B
add pin constraint /g32757/B C0
add primary input -internal /g33383/A1
add pin constraint /g33383/A1 C1
add primary input -internal /g33383/A0
add pin constraint /g33383/A0 C0
add primary input -internal /g33383/B0
add pin constraint /g33383/B0 C0
add primary input -internal /g37539/A
add pin constraint /g37539/A C1
add pin constraint /g37539/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================178=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37540 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33384 [AOI21X1 @ clk_i]:B0(n_1010) ===> g32758 [OR2X1 @ clk_i]:A(n_9511) ===> u14_u1_en_out_l_reg[clk_i](n_9639) -- g29509:A

add primary input -internal /g32758/A
add pin constraint /g32758/A C1
add primary input -internal /g32758/B
add pin constraint /g32758/B C0
add primary input -internal /g33384/A1
add pin constraint /g33384/A1 C1
add primary input -internal /g33384/A0
add pin constraint /g33384/A0 C0
add primary input -internal /g33384/B0
add pin constraint /g33384/B0 C0
add primary input -internal /g37540/A
add pin constraint /g37540/A C1
add pin constraint /g37540/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================179=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37541 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33385 [AOI21X1 @ clk_i]:B0(n_1009) ===> g32759 [OR2X1 @ clk_i]:A(n_9510) ===> u14_u2_en_out_l_reg[clk_i](n_9638) -- g29513:A

add primary input -internal /g32759/A
add pin constraint /g32759/A C1
add primary input -internal /g32759/B
add pin constraint /g32759/B C0
add primary input -internal /g33385/A1
add pin constraint /g33385/A1 C1
add primary input -internal /g33385/A0
add pin constraint /g33385/A0 C0
add primary input -internal /g33385/B0
add pin constraint /g33385/B0 C0
add primary input -internal /g37541/A
add pin constraint /g37541/A C1
add pin constraint /g37541/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================180=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37544 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33387 [AOI21X1 @ clk_i]:B0(n_1008) ===> g32761 [OR2X1 @ clk_i]:A(n_9508) ===> u14_u4_en_out_l_reg[clk_i](n_9636) -- g29517:A

add primary input -internal /g32761/A
add pin constraint /g32761/A C1
add primary input -internal /g32761/B
add pin constraint /g32761/B C0
add primary input -internal /g33387/A1
add pin constraint /g33387/A1 C1
add primary input -internal /g33387/A0
add pin constraint /g33387/A0 C0
add primary input -internal /g33387/B0
add pin constraint /g33387/B0 C0
add primary input -internal /g37544/A
add pin constraint /g37544/A C1
add pin constraint /g37544/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================181=================
g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] ===> g37545 [NAND2X1 @ clk_i]:B(pi:in_slt_742) ===> g33388 [AOI21X1 @ clk_i]:B0(n_1007) ===> g32762 [OR2X1 @ clk_i]:A(n_9507) ===> u14_u5_en_out_l_reg[clk_i](n_9635) -- g41825:A

add primary input -internal /g32762/A
add pin constraint /g32762/A C1
add primary input -internal /g32762/B
add pin constraint /g32762/B C0
add primary input -internal /g33388/A1
add pin constraint /g33388/A1 C1
add primary input -internal /g33388/A0
add pin constraint /g33388/A0 C0
add primary input -internal /g33388/B0
add pin constraint /g33388/B0 C0
add primary input -internal /g37545/A
add pin constraint /g37545/A C1
add pin constraint /g37545/B C1
For sender domain g29984:Y(n_11118) --  u1_slt0_reg_b15_b[bit_clk_pad_i] 1
===================182=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g31373 [MX2X1 @ clk_i]:B(pi:in_slt_455) ===> u11_din_tmp1_reg_b11_b[clk_i](n_10112) -- g31373:A

add primary input -internal /g31373/A
add pin constraint /g31373/A C0
add pin constraint /g31373/B C1
add primary input -internal /g31373/S0
add pin constraint /g31373/S0 C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================183=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g37889 [AOI22X1 @ clk_i]:B1(pi:in_slt_455) ===> g37167 [NAND2X1 @ clk_i]:A(n_3902) ===> g35971 [MX2X1 @ clk_i]:B(n_6510) ===> g31201 [MX2X1 @ clk_i]:A(n_6670) ===> u11_mem_reg_b2_b_b13_b[clk_i](n_10535) -- g39867:A

add primary input -internal /g31201/A
add pin constraint /g31201/A C1
add primary input -internal /g31201/B
add pin constraint /g31201/B C0
add primary input -internal /g31201/S0
add pin constraint /g31201/S0 C0
add primary input -internal /g35971/A
add pin constraint /g35971/A C0
add primary input -internal /g35971/B
add pin constraint /g35971/B C1
add primary input -internal /g35971/S0
add pin constraint /g35971/S0 C1
add primary input -internal /g37167/A
add pin constraint /g37167/A C0
add primary input -internal /g37167/B
add pin constraint /g37167/B C1
add primary input -internal /g37889/A1
add pin constraint /g37889/A1 C0
add primary input -internal /g37889/A0
add pin constraint /g37889/A0 C0
add primary input -internal /g37889/B0
add pin constraint /g37889/B0 C1
add pin constraint /g37889/B1 C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================184=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g37889 [AOI22X1 @ clk_i]:B1(pi:in_slt_455) ===> g37167 [NAND2X1 @ clk_i]:A(n_3902) ===> g36077 [MX2X1 @ clk_i]:B(n_6510) ===> g31180 [MX2X1 @ clk_i]:A(n_6512) ===> u11_mem_reg_b1_b_b13_b[clk_i](n_10843) -- g42314:A

add primary input -internal /g31180/A
add pin constraint /g31180/A C1
add primary input -internal /g31180/B
add pin constraint /g31180/B C0
add primary input -internal /g31180/S0
add pin constraint /g31180/S0 C0
add primary input -internal /g36077/A
add pin constraint /g36077/A C0
add primary input -internal /g36077/B
add pin constraint /g36077/B C1
add primary input -internal /g36077/S0
add pin constraint /g36077/S0 C1
add primary input -internal /g37167/A
add pin constraint /g37167/A C0
add primary input -internal /g37167/B
add pin constraint /g37167/B C1
add primary input -internal /g37889/A1
add pin constraint /g37889/A1 C0
add primary input -internal /g37889/A0
add pin constraint /g37889/A0 C0
add primary input -internal /g37889/B0
add pin constraint /g37889/B0 C1
add pin constraint /g37889/B1 C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================185=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g37889 [AOI22X1 @ clk_i]:B1(pi:in_slt_455) ===> g37167 [NAND2X1 @ clk_i]:A(n_3902) ===> g36123 [MX2X1 @ clk_i]:A(n_6510) ===> g31226 [MX2X1 @ clk_i]:A(n_6425) ===> u11_mem_reg_b3_b_b13_b[clk_i](n_10458) -- g42910:A

add primary input -internal /g31226/A
add pin constraint /g31226/A C1
add primary input -internal /g31226/B
add pin constraint /g31226/B C0
add primary input -internal /g31226/S0
add pin constraint /g31226/S0 C0
add primary input -internal /g36123/A
add pin constraint /g36123/A C1
add primary input -internal /g36123/B
add pin constraint /g36123/B C0
add primary input -internal /g36123/S0
add pin constraint /g36123/S0 C0
add primary input -internal /g37167/A
add pin constraint /g37167/A C0
add primary input -internal /g37167/B
add pin constraint /g37167/B C1
add primary input -internal /g37889/A1
add pin constraint /g37889/A1 C0
add primary input -internal /g37889/A0
add pin constraint /g37889/A0 C0
add primary input -internal /g37889/B0
add pin constraint /g37889/B0 C1
add pin constraint /g37889/B1 C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================186=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g37889 [AOI22X1 @ clk_i]:B1(pi:in_slt_455) ===> g37167 [NAND2X1 @ clk_i]:A(n_3902) ===> g36164 [MX2X1 @ clk_i]:B(n_6510) ===> g31291 [MX2X1 @ clk_i]:A(n_6367) ===> u11_mem_reg_b0_b_b13_b[clk_i](n_10817) -- g41991:A

add primary input -internal /g31291/A
add pin constraint /g31291/A C1
add primary input -internal /g31291/B
add pin constraint /g31291/B C0
add primary input -internal /g31291/S0
add pin constraint /g31291/S0 C0
add primary input -internal /g36164/A
add pin constraint /g36164/A C0
add primary input -internal /g36164/B
add pin constraint /g36164/B C1
add primary input -internal /g36164/S0
add pin constraint /g36164/S0 C1
add primary input -internal /g37167/A
add pin constraint /g37167/A C0
add primary input -internal /g37167/B
add pin constraint /g37167/B C1
add primary input -internal /g37889/A1
add pin constraint /g37889/A1 C0
add primary input -internal /g37889/A0
add pin constraint /g37889/A0 C0
add primary input -internal /g37889/B0
add pin constraint /g37889/B0 C1
add pin constraint /g37889/B1 C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================187=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39620 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37293 [MX2X1 @ clk_i]:B(n_5307) ===> g31031 [OAI21X1 @ clk_i]:A0(n_5319) ===> u11_mem_reg_b1_b_b27_b[clk_i](n_10885) -- g37293:A

add primary input -internal /g31031/A1
add pin constraint /g31031/A1 C0
add primary input -internal /g31031/A0
add pin constraint /g31031/A0 C0
add primary input -internal /g31031/B0
add pin constraint /g31031/B0 C1
add primary input -internal /g37293/A
add pin constraint /g37293/A C1
add primary input -internal /g37293/B
add pin constraint /g37293/B C0
add primary input -internal /g37293/S0
add pin constraint /g37293/S0 C1
add primary input -internal /g39620/A
add pin constraint /g39620/A C1
add pin constraint /g39620/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================188=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39620 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37299 [MX2X1 @ clk_i]:B(n_5307) ===> g31046 [OAI21X1 @ clk_i]:A0(n_5308) ===> u11_mem_reg_b2_b_b27_b[clk_i](n_10864) -- g37299:A

add primary input -internal /g31046/A1
add pin constraint /g31046/A1 C0
add primary input -internal /g31046/A0
add pin constraint /g31046/A0 C0
add primary input -internal /g31046/B0
add pin constraint /g31046/B0 C1
add primary input -internal /g37299/A
add pin constraint /g37299/A C1
add primary input -internal /g37299/B
add pin constraint /g37299/B C0
add primary input -internal /g37299/S0
add pin constraint /g37299/S0 C1
add primary input -internal /g39620/A
add pin constraint /g39620/A C1
add pin constraint /g39620/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================189=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39620 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37570 [NOR2X1 @ clk_i]:A(n_5307) ===> g37258 [AOI21X1 @ clk_i]:B0(n_4640) ===> g31073 [OAI21X1 @ clk_i]:A0(n_5503) ===> u11_mem_reg_b3_b_b27_b[clk_i](n_10849) -- g42586:A

add primary input -internal /g31073/A1
add pin constraint /g31073/A1 C0
add primary input -internal /g31073/A0
add pin constraint /g31073/A0 C0
add primary input -internal /g31073/B0
add pin constraint /g31073/B0 C1
add primary input -internal /g37258/A1
add pin constraint /g37258/A1 C0
add primary input -internal /g37258/A0
add pin constraint /g37258/A0 C0
add primary input -internal /g37258/B0
add pin constraint /g37258/B0 C1
add primary input -internal /g37570/A
add pin constraint /g37570/A C0
add primary input -internal /g37570/B
add pin constraint /g37570/B C1
add primary input -internal /g39620/A
add pin constraint /g39620/A C1
add pin constraint /g39620/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================190=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39620 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g39619 [INVX1 @ clk_i]:A(n_5307) ===> g37561 [NAND2X1 @ clk_i]:B(n_4106) ===> g37392 [OAI21X1 @ clk_i]:B0(n_5236) ===> g31313 [MX2X1 @ clk_i]:A(n_5660) ===> u11_mem_reg_b0_b_b27_b[clk_i](n_10436) -- g37392:A0

add primary input -internal /g31313/A
add pin constraint /g31313/A C1
add primary input -internal /g31313/B
add pin constraint /g31313/B C0
add primary input -internal /g31313/S0
add pin constraint /g31313/S0 C0
add primary input -internal /g37392/A1
add pin constraint /g37392/A1 C1
add primary input -internal /g37392/A0
add pin constraint /g37392/A0 C1
add primary input -internal /g37392/B0
add pin constraint /g37392/B0 C0
add primary input -internal /g37561/A
add pin constraint /g37561/A C1
add primary input -internal /g37561/B
add pin constraint /g37561/B C1
add primary input -internal /g39619/A
add pin constraint /g39619/A C0
add primary input -internal /g39620/A
add pin constraint /g39620/A C1
add pin constraint /g39620/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================191=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39848 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37192 [NAND2X1 @ clk_i]:B(n_2238) ===> g36082 [MX2X1 @ clk_i]:B(n_6459) ===> g31182 [MX2X1 @ clk_i]:A(n_6504) ===> u11_mem_reg_b1_b_b15_b[clk_i](n_10558) -- g42321:A

add primary input -internal /g31182/A
add pin constraint /g31182/A C1
add primary input -internal /g31182/B
add pin constraint /g31182/B C0
add primary input -internal /g31182/S0
add pin constraint /g31182/S0 C0
add primary input -internal /g36082/A
add pin constraint /g36082/A C0
add primary input -internal /g36082/B
add pin constraint /g36082/B C1
add primary input -internal /g36082/S0
add pin constraint /g36082/S0 C1
add primary input -internal /g37192/A
add pin constraint /g37192/A C1
add primary input -internal /g37192/B
add pin constraint /g37192/B C0
add primary input -internal /g39848/A
add pin constraint /g39848/A C1
add pin constraint /g39848/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================192=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39848 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37192 [NAND2X1 @ clk_i]:B(n_2238) ===> g36103 [MX2X1 @ clk_i]:B(n_6459) ===> g31204 [MX2X1 @ clk_i]:A(n_6461) ===> u11_mem_reg_b2_b_b15_b[clk_i](n_10521) -- g42296:A

add primary input -internal /g31204/A
add pin constraint /g31204/A C1
add primary input -internal /g31204/B
add pin constraint /g31204/B C0
add primary input -internal /g31204/S0
add pin constraint /g31204/S0 C0
add primary input -internal /g36103/A
add pin constraint /g36103/A C0
add primary input -internal /g36103/B
add pin constraint /g36103/B C1
add primary input -internal /g36103/S0
add pin constraint /g36103/S0 C1
add primary input -internal /g37192/A
add pin constraint /g37192/A C1
add primary input -internal /g37192/B
add pin constraint /g37192/B C0
add primary input -internal /g39848/A
add pin constraint /g39848/A C1
add pin constraint /g39848/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================193=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39848 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37192 [NAND2X1 @ clk_i]:B(n_2238) ===> g36125 [MX2X1 @ clk_i]:A(n_6459) ===> g31228 [MX2X1 @ clk_i]:A(n_6420) ===> u11_mem_reg_b3_b_b15_b[clk_i](n_10456) -- g41884:A

add primary input -internal /g31228/A
add pin constraint /g31228/A C1
add primary input -internal /g31228/B
add pin constraint /g31228/B C0
add primary input -internal /g31228/S0
add pin constraint /g31228/S0 C0
add primary input -internal /g36125/A
add pin constraint /g36125/A C1
add primary input -internal /g36125/B
add pin constraint /g36125/B C0
add primary input -internal /g36125/S0
add pin constraint /g36125/S0 C0
add primary input -internal /g37192/A
add pin constraint /g37192/A C1
add primary input -internal /g37192/B
add pin constraint /g37192/B C0
add primary input -internal /g39848/A
add pin constraint /g39848/A C1
add pin constraint /g39848/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================194=================
g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] ===> g39848 [NAND2X1 @ clk_i]:B(pi:in_slt_455) ===> g37192 [NAND2X1 @ clk_i]:B(n_2238) ===> g36167 [MX2X1 @ clk_i]:B(n_6459) ===> g31295 [MX2X1 @ clk_i]:A(n_6361) ===> u11_mem_reg_b0_b_b15_b[clk_i](n_10813) -- g41811:A

add primary input -internal /g31295/A
add pin constraint /g31295/A C1
add primary input -internal /g31295/B
add pin constraint /g31295/B C0
add primary input -internal /g31295/S0
add pin constraint /g31295/S0 C0
add primary input -internal /g36167/A
add pin constraint /g36167/A C0
add primary input -internal /g36167/B
add pin constraint /g36167/B C1
add primary input -internal /g36167/S0
add pin constraint /g36167/S0 C1
add primary input -internal /g37192/A
add pin constraint /g37192/A C1
add primary input -internal /g37192/B
add pin constraint /g37192/B C0
add primary input -internal /g39848/A
add pin constraint /g39848/A C1
add pin constraint /g39848/B C1
For sender domain g29988:Y(n_11114) --  u1_slt6_reg_b15_b[bit_clk_pad_i] 1
===================195=================
g29985:Y(n_11117) --  u1_slt2_reg_b15_b[bit_clk_pad_i] ===> g40425 [MX2X1 @ clk_i]:B(pi:in_slt_841) ===> u15_crac_din_reg_b11_b[clk_i](n_1029) -- g37367:B1

add primary input -internal /g40425/A
add pin constraint /g40425/A C0
add pin constraint /g40425/B C1
add primary input -internal /g40425/S0
add pin constraint /g40425/S0 C1
For sender domain g29985:Y(n_11117) --  u1_slt2_reg_b15_b[bit_clk_pad_i] 1
===================196=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g31389 [MX2X1 @ clk_i]:B(pi:in_slt_433) ===> u10_din_tmp1_reg_b11_b[clk_i](n_9858) -- g31389:A

add primary input -internal /g31389/A
add pin constraint /g31389/A C0
add pin constraint /g31389/B C1
add primary input -internal /g31389/S0
add pin constraint /g31389/S0 C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================197=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g37879 [AOI22X1 @ clk_i]:B1(pi:in_slt_433) ===> g37161 [NAND2X1 @ clk_i]:A(n_3909) ===> g35974 [MX2X1 @ clk_i]:B(n_6592) ===> g31090 [MX2X1 @ clk_i]:A(n_6665) ===> u10_mem_reg_b2_b_b13_b[clk_i](n_10321) -- g42551:A

add primary input -internal /g31090/A
add pin constraint /g31090/A C1
add primary input -internal /g31090/B
add pin constraint /g31090/B C0
add primary input -internal /g31090/S0
add pin constraint /g31090/S0 C0
add primary input -internal /g35974/A
add pin constraint /g35974/A C0
add primary input -internal /g35974/B
add pin constraint /g35974/B C1
add primary input -internal /g35974/S0
add pin constraint /g35974/S0 C1
add primary input -internal /g37161/A
add pin constraint /g37161/A C0
add primary input -internal /g37161/B
add pin constraint /g37161/B C1
add primary input -internal /g37879/A1
add pin constraint /g37879/A1 C0
add primary input -internal /g37879/A0
add pin constraint /g37879/A0 C0
add primary input -internal /g37879/B0
add pin constraint /g37879/B0 C1
add pin constraint /g37879/B1 C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================198=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g37879 [AOI22X1 @ clk_i]:B1(pi:in_slt_433) ===> g37161 [NAND2X1 @ clk_i]:A(n_3909) ===> g36030 [MX2X1 @ clk_i]:A(n_6592) ===> g31162 [MX2X1 @ clk_i]:A(n_6593) ===> u10_mem_reg_b3_b_b13_b[clk_i](n_10229) -- g42174:A

add primary input -internal /g31162/A
add pin constraint /g31162/A C1
add primary input -internal /g31162/B
add pin constraint /g31162/B C0
add primary input -internal /g31162/S0
add pin constraint /g31162/S0 C0
add primary input -internal /g36030/A
add pin constraint /g36030/A C1
add primary input -internal /g36030/B
add pin constraint /g36030/B C0
add primary input -internal /g36030/S0
add pin constraint /g36030/S0 C0
add primary input -internal /g37161/A
add pin constraint /g37161/A C0
add primary input -internal /g37161/B
add pin constraint /g37161/B C1
add primary input -internal /g37879/A1
add pin constraint /g37879/A1 C0
add primary input -internal /g37879/A0
add pin constraint /g37879/A0 C0
add primary input -internal /g37879/B0
add pin constraint /g37879/B0 C1
add pin constraint /g37879/B1 C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================199=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g37879 [AOI22X1 @ clk_i]:B1(pi:in_slt_433) ===> g37161 [NAND2X1 @ clk_i]:A(n_3909) ===> g36104 [MX2X1 @ clk_i]:B(n_6592) ===> g31205 [MX2X1 @ clk_i]:A(n_6458) ===> u10_mem_reg_b1_b_b13_b[clk_i](n_10211) -- g42501:A

add primary input -internal /g31205/A
add pin constraint /g31205/A C1
add primary input -internal /g31205/B
add pin constraint /g31205/B C0
add primary input -internal /g31205/S0
add pin constraint /g31205/S0 C0
add primary input -internal /g36104/A
add pin constraint /g36104/A C0
add primary input -internal /g36104/B
add pin constraint /g36104/B C1
add primary input -internal /g36104/S0
add pin constraint /g36104/S0 C1
add primary input -internal /g37161/A
add pin constraint /g37161/A C0
add primary input -internal /g37161/B
add pin constraint /g37161/B C1
add primary input -internal /g37879/A1
add pin constraint /g37879/A1 C0
add primary input -internal /g37879/A0
add pin constraint /g37879/A0 C0
add primary input -internal /g37879/B0
add pin constraint /g37879/B0 C1
add pin constraint /g37879/B1 C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================200=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g37879 [AOI22X1 @ clk_i]:B1(pi:in_slt_433) ===> g37161 [NAND2X1 @ clk_i]:A(n_3909) ===> g36158 [MX2X1 @ clk_i]:B(n_6592) ===> g31284 [MX2X1 @ clk_i]:A(n_6381) ===> u10_mem_reg_b0_b_b13_b[clk_i](n_10449) -- g42115:A

add primary input -internal /g31284/A
add pin constraint /g31284/A C1
add primary input -internal /g31284/B
add pin constraint /g31284/B C0
add primary input -internal /g31284/S0
add pin constraint /g31284/S0 C0
add primary input -internal /g36158/A
add pin constraint /g36158/A C0
add primary input -internal /g36158/B
add pin constraint /g36158/B C1
add primary input -internal /g36158/S0
add pin constraint /g36158/S0 C1
add primary input -internal /g37161/A
add pin constraint /g37161/A C0
add primary input -internal /g37161/B
add pin constraint /g37161/B C1
add primary input -internal /g37879/A1
add pin constraint /g37879/A1 C0
add primary input -internal /g37879/A0
add pin constraint /g37879/A0 C0
add primary input -internal /g37879/B0
add pin constraint /g37879/B0 C1
add pin constraint /g37879/B1 C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================201=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39224 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37165 [NAND2X1 @ clk_i]:B(n_2345) ===> g35976 [MX2X1 @ clk_i]:B(n_6586) ===> g31092 [MX2X1 @ clk_i]:A(n_6661) ===> u10_mem_reg_b2_b_b15_b[clk_i](n_10318) -- g41926:A

add primary input -internal /g31092/A
add pin constraint /g31092/A C1
add primary input -internal /g31092/B
add pin constraint /g31092/B C0
add primary input -internal /g31092/S0
add pin constraint /g31092/S0 C0
add primary input -internal /g35976/A
add pin constraint /g35976/A C0
add primary input -internal /g35976/B
add pin constraint /g35976/B C1
add primary input -internal /g35976/S0
add pin constraint /g35976/S0 C1
add primary input -internal /g37165/A
add pin constraint /g37165/A C1
add primary input -internal /g37165/B
add pin constraint /g37165/B C0
add primary input -internal /g39224/A
add pin constraint /g39224/A C1
add pin constraint /g39224/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================202=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39224 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37165 [NAND2X1 @ clk_i]:B(n_2345) ===> g36032 [MX2X1 @ clk_i]:A(n_6586) ===> g31164 [MX2X1 @ clk_i]:A(n_6587) ===> u10_mem_reg_b3_b_b15_b[clk_i](n_10226) -- g42874:A

add primary input -internal /g31164/A
add pin constraint /g31164/A C1
add primary input -internal /g31164/B
add pin constraint /g31164/B C0
add primary input -internal /g31164/S0
add pin constraint /g31164/S0 C0
add primary input -internal /g36032/A
add pin constraint /g36032/A C1
add primary input -internal /g36032/B
add pin constraint /g36032/B C0
add primary input -internal /g36032/S0
add pin constraint /g36032/S0 C0
add primary input -internal /g37165/A
add pin constraint /g37165/A C1
add primary input -internal /g37165/B
add pin constraint /g37165/B C0
add primary input -internal /g39224/A
add pin constraint /g39224/A C1
add pin constraint /g39224/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================203=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39224 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37165 [NAND2X1 @ clk_i]:B(n_2345) ===> g36107 [MX2X1 @ clk_i]:B(n_6586) ===> g31210 [MX2X1 @ clk_i]:A(n_6452) ===> u10_mem_reg_b1_b_b15_b[clk_i](n_10197) -- g39201:A

add primary input -internal /g31210/A
add pin constraint /g31210/A C1
add primary input -internal /g31210/B
add pin constraint /g31210/B C0
add primary input -internal /g31210/S0
add pin constraint /g31210/S0 C0
add primary input -internal /g36107/A
add pin constraint /g36107/A C0
add primary input -internal /g36107/B
add pin constraint /g36107/B C1
add primary input -internal /g36107/S0
add pin constraint /g36107/S0 C1
add primary input -internal /g37165/A
add pin constraint /g37165/A C1
add primary input -internal /g37165/B
add pin constraint /g37165/B C0
add primary input -internal /g39224/A
add pin constraint /g39224/A C1
add pin constraint /g39224/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================204=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39224 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37165 [NAND2X1 @ clk_i]:B(n_2345) ===> g36151 [MX2X1 @ clk_i]:B(n_6586) ===> g31289 [MX2X1 @ clk_i]:A(n_6391) ===> u10_mem_reg_b0_b_b15_b[clk_i](n_10133) -- g42701:A

add primary input -internal /g31289/A
add pin constraint /g31289/A C1
add primary input -internal /g31289/B
add pin constraint /g31289/B C0
add primary input -internal /g31289/S0
add pin constraint /g31289/S0 C0
add primary input -internal /g36151/A
add pin constraint /g36151/A C0
add primary input -internal /g36151/B
add pin constraint /g36151/B C1
add primary input -internal /g36151/S0
add pin constraint /g36151/S0 C1
add primary input -internal /g37165/A
add pin constraint /g37165/A C1
add primary input -internal /g37165/B
add pin constraint /g37165/B C0
add primary input -internal /g39224/A
add pin constraint /g39224/A C1
add pin constraint /g39224/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================205=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39608 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37227 [MX2X1 @ clk_i]:B(n_4759) ===> g31059 [OAI21X1 @ clk_i]:A0(n_4780) ===> u10_mem_reg_b1_b_b27_b[clk_i](n_10667) -- g37227:A

add primary input -internal /g31059/A1
add pin constraint /g31059/A1 C0
add primary input -internal /g31059/A0
add pin constraint /g31059/A0 C0
add primary input -internal /g31059/B0
add pin constraint /g31059/B0 C1
add primary input -internal /g37227/A
add pin constraint /g37227/A C1
add primary input -internal /g37227/B
add pin constraint /g37227/B C0
add primary input -internal /g37227/S0
add pin constraint /g37227/S0 C1
add primary input -internal /g39608/A
add pin constraint /g39608/A C1
add pin constraint /g39608/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================206=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39608 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37267 [MX2X1 @ clk_i]:B(n_4759) ===> g30957 [OAI21X1 @ clk_i]:A0(n_4760) ===> u10_mem_reg_b2_b_b27_b[clk_i](n_10758) -- g37267:A

add primary input -internal /g30957/A1
add pin constraint /g30957/A1 C0
add primary input -internal /g30957/A0
add pin constraint /g30957/A0 C0
add primary input -internal /g30957/B0
add pin constraint /g30957/B0 C1
add primary input -internal /g37267/A
add pin constraint /g37267/A C1
add primary input -internal /g37267/B
add pin constraint /g37267/B C0
add primary input -internal /g37267/S0
add pin constraint /g37267/S0 C1
add primary input -internal /g39608/A
add pin constraint /g39608/A C1
add pin constraint /g39608/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================207=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39608 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g37506 [NOR2X1 @ clk_i]:A(n_4759) ===> g37250 [AOI21X1 @ clk_i]:B0(n_3957) ===> g31013 [OAI21X1 @ clk_i]:A0(n_5358) ===> u10_mem_reg_b3_b_b27_b[clk_i](n_10685) -- g42763:A

add primary input -internal /g31013/A1
add pin constraint /g31013/A1 C0
add primary input -internal /g31013/A0
add pin constraint /g31013/A0 C0
add primary input -internal /g31013/B0
add pin constraint /g31013/B0 C1
add primary input -internal /g37250/A1
add pin constraint /g37250/A1 C0
add primary input -internal /g37250/A0
add pin constraint /g37250/A0 C0
add primary input -internal /g37250/B0
add pin constraint /g37250/B0 C1
add primary input -internal /g37506/A
add pin constraint /g37506/A C0
add primary input -internal /g37506/B
add pin constraint /g37506/B C1
add primary input -internal /g39608/A
add pin constraint /g39608/A C1
add pin constraint /g39608/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================208=================
g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] ===> g39608 [NAND2X1 @ clk_i]:B(pi:in_slt_433) ===> g39607 [INVX1 @ clk_i]:A(n_4759) ===> g37537 [NAND2X1 @ clk_i]:B(n_3061) ===> g37406 [OAI21X1 @ clk_i]:B0(n_4648) ===> g31329 [MX2X1 @ clk_i]:A(n_5470) ===> u10_mem_reg_b0_b_b27_b[clk_i](n_10421) -- g37406:A0

add primary input -internal /g31329/A
add pin constraint /g31329/A C1
add primary input -internal /g31329/B
add pin constraint /g31329/B C0
add primary input -internal /g31329/S0
add pin constraint /g31329/S0 C0
add primary input -internal /g37406/A1
add pin constraint /g37406/A1 C1
add primary input -internal /g37406/A0
add pin constraint /g37406/A0 C1
add primary input -internal /g37406/B0
add pin constraint /g37406/B0 C0
add primary input -internal /g37537/A
add pin constraint /g37537/A C1
add primary input -internal /g37537/B
add pin constraint /g37537/B C1
add primary input -internal /g39607/A
add pin constraint /g39607/A C0
add primary input -internal /g39608/A
add pin constraint /g39608/A C1
add pin constraint /g39608/B C1
For sender domain g29987:Y(n_11115) --  u1_slt4_reg_b15_b[bit_clk_pad_i] 1
===================209=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g31352 [MX2X1 @ clk_i]:B(pi:in_slt_410) ===> u9_din_tmp1_reg_b10_b[clk_i](n_9788) -- g31352:A

add primary input -internal /g31352/A
add pin constraint /g31352/A C0
add pin constraint /g31352/B C1
add primary input -internal /g31352/S0
add pin constraint /g31352/S0 C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================210=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g37658 [AOI22X1 @ clk_i]:B0(pi:in_slt_410) ===> g37146 [NAND2X1 @ clk_i]:A(n_3934) ===> g35984 [MX2X1 @ clk_i]:B(n_6637) ===> g31101 [MX2X1 @ clk_i]:A(n_6655) ===> u9_mem_reg_b1_b_b14_b[clk_i](n_10307) -- g42502:A

add primary input -internal /g31101/A
add pin constraint /g31101/A C1
add primary input -internal /g31101/B
add pin constraint /g31101/B C0
add primary input -internal /g31101/S0
add pin constraint /g31101/S0 C0
add primary input -internal /g35984/A
add pin constraint /g35984/A C0
add primary input -internal /g35984/B
add pin constraint /g35984/B C1
add primary input -internal /g35984/S0
add pin constraint /g35984/S0 C1
add primary input -internal /g37146/A
add pin constraint /g37146/A C0
add primary input -internal /g37146/B
add pin constraint /g37146/B C1
add primary input -internal /g37658/A1
add pin constraint /g37658/A1 C0
add primary input -internal /g37658/A0
add pin constraint /g37658/A0 C0
add pin constraint /g37658/B0 C1
add primary input -internal /g37658/B1
add pin constraint /g37658/B1 C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================211=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g37658 [AOI22X1 @ clk_i]:B0(pi:in_slt_410) ===> g37146 [NAND2X1 @ clk_i]:A(n_3934) ===> g35999 [MX2X1 @ clk_i]:B(n_6637) ===> g31120 [MX2X1 @ clk_i]:A(n_6639) ===> u9_mem_reg_b2_b_b14_b[clk_i](n_10283) -- g42173:A

add primary input -internal /g31120/A
add pin constraint /g31120/A C1
add primary input -internal /g31120/B
add pin constraint /g31120/B C0
add primary input -internal /g31120/S0
add pin constraint /g31120/S0 C0
add primary input -internal /g35999/A
add pin constraint /g35999/A C0
add primary input -internal /g35999/B
add pin constraint /g35999/B C1
add primary input -internal /g35999/S0
add pin constraint /g35999/S0 C1
add primary input -internal /g37146/A
add pin constraint /g37146/A C0
add primary input -internal /g37146/B
add pin constraint /g37146/B C1
add primary input -internal /g37658/A1
add pin constraint /g37658/A1 C0
add primary input -internal /g37658/A0
add pin constraint /g37658/A0 C0
add pin constraint /g37658/B0 C1
add primary input -internal /g37658/B1
add pin constraint /g37658/B1 C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================212=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g37658 [AOI22X1 @ clk_i]:B0(pi:in_slt_410) ===> g37146 [NAND2X1 @ clk_i]:A(n_3934) ===> g36081 [MX2X1 @ clk_i]:A(n_6637) ===> g31141 [MX2X1 @ clk_i]:A(n_6506) ===> u9_mem_reg_b3_b_b14_b[clk_i](n_10256) -- g42948:A

add primary input -internal /g31141/A
add pin constraint /g31141/A C1
add primary input -internal /g31141/B
add pin constraint /g31141/B C0
add primary input -internal /g31141/S0
add pin constraint /g31141/S0 C0
add primary input -internal /g36081/A
add pin constraint /g36081/A C1
add primary input -internal /g36081/B
add pin constraint /g36081/B C0
add primary input -internal /g36081/S0
add pin constraint /g36081/S0 C0
add primary input -internal /g37146/A
add pin constraint /g37146/A C0
add primary input -internal /g37146/B
add pin constraint /g37146/B C1
add primary input -internal /g37658/A1
add pin constraint /g37658/A1 C0
add primary input -internal /g37658/A0
add pin constraint /g37658/A0 C0
add pin constraint /g37658/B0 C1
add primary input -internal /g37658/B1
add pin constraint /g37658/B1 C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================213=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g37658 [AOI22X1 @ clk_i]:B0(pi:in_slt_410) ===> g37146 [NAND2X1 @ clk_i]:A(n_3934) ===> g36137 [MX2X1 @ clk_i]:B(n_6637) ===> g31252 [MX2X1 @ clk_i]:A(n_6399) ===> u9_mem_reg_b0_b_b14_b[clk_i](n_10169) -- g42180:A

add primary input -internal /g31252/A
add pin constraint /g31252/A C1
add primary input -internal /g31252/B
add pin constraint /g31252/B C0
add primary input -internal /g31252/S0
add pin constraint /g31252/S0 C0
add primary input -internal /g36137/A
add pin constraint /g36137/A C0
add primary input -internal /g36137/B
add pin constraint /g36137/B C1
add primary input -internal /g36137/S0
add pin constraint /g36137/S0 C1
add primary input -internal /g37146/A
add pin constraint /g37146/A C0
add primary input -internal /g37146/B
add pin constraint /g37146/B C1
add primary input -internal /g37658/A1
add pin constraint /g37658/A1 C0
add primary input -internal /g37658/A0
add pin constraint /g37658/A0 C0
add pin constraint /g37658/B0 C1
add primary input -internal /g37658/B1
add pin constraint /g37658/B1 C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================214=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39232 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37148 [NAND2X1 @ clk_i]:B(n_3348) ===> g36013 [MX2X1 @ clk_i]:A(n_6539) ===> g31139 [MX2X1 @ clk_i]:A(n_6615) ===> u9_mem_reg_b3_b_b12_b[clk_i](n_10259) -- g42914:A

add primary input -internal /g31139/A
add pin constraint /g31139/A C1
add primary input -internal /g31139/B
add pin constraint /g31139/B C0
add primary input -internal /g31139/S0
add pin constraint /g31139/S0 C0
add primary input -internal /g36013/A
add pin constraint /g36013/A C1
add primary input -internal /g36013/B
add pin constraint /g36013/B C0
add primary input -internal /g36013/S0
add pin constraint /g36013/S0 C0
add primary input -internal /g37148/A
add pin constraint /g37148/A C1
add primary input -internal /g37148/B
add pin constraint /g37148/B C0
add pin constraint /g39232/A C1
add primary input -internal /g39232/B
add pin constraint /g39232/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================215=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39232 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37148 [NAND2X1 @ clk_i]:B(n_3348) ===> g36061 [MX2X1 @ clk_i]:B(n_6539) ===> g31099 [MX2X1 @ clk_i]:A(n_6541) ===> u9_mem_reg_b1_b_b12_b[clk_i](n_10310) -- g42534:A

add primary input -internal /g31099/A
add pin constraint /g31099/A C1
add primary input -internal /g31099/B
add pin constraint /g31099/B C0
add primary input -internal /g31099/S0
add pin constraint /g31099/S0 C0
add primary input -internal /g36061/A
add pin constraint /g36061/A C0
add primary input -internal /g36061/B
add pin constraint /g36061/B C1
add primary input -internal /g36061/S0
add pin constraint /g36061/S0 C1
add primary input -internal /g37148/A
add pin constraint /g37148/A C1
add primary input -internal /g37148/B
add pin constraint /g37148/B C0
add pin constraint /g39232/A C1
add primary input -internal /g39232/B
add pin constraint /g39232/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================216=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39232 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37148 [NAND2X1 @ clk_i]:B(n_3348) ===> g36088 [MX2X1 @ clk_i]:B(n_6539) ===> g31118 [MX2X1 @ clk_i]:A(n_6496) ===> u9_mem_reg_b2_b_b12_b[clk_i](n_10285) -- g43022:A

add primary input -internal /g31118/A
add pin constraint /g31118/A C1
add primary input -internal /g31118/B
add pin constraint /g31118/B C0
add primary input -internal /g31118/S0
add pin constraint /g31118/S0 C0
add primary input -internal /g36088/A
add pin constraint /g36088/A C0
add primary input -internal /g36088/B
add pin constraint /g36088/B C1
add primary input -internal /g36088/S0
add pin constraint /g36088/S0 C1
add primary input -internal /g37148/A
add pin constraint /g37148/A C1
add primary input -internal /g37148/B
add pin constraint /g37148/B C0
add pin constraint /g39232/A C1
add primary input -internal /g39232/B
add pin constraint /g39232/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================217=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39232 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37148 [NAND2X1 @ clk_i]:B(n_3348) ===> g36136 [MX2X1 @ clk_i]:B(n_6539) ===> g31250 [MX2X1 @ clk_i]:A(n_6401) ===> u9_mem_reg_b0_b_b12_b[clk_i](n_10172) -- g41882:A

add primary input -internal /g31250/A
add pin constraint /g31250/A C1
add primary input -internal /g31250/B
add pin constraint /g31250/B C0
add primary input -internal /g31250/S0
add pin constraint /g31250/S0 C0
add primary input -internal /g36136/A
add pin constraint /g36136/A C0
add primary input -internal /g36136/B
add pin constraint /g36136/B C1
add primary input -internal /g36136/S0
add pin constraint /g36136/S0 C1
add primary input -internal /g37148/A
add pin constraint /g37148/A C1
add primary input -internal /g37148/B
add pin constraint /g37148/B C0
add pin constraint /g39232/A C1
add primary input -internal /g39232/B
add pin constraint /g39232/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================218=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39144 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37231 [MX2X1 @ clk_i]:B(n_4749) ===> g30984 [OAI21X1 @ clk_i]:A0(n_4774) ===> u9_mem_reg_b2_b_b26_b[clk_i](n_10721) -- g37231:A

add primary input -internal /g30984/A1
add pin constraint /g30984/A1 C0
add primary input -internal /g30984/A0
add pin constraint /g30984/A0 C0
add primary input -internal /g30984/B0
add pin constraint /g30984/B0 C1
add primary input -internal /g37231/A
add pin constraint /g37231/A C1
add primary input -internal /g37231/B
add pin constraint /g37231/B C0
add primary input -internal /g37231/S0
add pin constraint /g37231/S0 C1
add pin constraint /g39144/A C1
add primary input -internal /g39144/B
add pin constraint /g39144/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================219=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39144 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37276 [MX2X1 @ clk_i]:B(n_4749) ===> g30968 [OAI21X1 @ clk_i]:A0(n_4750) ===> u9_mem_reg_b1_b_b26_b[clk_i](n_10744) -- g37276:A

add primary input -internal /g30968/A1
add pin constraint /g30968/A1 C0
add primary input -internal /g30968/A0
add pin constraint /g30968/A0 C0
add primary input -internal /g30968/B0
add pin constraint /g30968/B0 C1
add primary input -internal /g37276/A
add pin constraint /g37276/A C1
add primary input -internal /g37276/B
add pin constraint /g37276/B C0
add primary input -internal /g37276/S0
add pin constraint /g37276/S0 C1
add pin constraint /g39144/A C1
add primary input -internal /g39144/B
add pin constraint /g39144/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================220=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39144 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g37494 [NOR2X1 @ clk_i]:A(n_4749) ===> g37238 [AOI21X1 @ clk_i]:B0(n_3963) ===> g30998 [OAI21X1 @ clk_i]:A0(n_5370) ===> u9_mem_reg_b3_b_b26_b[clk_i](n_10705) -- g42970:A

add primary input -internal /g30998/A1
add pin constraint /g30998/A1 C0
add primary input -internal /g30998/A0
add pin constraint /g30998/A0 C0
add primary input -internal /g30998/B0
add pin constraint /g30998/B0 C1
add primary input -internal /g37238/A1
add pin constraint /g37238/A1 C0
add primary input -internal /g37238/A0
add pin constraint /g37238/A0 C0
add primary input -internal /g37238/B0
add pin constraint /g37238/B0 C1
add primary input -internal /g37494/A
add pin constraint /g37494/A C0
add primary input -internal /g37494/B
add pin constraint /g37494/B C1
add pin constraint /g39144/A C1
add primary input -internal /g39144/B
add pin constraint /g39144/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================221=================
g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] ===> g39144 [NAND2X1 @ clk_i]:A(pi:in_slt_410) ===> g39143 [INVX1 @ clk_i]:A(n_4749) ===> g37488 [NAND2X1 @ clk_i]:B(n_3420) ===> g37385 [OAI21X1 @ clk_i]:B0(n_4671) ===> g31263 [MX2X1 @ clk_i]:A(n_5479) ===> u9_mem_reg_b0_b_b26_b[clk_i](n_10157) -- g37385:A0

add primary input -internal /g31263/A
add pin constraint /g31263/A C1
add primary input -internal /g31263/B
add pin constraint /g31263/B C0
add primary input -internal /g31263/S0
add pin constraint /g31263/S0 C0
add primary input -internal /g37385/A1
add pin constraint /g37385/A1 C1
add primary input -internal /g37385/A0
add pin constraint /g37385/A0 C1
add primary input -internal /g37385/B0
add pin constraint /g37385/B0 C0
add primary input -internal /g37488/A
add pin constraint /g37488/A C1
add primary input -internal /g37488/B
add pin constraint /g37488/B C1
add primary input -internal /g39143/A
add pin constraint /g39143/A C0
add pin constraint /g39144/A C1
add primary input -internal /g39144/B
add pin constraint /g39144/B C1
For sender domain g30032:Y(n_10961) --  u1_slt3_reg_b14_b[bit_clk_pad_i] 1
===================222=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g31388 [MX2X1 @ clk_i]:B(pi:in_slt_432) ===> u10_din_tmp1_reg_b10_b[clk_i](n_9859) -- g31388:A

add primary input -internal /g31388/A
add pin constraint /g31388/A C0
add pin constraint /g31388/B C1
add primary input -internal /g31388/S0
add pin constraint /g31388/S0 C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================223=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g37874 [AOI22X1 @ clk_i]:B1(pi:in_slt_432) ===> g37159 [NAND2X1 @ clk_i]:A(n_3910) ===> g35973 [MX2X1 @ clk_i]:B(n_6596) ===> g31089 [MX2X1 @ clk_i]:A(n_6667) ===> u10_mem_reg_b2_b_b12_b[clk_i](n_10322) -- g41828:A

add primary input -internal /g31089/A
add pin constraint /g31089/A C1
add primary input -internal /g31089/B
add pin constraint /g31089/B C0
add primary input -internal /g31089/S0
add pin constraint /g31089/S0 C0
add primary input -internal /g35973/A
add pin constraint /g35973/A C0
add primary input -internal /g35973/B
add pin constraint /g35973/B C1
add primary input -internal /g35973/S0
add pin constraint /g35973/S0 C1
add primary input -internal /g37159/A
add pin constraint /g37159/A C0
add primary input -internal /g37159/B
add pin constraint /g37159/B C1
add primary input -internal /g37874/A1
add pin constraint /g37874/A1 C0
add primary input -internal /g37874/A0
add pin constraint /g37874/A0 C0
add primary input -internal /g37874/B0
add pin constraint /g37874/B0 C1
add pin constraint /g37874/B1 C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================224=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g37874 [AOI22X1 @ clk_i]:B1(pi:in_slt_432) ===> g37159 [NAND2X1 @ clk_i]:A(n_3910) ===> g36028 [MX2X1 @ clk_i]:A(n_6596) ===> g31161 [MX2X1 @ clk_i]:A(n_6597) ===> u10_mem_reg_b3_b_b12_b[clk_i](n_10230) -- g42545:A

add primary input -internal /g31161/A
add pin constraint /g31161/A C1
add primary input -internal /g31161/B
add pin constraint /g31161/B C0
add primary input -internal /g31161/S0
add pin constraint /g31161/S0 C0
add primary input -internal /g36028/A
add pin constraint /g36028/A C1
add primary input -internal /g36028/B
add pin constraint /g36028/B C0
add primary input -internal /g36028/S0
add pin constraint /g36028/S0 C0
add primary input -internal /g37159/A
add pin constraint /g37159/A C0
add primary input -internal /g37159/B
add pin constraint /g37159/B C1
add primary input -internal /g37874/A1
add pin constraint /g37874/A1 C0
add primary input -internal /g37874/A0
add pin constraint /g37874/A0 C0
add primary input -internal /g37874/B0
add pin constraint /g37874/B0 C1
add pin constraint /g37874/B1 C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================225=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g37874 [AOI22X1 @ clk_i]:B1(pi:in_slt_432) ===> g37159 [NAND2X1 @ clk_i]:A(n_3910) ===> g36102 [MX2X1 @ clk_i]:B(n_6596) ===> g31203 [MX2X1 @ clk_i]:A(n_6464) ===> u10_mem_reg_b1_b_b12_b[clk_i](n_10212) -- g42585:A

add primary input -internal /g31203/A
add pin constraint /g31203/A C1
add primary input -internal /g31203/B
add pin constraint /g31203/B C0
add primary input -internal /g31203/S0
add pin constraint /g31203/S0 C0
add primary input -internal /g36102/A
add pin constraint /g36102/A C0
add primary input -internal /g36102/B
add pin constraint /g36102/B C1
add primary input -internal /g36102/S0
add pin constraint /g36102/S0 C1
add primary input -internal /g37159/A
add pin constraint /g37159/A C0
add primary input -internal /g37159/B
add pin constraint /g37159/B C1
add primary input -internal /g37874/A1
add pin constraint /g37874/A1 C0
add primary input -internal /g37874/A0
add pin constraint /g37874/A0 C0
add primary input -internal /g37874/B0
add pin constraint /g37874/B0 C1
add pin constraint /g37874/B1 C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================226=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g37874 [AOI22X1 @ clk_i]:B1(pi:in_slt_432) ===> g37159 [NAND2X1 @ clk_i]:A(n_3910) ===> g36157 [MX2X1 @ clk_i]:B(n_6596) ===> g31283 [MX2X1 @ clk_i]:A(n_6383) ===> u10_mem_reg_b0_b_b12_b[clk_i](n_10451) -- g42233:A

add primary input -internal /g31283/A
add pin constraint /g31283/A C1
add primary input -internal /g31283/B
add pin constraint /g31283/B C0
add primary input -internal /g31283/S0
add pin constraint /g31283/S0 C0
add primary input -internal /g36157/A
add pin constraint /g36157/A C0
add primary input -internal /g36157/B
add pin constraint /g36157/B C1
add primary input -internal /g36157/S0
add pin constraint /g36157/S0 C1
add primary input -internal /g37159/A
add pin constraint /g37159/A C0
add primary input -internal /g37159/B
add pin constraint /g37159/B C1
add primary input -internal /g37874/A1
add pin constraint /g37874/A1 C0
add primary input -internal /g37874/A0
add pin constraint /g37874/A0 C0
add primary input -internal /g37874/B0
add pin constraint /g37874/B0 C1
add pin constraint /g37874/B1 C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================227=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39657 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37174 [NAND2X1 @ clk_i]:B(n_2270) ===> g35975 [MX2X1 @ clk_i]:B(n_6589) ===> g31091 [MX2X1 @ clk_i]:A(n_6663) ===> u10_mem_reg_b2_b_b14_b[clk_i](n_10319) -- g42876:A

add primary input -internal /g31091/A
add pin constraint /g31091/A C1
add primary input -internal /g31091/B
add pin constraint /g31091/B C0
add primary input -internal /g31091/S0
add pin constraint /g31091/S0 C0
add primary input -internal /g35975/A
add pin constraint /g35975/A C0
add primary input -internal /g35975/B
add pin constraint /g35975/B C1
add primary input -internal /g35975/S0
add pin constraint /g35975/S0 C1
add primary input -internal /g37174/A
add pin constraint /g37174/A C1
add primary input -internal /g37174/B
add pin constraint /g37174/B C0
add primary input -internal /g39657/A
add pin constraint /g39657/A C1
add pin constraint /g39657/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================228=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39657 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37174 [NAND2X1 @ clk_i]:B(n_2270) ===> g36031 [MX2X1 @ clk_i]:A(n_6589) ===> g31163 [MX2X1 @ clk_i]:A(n_6590) ===> u10_mem_reg_b3_b_b14_b[clk_i](n_10228) -- g43111:A

add primary input -internal /g31163/A
add pin constraint /g31163/A C1
add primary input -internal /g31163/B
add pin constraint /g31163/B C0
add primary input -internal /g31163/S0
add pin constraint /g31163/S0 C0
add primary input -internal /g36031/A
add pin constraint /g36031/A C1
add primary input -internal /g36031/B
add pin constraint /g36031/B C0
add primary input -internal /g36031/S0
add pin constraint /g36031/S0 C0
add primary input -internal /g37174/A
add pin constraint /g37174/A C1
add primary input -internal /g37174/B
add pin constraint /g37174/B C0
add primary input -internal /g39657/A
add pin constraint /g39657/A C1
add pin constraint /g39657/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================229=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39657 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37174 [NAND2X1 @ clk_i]:B(n_2270) ===> g36063 [MX2X1 @ clk_i]:B(n_6589) ===> g31208 [MX2X1 @ clk_i]:A(n_6536) ===> u10_mem_reg_b1_b_b14_b[clk_i](n_10205) -- g39726:A

add primary input -internal /g31208/A
add pin constraint /g31208/A C1
add primary input -internal /g31208/B
add pin constraint /g31208/B C0
add primary input -internal /g31208/S0
add pin constraint /g31208/S0 C0
add primary input -internal /g36063/A
add pin constraint /g36063/A C0
add primary input -internal /g36063/B
add pin constraint /g36063/B C1
add primary input -internal /g36063/S0
add pin constraint /g36063/S0 C1
add primary input -internal /g37174/A
add pin constraint /g37174/A C1
add primary input -internal /g37174/B
add pin constraint /g37174/B C0
add primary input -internal /g39657/A
add pin constraint /g39657/A C1
add pin constraint /g39657/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================230=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39657 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37174 [NAND2X1 @ clk_i]:B(n_2270) ===> g36160 [MX2X1 @ clk_i]:B(n_6589) ===> g31286 [MX2X1 @ clk_i]:A(n_6376) ===> u10_mem_reg_b0_b_b14_b[clk_i](n_10134) -- g42098:A

add primary input -internal /g31286/A
add pin constraint /g31286/A C1
add primary input -internal /g31286/B
add pin constraint /g31286/B C0
add primary input -internal /g31286/S0
add pin constraint /g31286/S0 C0
add primary input -internal /g36160/A
add pin constraint /g36160/A C0
add primary input -internal /g36160/B
add pin constraint /g36160/B C1
add primary input -internal /g36160/S0
add pin constraint /g36160/S0 C1
add primary input -internal /g37174/A
add pin constraint /g37174/A C1
add primary input -internal /g37174/B
add pin constraint /g37174/B C0
add primary input -internal /g39657/A
add pin constraint /g39657/A C1
add pin constraint /g39657/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================231=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39706 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37235 [MX2X1 @ clk_i]:B(n_4761) ===> g31058 [OAI21X1 @ clk_i]:A0(n_4766) ===> u10_mem_reg_b1_b_b26_b[clk_i](n_10805) -- g37235:A

add primary input -internal /g31058/A1
add pin constraint /g31058/A1 C0
add primary input -internal /g31058/A0
add pin constraint /g31058/A0 C0
add primary input -internal /g31058/B0
add pin constraint /g31058/B0 C1
add primary input -internal /g37235/A
add pin constraint /g37235/A C1
add primary input -internal /g37235/B
add pin constraint /g37235/B C0
add primary input -internal /g37235/S0
add pin constraint /g37235/S0 C1
add primary input -internal /g39706/A
add pin constraint /g39706/A C1
add pin constraint /g39706/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================232=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39706 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37260 [MX2X1 @ clk_i]:B(n_4761) ===> g30956 [OAI21X1 @ clk_i]:A0(n_4762) ===> u10_mem_reg_b2_b_b26_b[clk_i](n_10760) -- g37260:A

add primary input -internal /g30956/A1
add pin constraint /g30956/A1 C0
add primary input -internal /g30956/A0
add pin constraint /g30956/A0 C0
add primary input -internal /g30956/B0
add pin constraint /g30956/B0 C1
add primary input -internal /g37260/A
add pin constraint /g37260/A C1
add primary input -internal /g37260/B
add pin constraint /g37260/B C0
add primary input -internal /g37260/S0
add pin constraint /g37260/S0 C1
add primary input -internal /g39706/A
add pin constraint /g39706/A C1
add pin constraint /g39706/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================233=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39706 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g37505 [NOR2X1 @ clk_i]:A(n_4761) ===> g37249 [AOI21X1 @ clk_i]:B0(n_3958) ===> g31012 [OAI21X1 @ clk_i]:A0(n_5360) ===> u10_mem_reg_b3_b_b26_b[clk_i](n_10686) -- g41810:A

add primary input -internal /g31012/A1
add pin constraint /g31012/A1 C0
add primary input -internal /g31012/A0
add pin constraint /g31012/A0 C0
add primary input -internal /g31012/B0
add pin constraint /g31012/B0 C1
add primary input -internal /g37249/A1
add pin constraint /g37249/A1 C0
add primary input -internal /g37249/A0
add pin constraint /g37249/A0 C0
add primary input -internal /g37249/B0
add pin constraint /g37249/B0 C1
add primary input -internal /g37505/A
add pin constraint /g37505/A C0
add primary input -internal /g37505/B
add pin constraint /g37505/B C1
add primary input -internal /g39706/A
add pin constraint /g39706/A C1
add pin constraint /g39706/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================234=================
g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] ===> g39706 [NAND2X1 @ clk_i]:B(pi:in_slt_432) ===> g39705 [INVX1 @ clk_i]:A(n_4761) ===> g37568 [NAND2X1 @ clk_i]:B(n_2886) ===> g37405 [OAI21X1 @ clk_i]:B0(n_4641) ===> g31326 [MX2X1 @ clk_i]:A(n_5471) ===> u10_mem_reg_b0_b_b26_b[clk_i](n_10423) -- g37405:A0

add primary input -internal /g31326/A
add pin constraint /g31326/A C1
add primary input -internal /g31326/B
add pin constraint /g31326/B C0
add primary input -internal /g31326/S0
add pin constraint /g31326/S0 C0
add primary input -internal /g37405/A1
add pin constraint /g37405/A1 C1
add primary input -internal /g37405/A0
add pin constraint /g37405/A0 C1
add primary input -internal /g37405/B0
add pin constraint /g37405/B0 C0
add primary input -internal /g37568/A
add pin constraint /g37568/A C1
add primary input -internal /g37568/B
add pin constraint /g37568/B C1
add primary input -internal /g39705/A
add pin constraint /g39705/A C0
add primary input -internal /g39706/A
add pin constraint /g39706/A C1
add pin constraint /g39706/B C1
For sender domain g30033:Y(n_10958) --  u1_slt4_reg_b14_b[bit_clk_pad_i] 1
===================235=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g31372 [MX2X1 @ clk_i]:B(pi:in_slt_454) ===> u11_din_tmp1_reg_b10_b[clk_i](n_10114) -- g31372:A

add primary input -internal /g31372/A
add pin constraint /g31372/A C0
add pin constraint /g31372/B C1
add primary input -internal /g31372/S0
add pin constraint /g31372/S0 C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================236=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g37886 [AOI22X1 @ clk_i]:B1(pi:in_slt_454) ===> g37166 [NAND2X1 @ clk_i]:A(n_3903) ===> g36019 [MX2X1 @ clk_i]:A(n_6514) ===> g31225 [MX2X1 @ clk_i]:A(n_6605) ===> u11_mem_reg_b3_b_b12_b[clk_i](n_10459) -- g42068:A

add primary input -internal /g31225/A
add pin constraint /g31225/A C1
add primary input -internal /g31225/B
add pin constraint /g31225/B C0
add primary input -internal /g31225/S0
add pin constraint /g31225/S0 C0
add primary input -internal /g36019/A
add pin constraint /g36019/A C1
add primary input -internal /g36019/B
add pin constraint /g36019/B C0
add primary input -internal /g36019/S0
add pin constraint /g36019/S0 C0
add primary input -internal /g37166/A
add pin constraint /g37166/A C0
add primary input -internal /g37166/B
add pin constraint /g37166/B C1
add primary input -internal /g37886/A1
add pin constraint /g37886/A1 C0
add primary input -internal /g37886/A0
add pin constraint /g37886/A0 C0
add primary input -internal /g37886/B0
add pin constraint /g37886/B0 C1
add pin constraint /g37886/B1 C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================237=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g37886 [AOI22X1 @ clk_i]:B1(pi:in_slt_454) ===> g37166 [NAND2X1 @ clk_i]:A(n_3903) ===> g36076 [MX2X1 @ clk_i]:B(n_6514) ===> g31179 [MX2X1 @ clk_i]:A(n_6516) ===> u11_mem_reg_b1_b_b12_b[clk_i](n_10844) -- g41973:A

add primary input -internal /g31179/A
add pin constraint /g31179/A C1
add primary input -internal /g31179/B
add pin constraint /g31179/B C0
add primary input -internal /g31179/S0
add pin constraint /g31179/S0 C0
add primary input -internal /g36076/A
add pin constraint /g36076/A C0
add primary input -internal /g36076/B
add pin constraint /g36076/B C1
add primary input -internal /g36076/S0
add pin constraint /g36076/S0 C1
add primary input -internal /g37166/A
add pin constraint /g37166/A C0
add primary input -internal /g37166/B
add pin constraint /g37166/B C1
add primary input -internal /g37886/A1
add pin constraint /g37886/A1 C0
add primary input -internal /g37886/A0
add pin constraint /g37886/A0 C0
add primary input -internal /g37886/B0
add pin constraint /g37886/B0 C1
add pin constraint /g37886/B1 C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================238=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g37886 [AOI22X1 @ clk_i]:B1(pi:in_slt_454) ===> g37166 [NAND2X1 @ clk_i]:A(n_3903) ===> g36099 [MX2X1 @ clk_i]:B(n_6514) ===> g31200 [MX2X1 @ clk_i]:A(n_6472) ===> u11_mem_reg_b2_b_b12_b[clk_i](n_10538) -- g42669:A

add primary input -internal /g31200/A
add pin constraint /g31200/A C1
add primary input -internal /g31200/B
add pin constraint /g31200/B C0
add primary input -internal /g31200/S0
add pin constraint /g31200/S0 C0
add primary input -internal /g36099/A
add pin constraint /g36099/A C0
add primary input -internal /g36099/B
add pin constraint /g36099/B C1
add primary input -internal /g36099/S0
add pin constraint /g36099/S0 C1
add primary input -internal /g37166/A
add pin constraint /g37166/A C0
add primary input -internal /g37166/B
add pin constraint /g37166/B C1
add primary input -internal /g37886/A1
add pin constraint /g37886/A1 C0
add primary input -internal /g37886/A0
add pin constraint /g37886/A0 C0
add primary input -internal /g37886/B0
add pin constraint /g37886/B0 C1
add pin constraint /g37886/B1 C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================239=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g37886 [AOI22X1 @ clk_i]:B1(pi:in_slt_454) ===> g37166 [NAND2X1 @ clk_i]:A(n_3903) ===> g36163 [MX2X1 @ clk_i]:B(n_6514) ===> g31290 [MX2X1 @ clk_i]:A(n_6369) ===> u11_mem_reg_b0_b_b12_b[clk_i](n_10815) -- g42548:A

add primary input -internal /g31290/A
add pin constraint /g31290/A C1
add primary input -internal /g31290/B
add pin constraint /g31290/B C0
add primary input -internal /g31290/S0
add pin constraint /g31290/S0 C0
add primary input -internal /g36163/A
add pin constraint /g36163/A C0
add primary input -internal /g36163/B
add pin constraint /g36163/B C1
add primary input -internal /g36163/S0
add pin constraint /g36163/S0 C1
add primary input -internal /g37166/A
add pin constraint /g37166/A C0
add primary input -internal /g37166/B
add pin constraint /g37166/B C1
add primary input -internal /g37886/A1
add pin constraint /g37886/A1 C0
add primary input -internal /g37886/A0
add pin constraint /g37886/A0 C0
add primary input -internal /g37886/B0
add pin constraint /g37886/B0 C1
add pin constraint /g37886/B1 C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================240=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39257 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37288 [MX2X1 @ clk_i]:B(n_5309) ===> g31030 [OAI21X1 @ clk_i]:A0(n_5326) ===> u11_mem_reg_b1_b_b26_b[clk_i](n_10886) -- g37288:A

add primary input -internal /g31030/A1
add pin constraint /g31030/A1 C0
add primary input -internal /g31030/A0
add pin constraint /g31030/A0 C0
add primary input -internal /g31030/B0
add pin constraint /g31030/B0 C1
add primary input -internal /g37288/A
add pin constraint /g37288/A C1
add primary input -internal /g37288/B
add pin constraint /g37288/B C0
add primary input -internal /g37288/S0
add pin constraint /g37288/S0 C1
add primary input -internal /g39257/A
add pin constraint /g39257/A C1
add pin constraint /g39257/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================241=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39257 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37298 [MX2X1 @ clk_i]:B(n_5309) ===> g31045 [OAI21X1 @ clk_i]:A0(n_5310) ===> u11_mem_reg_b2_b_b26_b[clk_i](n_10866) -- g37298:A

add primary input -internal /g31045/A1
add pin constraint /g31045/A1 C0
add primary input -internal /g31045/A0
add pin constraint /g31045/A0 C0
add primary input -internal /g31045/B0
add pin constraint /g31045/B0 C1
add primary input -internal /g37298/A
add pin constraint /g37298/A C1
add primary input -internal /g37298/B
add pin constraint /g37298/B C0
add primary input -internal /g37298/S0
add pin constraint /g37298/S0 C1
add primary input -internal /g39257/A
add pin constraint /g39257/A C1
add pin constraint /g39257/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================242=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39257 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37529 [NOR2X1 @ clk_i]:A(n_5309) ===> g37259 [AOI21X1 @ clk_i]:B0(n_4652) ===> g31072 [OAI21X1 @ clk_i]:A0(n_5501) ===> u11_mem_reg_b3_b_b26_b[clk_i](n_10850) -- g41789:A

add primary input -internal /g31072/A1
add pin constraint /g31072/A1 C0
add primary input -internal /g31072/A0
add pin constraint /g31072/A0 C0
add primary input -internal /g31072/B0
add pin constraint /g31072/B0 C1
add primary input -internal /g37259/A1
add pin constraint /g37259/A1 C0
add primary input -internal /g37259/A0
add pin constraint /g37259/A0 C0
add primary input -internal /g37259/B0
add pin constraint /g37259/B0 C1
add primary input -internal /g37529/A
add pin constraint /g37529/A C0
add primary input -internal /g37529/B
add pin constraint /g37529/B C1
add primary input -internal /g39257/A
add pin constraint /g39257/A C1
add pin constraint /g39257/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================243=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39257 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g39256 [INVX1 @ clk_i]:A(n_5309) ===> g37560 [NAND2X1 @ clk_i]:B(n_4207) ===> g37400 [OAI21X1 @ clk_i]:B0(n_5237) ===> g31312 [MX2X1 @ clk_i]:A(n_5650) ===> u11_mem_reg_b0_b_b26_b[clk_i](n_10437) -- g37400:A0

add primary input -internal /g31312/A
add pin constraint /g31312/A C1
add primary input -internal /g31312/B
add pin constraint /g31312/B C0
add primary input -internal /g31312/S0
add pin constraint /g31312/S0 C0
add primary input -internal /g37400/A1
add pin constraint /g37400/A1 C1
add primary input -internal /g37400/A0
add pin constraint /g37400/A0 C1
add primary input -internal /g37400/B0
add pin constraint /g37400/B0 C0
add primary input -internal /g37560/A
add pin constraint /g37560/A C1
add primary input -internal /g37560/B
add pin constraint /g37560/B C1
add primary input -internal /g39256/A
add pin constraint /g39256/A C0
add primary input -internal /g39257/A
add pin constraint /g39257/A C1
add pin constraint /g39257/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================244=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39553 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37169 [NAND2X1 @ clk_i]:B(n_2288) ===> g36079 [MX2X1 @ clk_i]:B(n_6465) ===> g31181 [MX2X1 @ clk_i]:A(n_6508) ===> u11_mem_reg_b1_b_b14_b[clk_i](n_10559) -- g41829:A

add primary input -internal /g31181/A
add pin constraint /g31181/A C1
add primary input -internal /g31181/B
add pin constraint /g31181/B C0
add primary input -internal /g31181/S0
add pin constraint /g31181/S0 C0
add primary input -internal /g36079/A
add pin constraint /g36079/A C0
add primary input -internal /g36079/B
add pin constraint /g36079/B C1
add primary input -internal /g36079/S0
add pin constraint /g36079/S0 C1
add primary input -internal /g37169/A
add pin constraint /g37169/A C1
add primary input -internal /g37169/B
add pin constraint /g37169/B C0
add primary input -internal /g39553/A
add pin constraint /g39553/A C1
add pin constraint /g39553/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================245=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39553 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37169 [NAND2X1 @ clk_i]:B(n_2288) ===> g36101 [MX2X1 @ clk_i]:B(n_6465) ===> g31202 [MX2X1 @ clk_i]:A(n_6467) ===> u11_mem_reg_b2_b_b14_b[clk_i](n_10529) -- g42663:A

add primary input -internal /g31202/A
add pin constraint /g31202/A C1
add primary input -internal /g31202/B
add pin constraint /g31202/B C0
add primary input -internal /g31202/S0
add pin constraint /g31202/S0 C0
add primary input -internal /g36101/A
add pin constraint /g36101/A C0
add primary input -internal /g36101/B
add pin constraint /g36101/B C1
add primary input -internal /g36101/S0
add pin constraint /g36101/S0 C1
add primary input -internal /g37169/A
add pin constraint /g37169/A C1
add primary input -internal /g37169/B
add pin constraint /g37169/B C0
add primary input -internal /g39553/A
add pin constraint /g39553/A C1
add pin constraint /g39553/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================246=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39553 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37169 [NAND2X1 @ clk_i]:B(n_2288) ===> g36124 [MX2X1 @ clk_i]:A(n_6465) ===> g31227 [MX2X1 @ clk_i]:A(n_6422) ===> u11_mem_reg_b3_b_b14_b[clk_i](n_10457) -- g42081:A

add primary input -internal /g31227/A
add pin constraint /g31227/A C1
add primary input -internal /g31227/B
add pin constraint /g31227/B C0
add primary input -internal /g31227/S0
add pin constraint /g31227/S0 C0
add primary input -internal /g36124/A
add pin constraint /g36124/A C1
add primary input -internal /g36124/B
add pin constraint /g36124/B C0
add primary input -internal /g36124/S0
add pin constraint /g36124/S0 C0
add primary input -internal /g37169/A
add pin constraint /g37169/A C1
add primary input -internal /g37169/B
add pin constraint /g37169/B C0
add primary input -internal /g39553/A
add pin constraint /g39553/A C1
add pin constraint /g39553/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================247=================
g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] ===> g39553 [NAND2X1 @ clk_i]:B(pi:in_slt_454) ===> g37169 [NAND2X1 @ clk_i]:B(n_2288) ===> g36166 [MX2X1 @ clk_i]:B(n_6465) ===> g31293 [MX2X1 @ clk_i]:A(n_6364) ===> u11_mem_reg_b0_b_b14_b[clk_i](n_10814) -- g42436:A

add primary input -internal /g31293/A
add pin constraint /g31293/A C1
add primary input -internal /g31293/B
add pin constraint /g31293/B C0
add primary input -internal /g31293/S0
add pin constraint /g31293/S0 C0
add primary input -internal /g36166/A
add pin constraint /g36166/A C0
add primary input -internal /g36166/B
add pin constraint /g36166/B C1
add primary input -internal /g36166/S0
add pin constraint /g36166/S0 C1
add primary input -internal /g37169/A
add pin constraint /g37169/A C1
add primary input -internal /g37169/B
add pin constraint /g37169/B C0
add primary input -internal /g39553/A
add pin constraint /g39553/A C1
add pin constraint /g39553/B C1
For sender domain g30034:Y(n_10957) --  u1_slt6_reg_b14_b[bit_clk_pad_i] 1
===================248=================
g30031:Y(n_10964) --  u1_slt2_reg_b14_b[bit_clk_pad_i] ===> g40435 [MX2X1 @ clk_i]:B(pi:in_slt_840) ===> u15_crac_din_reg_b10_b[clk_i](n_1031) -- g37316:B1

add primary input -internal /g40435/A
add pin constraint /g40435/A C0
add pin constraint /g40435/B C1
add primary input -internal /g40435/S0
add pin constraint /g40435/S0 C1
For sender domain g30031:Y(n_10964) --  u1_slt2_reg_b14_b[bit_clk_pad_i] 1
===================249=================
g30078:Y(n_10804) --  u1_slt2_reg_b13_b[bit_clk_pad_i] ===> g40424 [MX2X1 @ clk_i]:B(pi:in_slt_839) ===> u15_crac_din_reg_b9_b[clk_i](n_1028) -- g37358:B1

add primary input -internal /g40424/A
add pin constraint /g40424/A C0
add pin constraint /g40424/B C1
add primary input -internal /g40424/S0
add pin constraint /g40424/S0 C1
For sender domain g30078:Y(n_10804) --  u1_slt2_reg_b13_b[bit_clk_pad_i] 1
===================250=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g31370 [MX2X1 @ clk_i]:B(pi:in_slt_431) ===> u10_din_tmp1_reg_b9_b[clk_i](n_9862) -- g31370:A

add primary input -internal /g31370/A
add pin constraint /g31370/A C0
add pin constraint /g31370/B C1
add primary input -internal /g31370/S0
add pin constraint /g31370/S0 C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================251=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g37861 [AOI22X1 @ clk_i]:B1(pi:in_slt_431) ===> g37158 [NAND2X1 @ clk_i]:A(n_3913) ===> g35972 [MX2X1 @ clk_i]:B(n_6599) ===> g31088 [MX2X1 @ clk_i]:A(n_6669) ===> u10_mem_reg_b2_b_b11_b[clk_i](n_10323) -- g42637:A

add primary input -internal /g31088/A
add pin constraint /g31088/A C1
add primary input -internal /g31088/B
add pin constraint /g31088/B C0
add primary input -internal /g31088/S0
add pin constraint /g31088/S0 C0
add primary input -internal /g35972/A
add pin constraint /g35972/A C0
add primary input -internal /g35972/B
add pin constraint /g35972/B C1
add primary input -internal /g35972/S0
add pin constraint /g35972/S0 C1
add primary input -internal /g37158/A
add pin constraint /g37158/A C0
add primary input -internal /g37158/B
add pin constraint /g37158/B C1
add primary input -internal /g37861/A1
add pin constraint /g37861/A1 C0
add primary input -internal /g37861/A0
add pin constraint /g37861/A0 C0
add primary input -internal /g37861/B0
add pin constraint /g37861/B0 C1
add pin constraint /g37861/B1 C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================252=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g37861 [AOI22X1 @ clk_i]:B1(pi:in_slt_431) ===> g37158 [NAND2X1 @ clk_i]:A(n_3913) ===> g36027 [MX2X1 @ clk_i]:A(n_6599) ===> g31160 [MX2X1 @ clk_i]:A(n_6600) ===> u10_mem_reg_b3_b_b11_b[clk_i](n_10232) -- g42797:A

add primary input -internal /g31160/A
add pin constraint /g31160/A C1
add primary input -internal /g31160/B
add pin constraint /g31160/B C0
add primary input -internal /g31160/S0
add pin constraint /g31160/S0 C0
add primary input -internal /g36027/A
add pin constraint /g36027/A C1
add primary input -internal /g36027/B
add pin constraint /g36027/B C0
add primary input -internal /g36027/S0
add pin constraint /g36027/S0 C0
add primary input -internal /g37158/A
add pin constraint /g37158/A C0
add primary input -internal /g37158/B
add pin constraint /g37158/B C1
add primary input -internal /g37861/A1
add pin constraint /g37861/A1 C0
add primary input -internal /g37861/A0
add pin constraint /g37861/A0 C0
add primary input -internal /g37861/B0
add pin constraint /g37861/B0 C1
add pin constraint /g37861/B1 C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================253=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g37861 [AOI22X1 @ clk_i]:B1(pi:in_slt_431) ===> g37158 [NAND2X1 @ clk_i]:A(n_3913) ===> g36100 [MX2X1 @ clk_i]:B(n_6599) ===> g31199 [MX2X1 @ clk_i]:A(n_6469) ===> u10_mem_reg_b1_b_b11_b[clk_i](n_10214) -- g42159:A

add primary input -internal /g31199/A
add pin constraint /g31199/A C1
add primary input -internal /g31199/B
add pin constraint /g31199/B C0
add primary input -internal /g31199/S0
add pin constraint /g31199/S0 C0
add primary input -internal /g36100/A
add pin constraint /g36100/A C0
add primary input -internal /g36100/B
add pin constraint /g36100/B C1
add primary input -internal /g36100/S0
add pin constraint /g36100/S0 C1
add primary input -internal /g37158/A
add pin constraint /g37158/A C0
add primary input -internal /g37158/B
add pin constraint /g37158/B C1
add primary input -internal /g37861/A1
add pin constraint /g37861/A1 C0
add primary input -internal /g37861/A0
add pin constraint /g37861/A0 C0
add primary input -internal /g37861/B0
add pin constraint /g37861/B0 C1
add pin constraint /g37861/B1 C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================254=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g37861 [AOI22X1 @ clk_i]:B1(pi:in_slt_431) ===> g37158 [NAND2X1 @ clk_i]:A(n_3913) ===> g36156 [MX2X1 @ clk_i]:B(n_6599) ===> g31282 [MX2X1 @ clk_i]:A(n_6385) ===> u10_mem_reg_b0_b_b11_b[clk_i](n_10135) -- g42742:A

add primary input -internal /g31282/A
add pin constraint /g31282/A C1
add primary input -internal /g31282/B
add pin constraint /g31282/B C0
add primary input -internal /g31282/S0
add pin constraint /g31282/S0 C0
add primary input -internal /g36156/A
add pin constraint /g36156/A C0
add primary input -internal /g36156/B
add pin constraint /g36156/B C1
add primary input -internal /g36156/S0
add pin constraint /g36156/S0 C1
add primary input -internal /g37158/A
add pin constraint /g37158/A C0
add primary input -internal /g37158/B
add pin constraint /g37158/B C1
add primary input -internal /g37861/A1
add pin constraint /g37861/A1 C0
add primary input -internal /g37861/A0
add pin constraint /g37861/A0 C0
add primary input -internal /g37861/B0
add pin constraint /g37861/B0 C1
add pin constraint /g37861/B1 C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================255=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39751 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37215 [MX2X1 @ clk_i]:B(n_5355) ===> g30955 [OAI21X1 @ clk_i]:A0(n_5377) ===> u10_mem_reg_b2_b_b25_b[clk_i](n_10762) -- g37215:A

add primary input -internal /g30955/A1
add pin constraint /g30955/A1 C0
add primary input -internal /g30955/A0
add pin constraint /g30955/A0 C0
add primary input -internal /g30955/B0
add pin constraint /g30955/B0 C1
add primary input -internal /g37215/A
add pin constraint /g37215/A C1
add primary input -internal /g37215/B
add pin constraint /g37215/B C0
add primary input -internal /g37215/S0
add pin constraint /g37215/S0 C1
add primary input -internal /g39751/A
add pin constraint /g39751/A C1
add pin constraint /g39751/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================256=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39751 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37251 [MX2X1 @ clk_i]:B(n_5355) ===> g31057 [OAI21X1 @ clk_i]:A0(n_5356) ===> u10_mem_reg_b1_b_b25_b[clk_i](n_10669) -- g37251:A

add primary input -internal /g31057/A1
add pin constraint /g31057/A1 C0
add primary input -internal /g31057/A0
add pin constraint /g31057/A0 C0
add primary input -internal /g31057/B0
add pin constraint /g31057/B0 C1
add primary input -internal /g37251/A
add pin constraint /g37251/A C1
add primary input -internal /g37251/B
add pin constraint /g37251/B C0
add primary input -internal /g37251/S0
add pin constraint /g37251/S0 C1
add primary input -internal /g39751/A
add pin constraint /g39751/A C1
add pin constraint /g39751/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================257=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39751 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37504 [NOR2X1 @ clk_i]:A(n_5355) ===> g37248 [AOI21X1 @ clk_i]:B0(n_4660) ===> g31011 [OAI21X1 @ clk_i]:A0(n_5513) ===> u10_mem_reg_b3_b_b25_b[clk_i](n_10688) -- g43088:A

add primary input -internal /g31011/A1
add pin constraint /g31011/A1 C0
add primary input -internal /g31011/A0
add pin constraint /g31011/A0 C0
add primary input -internal /g31011/B0
add pin constraint /g31011/B0 C1
add primary input -internal /g37248/A1
add pin constraint /g37248/A1 C0
add primary input -internal /g37248/A0
add pin constraint /g37248/A0 C0
add primary input -internal /g37248/B0
add pin constraint /g37248/B0 C1
add primary input -internal /g37504/A
add pin constraint /g37504/A C0
add primary input -internal /g37504/B
add pin constraint /g37504/B C1
add primary input -internal /g39751/A
add pin constraint /g39751/A C1
add pin constraint /g39751/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================258=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39751 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g39750 [INVX1 @ clk_i]:A(n_5355) ===> g37567 [NAND2X1 @ clk_i]:B(n_4135) ===> g37404 [OAI21X1 @ clk_i]:B0(n_5230) ===> g31323 [MX2X1 @ clk_i]:A(n_5646) ===> u10_mem_reg_b0_b_b25_b[clk_i](n_10426) -- g37404:A0

add primary input -internal /g31323/A
add pin constraint /g31323/A C1
add primary input -internal /g31323/B
add pin constraint /g31323/B C0
add primary input -internal /g31323/S0
add pin constraint /g31323/S0 C0
add primary input -internal /g37404/A1
add pin constraint /g37404/A1 C1
add primary input -internal /g37404/A0
add pin constraint /g37404/A0 C1
add primary input -internal /g37404/B0
add pin constraint /g37404/B0 C0
add primary input -internal /g37567/A
add pin constraint /g37567/A C1
add primary input -internal /g37567/B
add pin constraint /g37567/B C1
add primary input -internal /g39750/A
add pin constraint /g39750/A C0
add primary input -internal /g39751/A
add pin constraint /g39751/A C1
add pin constraint /g39751/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================259=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39471 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37161 [NAND2X1 @ clk_i]:B(n_1795) ===> g35974 [MX2X1 @ clk_i]:B(n_6592) ===> g31090 [MX2X1 @ clk_i]:A(n_6665) ===> u10_mem_reg_b2_b_b13_b[clk_i](n_10321) -- g42551:A

add primary input -internal /g31090/A
add pin constraint /g31090/A C1
add primary input -internal /g31090/B
add pin constraint /g31090/B C0
add primary input -internal /g31090/S0
add pin constraint /g31090/S0 C0
add primary input -internal /g35974/A
add pin constraint /g35974/A C0
add primary input -internal /g35974/B
add pin constraint /g35974/B C1
add primary input -internal /g35974/S0
add pin constraint /g35974/S0 C1
add primary input -internal /g37161/A
add pin constraint /g37161/A C1
add primary input -internal /g37161/B
add pin constraint /g37161/B C0
add primary input -internal /g39471/A
add pin constraint /g39471/A C1
add pin constraint /g39471/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================260=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39471 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37161 [NAND2X1 @ clk_i]:B(n_1795) ===> g36030 [MX2X1 @ clk_i]:A(n_6592) ===> g31162 [MX2X1 @ clk_i]:A(n_6593) ===> u10_mem_reg_b3_b_b13_b[clk_i](n_10229) -- g42174:A

add primary input -internal /g31162/A
add pin constraint /g31162/A C1
add primary input -internal /g31162/B
add pin constraint /g31162/B C0
add primary input -internal /g31162/S0
add pin constraint /g31162/S0 C0
add primary input -internal /g36030/A
add pin constraint /g36030/A C1
add primary input -internal /g36030/B
add pin constraint /g36030/B C0
add primary input -internal /g36030/S0
add pin constraint /g36030/S0 C0
add primary input -internal /g37161/A
add pin constraint /g37161/A C1
add primary input -internal /g37161/B
add pin constraint /g37161/B C0
add primary input -internal /g39471/A
add pin constraint /g39471/A C1
add pin constraint /g39471/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================261=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39471 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37161 [NAND2X1 @ clk_i]:B(n_1795) ===> g36104 [MX2X1 @ clk_i]:B(n_6592) ===> g31205 [MX2X1 @ clk_i]:A(n_6458) ===> u10_mem_reg_b1_b_b13_b[clk_i](n_10211) -- g42501:A

add primary input -internal /g31205/A
add pin constraint /g31205/A C1
add primary input -internal /g31205/B
add pin constraint /g31205/B C0
add primary input -internal /g31205/S0
add pin constraint /g31205/S0 C0
add primary input -internal /g36104/A
add pin constraint /g36104/A C0
add primary input -internal /g36104/B
add pin constraint /g36104/B C1
add primary input -internal /g36104/S0
add pin constraint /g36104/S0 C1
add primary input -internal /g37161/A
add pin constraint /g37161/A C1
add primary input -internal /g37161/B
add pin constraint /g37161/B C0
add primary input -internal /g39471/A
add pin constraint /g39471/A C1
add pin constraint /g39471/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================262=================
g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] ===> g39471 [NAND2X1 @ clk_i]:B(pi:in_slt_431) ===> g37161 [NAND2X1 @ clk_i]:B(n_1795) ===> g36158 [MX2X1 @ clk_i]:B(n_6592) ===> g31284 [MX2X1 @ clk_i]:A(n_6381) ===> u10_mem_reg_b0_b_b13_b[clk_i](n_10449) -- g42115:A

add primary input -internal /g31284/A
add pin constraint /g31284/A C1
add primary input -internal /g31284/B
add pin constraint /g31284/B C0
add primary input -internal /g31284/S0
add pin constraint /g31284/S0 C0
add primary input -internal /g36158/A
add pin constraint /g36158/A C0
add primary input -internal /g36158/B
add pin constraint /g36158/B C1
add primary input -internal /g36158/S0
add pin constraint /g36158/S0 C1
add primary input -internal /g37161/A
add pin constraint /g37161/A C1
add primary input -internal /g37161/B
add pin constraint /g37161/B C0
add primary input -internal /g39471/A
add pin constraint /g39471/A C1
add pin constraint /g39471/B C1
For sender domain g30080:Y(n_10802) --  u1_slt4_reg_b13_b[bit_clk_pad_i] 1
===================263=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g31386 [MX2X1 @ clk_i]:B(pi:in_slt_453) ===> u11_din_tmp1_reg_b9_b[clk_i](n_10096) -- g31386:A

add primary input -internal /g31386/A
add pin constraint /g31386/A C0
add pin constraint /g31386/B C1
add primary input -internal /g31386/S0
add pin constraint /g31386/S0 C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================264=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g37884 [AOI22X1 @ clk_i]:B1(pi:in_slt_453) ===> g37153 [NAND2X1 @ clk_i]:A(n_3905) ===> g36075 [MX2X1 @ clk_i]:B(n_6473) ===> g31178 [MX2X1 @ clk_i]:A(n_6518) ===> u11_mem_reg_b1_b_b11_b[clk_i](n_10561) -- g42574:A

add primary input -internal /g31178/A
add pin constraint /g31178/A C1
add primary input -internal /g31178/B
add pin constraint /g31178/B C0
add primary input -internal /g31178/S0
add pin constraint /g31178/S0 C0
add primary input -internal /g36075/A
add pin constraint /g36075/A C0
add primary input -internal /g36075/B
add pin constraint /g36075/B C1
add primary input -internal /g36075/S0
add pin constraint /g36075/S0 C1
add primary input -internal /g37153/A
add pin constraint /g37153/A C0
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g37884/A1
add pin constraint /g37884/A1 C0
add primary input -internal /g37884/A0
add pin constraint /g37884/A0 C0
add primary input -internal /g37884/B0
add pin constraint /g37884/B0 C1
add pin constraint /g37884/B1 C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================265=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g37884 [AOI22X1 @ clk_i]:B1(pi:in_slt_453) ===> g37153 [NAND2X1 @ clk_i]:A(n_3905) ===> g36098 [MX2X1 @ clk_i]:B(n_6473) ===> g31198 [MX2X1 @ clk_i]:A(n_6474) ===> u11_mem_reg_b2_b_b11_b[clk_i](n_10539) -- g39427:A

add primary input -internal /g31198/A
add pin constraint /g31198/A C1
add primary input -internal /g31198/B
add pin constraint /g31198/B C0
add primary input -internal /g31198/S0
add pin constraint /g31198/S0 C0
add primary input -internal /g36098/A
add pin constraint /g36098/A C0
add primary input -internal /g36098/B
add pin constraint /g36098/B C1
add primary input -internal /g36098/S0
add pin constraint /g36098/S0 C1
add primary input -internal /g37153/A
add pin constraint /g37153/A C0
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g37884/A1
add pin constraint /g37884/A1 C0
add primary input -internal /g37884/A0
add pin constraint /g37884/A0 C0
add primary input -internal /g37884/B0
add pin constraint /g37884/B0 C1
add pin constraint /g37884/B1 C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================266=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g37884 [AOI22X1 @ clk_i]:B1(pi:in_slt_453) ===> g37153 [NAND2X1 @ clk_i]:A(n_3905) ===> g36122 [MX2X1 @ clk_i]:A(n_6473) ===> g31224 [MX2X1 @ clk_i]:A(n_6427) ===> u11_mem_reg_b3_b_b11_b[clk_i](n_10462) -- g42567:A

add primary input -internal /g31224/A
add pin constraint /g31224/A C1
add primary input -internal /g31224/B
add pin constraint /g31224/B C0
add primary input -internal /g31224/S0
add pin constraint /g31224/S0 C0
add primary input -internal /g36122/A
add pin constraint /g36122/A C1
add primary input -internal /g36122/B
add pin constraint /g36122/B C0
add primary input -internal /g36122/S0
add pin constraint /g36122/S0 C0
add primary input -internal /g37153/A
add pin constraint /g37153/A C0
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g37884/A1
add pin constraint /g37884/A1 C0
add primary input -internal /g37884/A0
add pin constraint /g37884/A0 C0
add primary input -internal /g37884/B0
add pin constraint /g37884/B0 C1
add pin constraint /g37884/B1 C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================267=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g37884 [AOI22X1 @ clk_i]:B1(pi:in_slt_453) ===> g37153 [NAND2X1 @ clk_i]:A(n_3905) ===> g36162 [MX2X1 @ clk_i]:B(n_6473) ===> g31288 [MX2X1 @ clk_i]:A(n_6371) ===> u11_mem_reg_b0_b_b11_b[clk_i](n_10818) -- g42411:A

add primary input -internal /g31288/A
add pin constraint /g31288/A C1
add primary input -internal /g31288/B
add pin constraint /g31288/B C0
add primary input -internal /g31288/S0
add pin constraint /g31288/S0 C0
add primary input -internal /g36162/A
add pin constraint /g36162/A C0
add primary input -internal /g36162/B
add pin constraint /g36162/B C1
add primary input -internal /g36162/S0
add pin constraint /g36162/S0 C1
add primary input -internal /g37153/A
add pin constraint /g37153/A C0
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g37884/A1
add pin constraint /g37884/A1 C0
add primary input -internal /g37884/A0
add pin constraint /g37884/A0 C0
add primary input -internal /g37884/B0
add pin constraint /g37884/B0 C1
add pin constraint /g37884/B1 C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================268=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39319 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37297 [MX2X1 @ clk_i]:B(n_5280) ===> g31043 [OAI21X1 @ clk_i]:A0(n_5311) ===> u11_mem_reg_b2_b_b25_b[clk_i](n_10867) -- g37297:A

add primary input -internal /g31043/A1
add pin constraint /g31043/A1 C0
add primary input -internal /g31043/A0
add pin constraint /g31043/A0 C0
add primary input -internal /g31043/B0
add pin constraint /g31043/B0 C1
add primary input -internal /g37297/A
add pin constraint /g37297/A C1
add primary input -internal /g37297/B
add pin constraint /g37297/B C0
add primary input -internal /g37297/S0
add pin constraint /g37297/S0 C1
add primary input -internal /g39319/A
add pin constraint /g39319/A C1
add pin constraint /g39319/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================269=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39319 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37314 [MX2X1 @ clk_i]:B(n_5280) ===> g31029 [OAI21X1 @ clk_i]:A0(n_5281) ===> u11_mem_reg_b1_b_b25_b[clk_i](n_10888) -- g37314:A

add primary input -internal /g31029/A1
add pin constraint /g31029/A1 C0
add primary input -internal /g31029/A0
add pin constraint /g31029/A0 C0
add primary input -internal /g31029/B0
add pin constraint /g31029/B0 C1
add primary input -internal /g37314/A
add pin constraint /g37314/A C1
add primary input -internal /g37314/B
add pin constraint /g37314/B C0
add primary input -internal /g37314/S0
add pin constraint /g37314/S0 C1
add primary input -internal /g39319/A
add pin constraint /g39319/A C1
add pin constraint /g39319/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================270=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39319 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37535 [NOR2X1 @ clk_i]:A(n_5280) ===> g37265 [AOI21X1 @ clk_i]:B0(n_4649) ===> g31071 [OAI21X1 @ clk_i]:A0(n_5493) ===> u11_mem_reg_b3_b_b25_b[clk_i](n_10851) -- g42827:A

add primary input -internal /g31071/A1
add pin constraint /g31071/A1 C0
add primary input -internal /g31071/A0
add pin constraint /g31071/A0 C0
add primary input -internal /g31071/B0
add pin constraint /g31071/B0 C1
add primary input -internal /g37265/A1
add pin constraint /g37265/A1 C0
add primary input -internal /g37265/A0
add pin constraint /g37265/A0 C0
add primary input -internal /g37265/B0
add pin constraint /g37265/B0 C1
add primary input -internal /g37535/A
add pin constraint /g37535/A C0
add primary input -internal /g37535/B
add pin constraint /g37535/B C1
add primary input -internal /g39319/A
add pin constraint /g39319/A C1
add pin constraint /g39319/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================271=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39319 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g39318 [INVX1 @ clk_i]:A(n_5280) ===> g37558 [NAND2X1 @ clk_i]:B(n_4202) ===> g37398 [OAI21X1 @ clk_i]:B0(n_5238) ===> g31310 [MX2X1 @ clk_i]:A(n_5651) ===> u11_mem_reg_b0_b_b25_b[clk_i](n_10439) -- g37398:A0

add primary input -internal /g31310/A
add pin constraint /g31310/A C1
add primary input -internal /g31310/B
add pin constraint /g31310/B C0
add primary input -internal /g31310/S0
add pin constraint /g31310/S0 C0
add primary input -internal /g37398/A1
add pin constraint /g37398/A1 C1
add primary input -internal /g37398/A0
add pin constraint /g37398/A0 C1
add primary input -internal /g37398/B0
add pin constraint /g37398/B0 C0
add primary input -internal /g37558/A
add pin constraint /g37558/A C1
add primary input -internal /g37558/B
add pin constraint /g37558/B C1
add primary input -internal /g39318/A
add pin constraint /g39318/A C0
add primary input -internal /g39319/A
add pin constraint /g39319/A C1
add pin constraint /g39319/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================272=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39961 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37167 [NAND2X1 @ clk_i]:B(n_2227) ===> g35971 [MX2X1 @ clk_i]:B(n_6510) ===> g31201 [MX2X1 @ clk_i]:A(n_6670) ===> u11_mem_reg_b2_b_b13_b[clk_i](n_10535) -- g39867:A

add primary input -internal /g31201/A
add pin constraint /g31201/A C1
add primary input -internal /g31201/B
add pin constraint /g31201/B C0
add primary input -internal /g31201/S0
add pin constraint /g31201/S0 C0
add primary input -internal /g35971/A
add pin constraint /g35971/A C0
add primary input -internal /g35971/B
add pin constraint /g35971/B C1
add primary input -internal /g35971/S0
add pin constraint /g35971/S0 C1
add primary input -internal /g37167/A
add pin constraint /g37167/A C1
add primary input -internal /g37167/B
add pin constraint /g37167/B C0
add primary input -internal /g39961/A
add pin constraint /g39961/A C1
add pin constraint /g39961/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================273=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39961 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37167 [NAND2X1 @ clk_i]:B(n_2227) ===> g36077 [MX2X1 @ clk_i]:B(n_6510) ===> g31180 [MX2X1 @ clk_i]:A(n_6512) ===> u11_mem_reg_b1_b_b13_b[clk_i](n_10843) -- g42314:A

add primary input -internal /g31180/A
add pin constraint /g31180/A C1
add primary input -internal /g31180/B
add pin constraint /g31180/B C0
add primary input -internal /g31180/S0
add pin constraint /g31180/S0 C0
add primary input -internal /g36077/A
add pin constraint /g36077/A C0
add primary input -internal /g36077/B
add pin constraint /g36077/B C1
add primary input -internal /g36077/S0
add pin constraint /g36077/S0 C1
add primary input -internal /g37167/A
add pin constraint /g37167/A C1
add primary input -internal /g37167/B
add pin constraint /g37167/B C0
add primary input -internal /g39961/A
add pin constraint /g39961/A C1
add pin constraint /g39961/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================274=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39961 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37167 [NAND2X1 @ clk_i]:B(n_2227) ===> g36123 [MX2X1 @ clk_i]:A(n_6510) ===> g31226 [MX2X1 @ clk_i]:A(n_6425) ===> u11_mem_reg_b3_b_b13_b[clk_i](n_10458) -- g42910:A

add primary input -internal /g31226/A
add pin constraint /g31226/A C1
add primary input -internal /g31226/B
add pin constraint /g31226/B C0
add primary input -internal /g31226/S0
add pin constraint /g31226/S0 C0
add primary input -internal /g36123/A
add pin constraint /g36123/A C1
add primary input -internal /g36123/B
add pin constraint /g36123/B C0
add primary input -internal /g36123/S0
add pin constraint /g36123/S0 C0
add primary input -internal /g37167/A
add pin constraint /g37167/A C1
add primary input -internal /g37167/B
add pin constraint /g37167/B C0
add primary input -internal /g39961/A
add pin constraint /g39961/A C1
add pin constraint /g39961/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================275=================
g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] ===> g39961 [NAND2X1 @ clk_i]:B(pi:in_slt_453) ===> g37167 [NAND2X1 @ clk_i]:B(n_2227) ===> g36164 [MX2X1 @ clk_i]:B(n_6510) ===> g31291 [MX2X1 @ clk_i]:A(n_6367) ===> u11_mem_reg_b0_b_b13_b[clk_i](n_10817) -- g41991:A

add primary input -internal /g31291/A
add pin constraint /g31291/A C1
add primary input -internal /g31291/B
add pin constraint /g31291/B C0
add primary input -internal /g31291/S0
add pin constraint /g31291/S0 C0
add primary input -internal /g36164/A
add pin constraint /g36164/A C0
add primary input -internal /g36164/B
add pin constraint /g36164/B C1
add primary input -internal /g36164/S0
add pin constraint /g36164/S0 C1
add primary input -internal /g37167/A
add pin constraint /g37167/A C1
add primary input -internal /g37167/B
add pin constraint /g37167/B C0
add primary input -internal /g39961/A
add pin constraint /g39961/A C1
add pin constraint /g39961/B C1
For sender domain g30081:Y(n_10800) --  u1_slt6_reg_b13_b[bit_clk_pad_i] 1
===================276=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g31366 [MX2X1 @ clk_i]:B(pi:in_slt_409) ===> u9_din_tmp1_reg_b9_b[clk_i](n_9770) -- g31366:A

add primary input -internal /g31366/A
add pin constraint /g31366/A C0
add pin constraint /g31366/B C1
add primary input -internal /g31366/S0
add pin constraint /g31366/S0 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================277=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37657 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37147 [NAND2X1 @ clk_i]:A(n_3937) ===> g35998 [MX2X1 @ clk_i]:B(n_6533) ===> g31119 [MX2X1 @ clk_i]:A(n_6642) ===> u9_mem_reg_b2_b_b13_b[clk_i](n_10284) -- g41864:A

add primary input -internal /g31119/A
add pin constraint /g31119/A C1
add primary input -internal /g31119/B
add pin constraint /g31119/B C0
add primary input -internal /g31119/S0
add pin constraint /g31119/S0 C0
add primary input -internal /g35998/A
add pin constraint /g35998/A C0
add primary input -internal /g35998/B
add pin constraint /g35998/B C1
add primary input -internal /g35998/S0
add pin constraint /g35998/S0 C1
add primary input -internal /g37147/A
add pin constraint /g37147/A C0
add primary input -internal /g37147/B
add pin constraint /g37147/B C1
add primary input -internal /g37657/A1
add pin constraint /g37657/A1 C0
add primary input -internal /g37657/A0
add pin constraint /g37657/A0 C0
add pin constraint /g37657/B0 C1
add primary input -internal /g37657/B1
add pin constraint /g37657/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================278=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37657 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37147 [NAND2X1 @ clk_i]:A(n_3937) ===> g36064 [MX2X1 @ clk_i]:B(n_6533) ===> g31100 [MX2X1 @ clk_i]:A(n_6535) ===> u9_mem_reg_b1_b_b13_b[clk_i](n_10309) -- g42846:A

add primary input -internal /g31100/A
add pin constraint /g31100/A C1
add primary input -internal /g31100/B
add pin constraint /g31100/B C0
add primary input -internal /g31100/S0
add pin constraint /g31100/S0 C0
add primary input -internal /g36064/A
add pin constraint /g36064/A C0
add primary input -internal /g36064/B
add pin constraint /g36064/B C1
add primary input -internal /g36064/S0
add pin constraint /g36064/S0 C1
add primary input -internal /g37147/A
add pin constraint /g37147/A C0
add primary input -internal /g37147/B
add pin constraint /g37147/B C1
add primary input -internal /g37657/A1
add pin constraint /g37657/A1 C0
add primary input -internal /g37657/A0
add pin constraint /g37657/A0 C0
add pin constraint /g37657/B0 C1
add primary input -internal /g37657/B1
add pin constraint /g37657/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================279=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37657 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37147 [NAND2X1 @ clk_i]:A(n_3937) ===> g36109 [MX2X1 @ clk_i]:A(n_6533) ===> g31140 [MX2X1 @ clk_i]:A(n_6451) ===> u9_mem_reg_b3_b_b13_b[clk_i](n_10258) -- g42409:A

add primary input -internal /g31140/A
add pin constraint /g31140/A C1
add primary input -internal /g31140/B
add pin constraint /g31140/B C0
add primary input -internal /g31140/S0
add pin constraint /g31140/S0 C0
add primary input -internal /g36109/A
add pin constraint /g36109/A C1
add primary input -internal /g36109/B
add pin constraint /g36109/B C0
add primary input -internal /g36109/S0
add pin constraint /g36109/S0 C0
add primary input -internal /g37147/A
add pin constraint /g37147/A C0
add primary input -internal /g37147/B
add pin constraint /g37147/B C1
add primary input -internal /g37657/A1
add pin constraint /g37657/A1 C0
add primary input -internal /g37657/A0
add pin constraint /g37657/A0 C0
add pin constraint /g37657/B0 C1
add primary input -internal /g37657/B1
add pin constraint /g37657/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================280=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37657 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37147 [NAND2X1 @ clk_i]:A(n_3937) ===> g36150 [MX2X1 @ clk_i]:B(n_6533) ===> g31251 [MX2X1 @ clk_i]:A(n_6393) ===> u9_mem_reg_b0_b_b13_b[clk_i](n_10170) -- g42520:A

add primary input -internal /g31251/A
add pin constraint /g31251/A C1
add primary input -internal /g31251/B
add pin constraint /g31251/B C0
add primary input -internal /g31251/S0
add pin constraint /g31251/S0 C0
add primary input -internal /g36150/A
add pin constraint /g36150/A C0
add primary input -internal /g36150/B
add pin constraint /g36150/B C1
add primary input -internal /g36150/S0
add pin constraint /g36150/S0 C1
add primary input -internal /g37147/A
add pin constraint /g37147/A C0
add primary input -internal /g37147/B
add pin constraint /g37147/B C1
add primary input -internal /g37657/A1
add pin constraint /g37657/A1 C0
add primary input -internal /g37657/A0
add pin constraint /g37657/A0 C0
add pin constraint /g37657/B0 C1
add primary input -internal /g37657/B1
add pin constraint /g37657/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================281=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37713 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37149 [NAND2X1 @ clk_i]:A(n_2561) ===> g35997 [MX2X1 @ clk_i]:B(n_6618) ===> g31117 [MX2X1 @ clk_i]:A(n_6645) ===> u9_mem_reg_b2_b_b11_b[clk_i](n_10287) -- g42246:A

add primary input -internal /g31117/A
add pin constraint /g31117/A C1
add primary input -internal /g31117/B
add pin constraint /g31117/B C0
add primary input -internal /g31117/S0
add pin constraint /g31117/S0 C0
add primary input -internal /g35997/A
add pin constraint /g35997/A C0
add primary input -internal /g35997/B
add pin constraint /g35997/B C1
add primary input -internal /g35997/S0
add pin constraint /g35997/S0 C1
add primary input -internal /g37149/A
add pin constraint /g37149/A C0
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add primary input -internal /g37713/A1
add pin constraint /g37713/A1 C0
add primary input -internal /g37713/A0
add pin constraint /g37713/A0 C0
add pin constraint /g37713/B0 C1
add primary input -internal /g37713/B1
add pin constraint /g37713/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================282=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37713 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37149 [NAND2X1 @ clk_i]:A(n_2561) ===> g36012 [MX2X1 @ clk_i]:A(n_6618) ===> g31138 [MX2X1 @ clk_i]:A(n_6619) ===> u9_mem_reg_b3_b_b11_b[clk_i](n_10261) -- g42125:A

add primary input -internal /g31138/A
add pin constraint /g31138/A C1
add primary input -internal /g31138/B
add pin constraint /g31138/B C0
add primary input -internal /g31138/S0
add pin constraint /g31138/S0 C0
add primary input -internal /g36012/A
add pin constraint /g36012/A C1
add primary input -internal /g36012/B
add pin constraint /g36012/B C0
add primary input -internal /g36012/S0
add pin constraint /g36012/S0 C0
add primary input -internal /g37149/A
add pin constraint /g37149/A C0
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add primary input -internal /g37713/A1
add pin constraint /g37713/A1 C0
add primary input -internal /g37713/A0
add pin constraint /g37713/A0 C0
add pin constraint /g37713/B0 C1
add primary input -internal /g37713/B1
add pin constraint /g37713/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================283=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37713 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37149 [NAND2X1 @ clk_i]:A(n_2561) ===> g36055 [MX2X1 @ clk_i]:B(n_6618) ===> g31098 [MX2X1 @ clk_i]:A(n_6552) ===> u9_mem_reg_b1_b_b11_b[clk_i](n_10311) -- g42116:A

add primary input -internal /g31098/A
add pin constraint /g31098/A C1
add primary input -internal /g31098/B
add pin constraint /g31098/B C0
add primary input -internal /g31098/S0
add pin constraint /g31098/S0 C0
add primary input -internal /g36055/A
add pin constraint /g36055/A C0
add primary input -internal /g36055/B
add pin constraint /g36055/B C1
add primary input -internal /g36055/S0
add pin constraint /g36055/S0 C1
add primary input -internal /g37149/A
add pin constraint /g37149/A C0
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add primary input -internal /g37713/A1
add pin constraint /g37713/A1 C0
add primary input -internal /g37713/A0
add pin constraint /g37713/A0 C0
add pin constraint /g37713/B0 C1
add primary input -internal /g37713/B1
add pin constraint /g37713/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================284=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g37713 [AOI22X1 @ clk_i]:B0(pi:in_slt_409) ===> g37149 [NAND2X1 @ clk_i]:A(n_2561) ===> g36135 [MX2X1 @ clk_i]:B(n_6618) ===> g31249 [MX2X1 @ clk_i]:A(n_6403) ===> u9_mem_reg_b0_b_b11_b[clk_i](n_10173) -- g41892:A

add primary input -internal /g31249/A
add pin constraint /g31249/A C1
add primary input -internal /g31249/B
add pin constraint /g31249/B C0
add primary input -internal /g31249/S0
add pin constraint /g31249/S0 C0
add primary input -internal /g36135/A
add pin constraint /g36135/A C0
add primary input -internal /g36135/B
add pin constraint /g36135/B C1
add primary input -internal /g36135/S0
add pin constraint /g36135/S0 C1
add primary input -internal /g37149/A
add pin constraint /g37149/A C0
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add primary input -internal /g37713/A1
add pin constraint /g37713/A1 C0
add primary input -internal /g37713/A0
add pin constraint /g37713/A0 C0
add pin constraint /g37713/B0 C1
add primary input -internal /g37713/B1
add pin constraint /g37713/B1 C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================285=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g39565 [NAND2X1 @ clk_i]:A(pi:in_slt_409) ===> g37221 [MX2X1 @ clk_i]:B(n_4755) ===> g30967 [OAI21X1 @ clk_i]:A0(n_4788) ===> u9_mem_reg_b1_b_b25_b[clk_i](n_10746) -- g37221:A

add primary input -internal /g30967/A1
add pin constraint /g30967/A1 C0
add primary input -internal /g30967/A0
add pin constraint /g30967/A0 C0
add primary input -internal /g30967/B0
add pin constraint /g30967/B0 C1
add primary input -internal /g37221/A
add pin constraint /g37221/A C1
add primary input -internal /g37221/B
add pin constraint /g37221/B C0
add primary input -internal /g37221/S0
add pin constraint /g37221/S0 C1
add pin constraint /g39565/A C1
add primary input -internal /g39565/B
add pin constraint /g39565/B C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================286=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g39565 [NAND2X1 @ clk_i]:A(pi:in_slt_409) ===> g37269 [MX2X1 @ clk_i]:B(n_4755) ===> g30983 [OAI21X1 @ clk_i]:A0(n_4756) ===> u9_mem_reg_b2_b_b25_b[clk_i](n_10722) -- g37269:A

add primary input -internal /g30983/A1
add pin constraint /g30983/A1 C0
add primary input -internal /g30983/A0
add pin constraint /g30983/A0 C0
add primary input -internal /g30983/B0
add pin constraint /g30983/B0 C1
add primary input -internal /g37269/A
add pin constraint /g37269/A C1
add primary input -internal /g37269/B
add pin constraint /g37269/B C0
add primary input -internal /g37269/S0
add pin constraint /g37269/S0 C1
add pin constraint /g39565/A C1
add primary input -internal /g39565/B
add pin constraint /g39565/B C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================287=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g39565 [NAND2X1 @ clk_i]:A(pi:in_slt_409) ===> g37577 [NOR2X1 @ clk_i]:A(n_4755) ===> g37301 [AOI21X1 @ clk_i]:B0(n_3947) ===> g30997 [OAI21X1 @ clk_i]:A0(n_5303) ===> u9_mem_reg_b3_b_b25_b[clk_i](n_10706) -- g42323:A

add primary input -internal /g30997/A1
add pin constraint /g30997/A1 C0
add primary input -internal /g30997/A0
add pin constraint /g30997/A0 C0
add primary input -internal /g30997/B0
add pin constraint /g30997/B0 C1
add primary input -internal /g37301/A1
add pin constraint /g37301/A1 C0
add primary input -internal /g37301/A0
add pin constraint /g37301/A0 C0
add primary input -internal /g37301/B0
add pin constraint /g37301/B0 C1
add primary input -internal /g37577/A
add pin constraint /g37577/A C0
add primary input -internal /g37577/B
add pin constraint /g37577/B C1
add pin constraint /g39565/A C1
add primary input -internal /g39565/B
add pin constraint /g39565/B C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================288=================
g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] ===> g39565 [NAND2X1 @ clk_i]:A(pi:in_slt_409) ===> g39564 [INVX1 @ clk_i]:A(n_4755) ===> g37507 [NAND2X1 @ clk_i]:B(n_3092) ===> g37384 [OAI21X1 @ clk_i]:B0(n_4659) ===> g31262 [MX2X1 @ clk_i]:A(n_5481) ===> u9_mem_reg_b0_b_b25_b[clk_i](n_10158) -- g37384:A0

add primary input -internal /g31262/A
add pin constraint /g31262/A C1
add primary input -internal /g31262/B
add pin constraint /g31262/B C0
add primary input -internal /g31262/S0
add pin constraint /g31262/S0 C0
add primary input -internal /g37384/A1
add pin constraint /g37384/A1 C1
add primary input -internal /g37384/A0
add pin constraint /g37384/A0 C1
add primary input -internal /g37384/B0
add pin constraint /g37384/B0 C0
add primary input -internal /g37507/A
add pin constraint /g37507/A C1
add primary input -internal /g37507/B
add pin constraint /g37507/B C1
add primary input -internal /g39564/A
add pin constraint /g39564/A C0
add pin constraint /g39565/A C1
add primary input -internal /g39565/B
add pin constraint /g39565/B C1
For sender domain g30079:Y(n_10803) --  u1_slt3_reg_b13_b[bit_clk_pad_i] 1
===================289=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g31385 [MX2X1 @ clk_i]:B(pi:in_slt_452) ===> u11_din_tmp1_reg_b8_b[clk_i](n_10097) -- g31385:A

add primary input -internal /g31385/A
add pin constraint /g31385/A C0
add pin constraint /g31385/B C1
add primary input -internal /g31385/S0
add pin constraint /g31385/S0 C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================290=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g37881 [AOI22X1 @ clk_i]:B1(pi:in_slt_452) ===> g37164 [NAND2X1 @ clk_i]:A(n_3907) ===> g36074 [MX2X1 @ clk_i]:B(n_6478) ===> g31177 [MX2X1 @ clk_i]:A(n_6520) ===> u11_mem_reg_b1_b_b10_b[clk_i](n_10562) -- g43023:A

add primary input -internal /g31177/A
add pin constraint /g31177/A C1
add primary input -internal /g31177/B
add pin constraint /g31177/B C0
add primary input -internal /g31177/S0
add pin constraint /g31177/S0 C0
add primary input -internal /g36074/A
add pin constraint /g36074/A C0
add primary input -internal /g36074/B
add pin constraint /g36074/B C1
add primary input -internal /g36074/S0
add pin constraint /g36074/S0 C1
add primary input -internal /g37164/A
add pin constraint /g37164/A C0
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g37881/A1
add pin constraint /g37881/A1 C0
add primary input -internal /g37881/A0
add pin constraint /g37881/A0 C0
add primary input -internal /g37881/B0
add pin constraint /g37881/B0 C1
add pin constraint /g37881/B1 C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================291=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g37881 [AOI22X1 @ clk_i]:B1(pi:in_slt_452) ===> g37164 [NAND2X1 @ clk_i]:A(n_3907) ===> g36096 [MX2X1 @ clk_i]:B(n_6478) ===> g31196 [MX2X1 @ clk_i]:A(n_6480) ===> u11_mem_reg_b2_b_b10_b[clk_i](n_10540) -- g41809:A

add primary input -internal /g31196/A
add pin constraint /g31196/A C1
add primary input -internal /g31196/B
add pin constraint /g31196/B C0
add primary input -internal /g31196/S0
add pin constraint /g31196/S0 C0
add primary input -internal /g36096/A
add pin constraint /g36096/A C0
add primary input -internal /g36096/B
add pin constraint /g36096/B C1
add primary input -internal /g36096/S0
add pin constraint /g36096/S0 C1
add primary input -internal /g37164/A
add pin constraint /g37164/A C0
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g37881/A1
add pin constraint /g37881/A1 C0
add primary input -internal /g37881/A0
add pin constraint /g37881/A0 C0
add primary input -internal /g37881/B0
add pin constraint /g37881/B0 C1
add pin constraint /g37881/B1 C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================292=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g37881 [AOI22X1 @ clk_i]:B1(pi:in_slt_452) ===> g37164 [NAND2X1 @ clk_i]:A(n_3907) ===> g36121 [MX2X1 @ clk_i]:A(n_6478) ===> g31223 [MX2X1 @ clk_i]:A(n_6429) ===> u11_mem_reg_b3_b_b10_b[clk_i](n_10466) -- g42140:A

add primary input -internal /g31223/A
add pin constraint /g31223/A C1
add primary input -internal /g31223/B
add pin constraint /g31223/B C0
add primary input -internal /g31223/S0
add pin constraint /g31223/S0 C0
add primary input -internal /g36121/A
add pin constraint /g36121/A C1
add primary input -internal /g36121/B
add pin constraint /g36121/B C0
add primary input -internal /g36121/S0
add pin constraint /g36121/S0 C0
add primary input -internal /g37164/A
add pin constraint /g37164/A C0
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g37881/A1
add pin constraint /g37881/A1 C0
add primary input -internal /g37881/A0
add pin constraint /g37881/A0 C0
add primary input -internal /g37881/B0
add pin constraint /g37881/B0 C1
add pin constraint /g37881/B1 C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================293=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g37881 [AOI22X1 @ clk_i]:B1(pi:in_slt_452) ===> g37164 [NAND2X1 @ clk_i]:A(n_3907) ===> g36161 [MX2X1 @ clk_i]:B(n_6478) ===> g31287 [MX2X1 @ clk_i]:A(n_6373) ===> u11_mem_reg_b0_b_b10_b[clk_i](n_10819) -- g42516:A

add primary input -internal /g31287/A
add pin constraint /g31287/A C1
add primary input -internal /g31287/B
add pin constraint /g31287/B C0
add primary input -internal /g31287/S0
add pin constraint /g31287/S0 C0
add primary input -internal /g36161/A
add pin constraint /g36161/A C0
add primary input -internal /g36161/B
add pin constraint /g36161/B C1
add primary input -internal /g36161/S0
add pin constraint /g36161/S0 C1
add primary input -internal /g37164/A
add pin constraint /g37164/A C0
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g37881/A1
add pin constraint /g37881/A1 C0
add primary input -internal /g37881/A0
add pin constraint /g37881/A0 C0
add primary input -internal /g37881/B0
add pin constraint /g37881/B0 C1
add pin constraint /g37881/B1 C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================294=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39723 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37287 [MX2X1 @ clk_i]:B(n_5321) ===> g31028 [OAI21X1 @ clk_i]:A0(n_5327) ===> u11_mem_reg_b1_b_b24_b[clk_i](n_10890) -- g37287:A

add primary input -internal /g31028/A1
add pin constraint /g31028/A1 C0
add primary input -internal /g31028/A0
add pin constraint /g31028/A0 C0
add primary input -internal /g31028/B0
add pin constraint /g31028/B0 C1
add primary input -internal /g37287/A
add pin constraint /g37287/A C1
add primary input -internal /g37287/B
add pin constraint /g37287/B C0
add primary input -internal /g37287/S0
add pin constraint /g37287/S0 C1
add primary input -internal /g39723/A
add pin constraint /g39723/A C1
add pin constraint /g39723/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================295=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39723 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37291 [MX2X1 @ clk_i]:B(n_5321) ===> g31042 [OAI21X1 @ clk_i]:A0(n_5322) ===> u11_mem_reg_b2_b_b24_b[clk_i](n_10868) -- g37291:A

add primary input -internal /g31042/A1
add pin constraint /g31042/A1 C0
add primary input -internal /g31042/A0
add pin constraint /g31042/A0 C0
add primary input -internal /g31042/B0
add pin constraint /g31042/B0 C1
add primary input -internal /g37291/A
add pin constraint /g37291/A C1
add primary input -internal /g37291/B
add pin constraint /g37291/B C0
add primary input -internal /g37291/S0
add pin constraint /g37291/S0 C1
add primary input -internal /g39723/A
add pin constraint /g39723/A C1
add pin constraint /g39723/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================296=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39723 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37584 [NOR2X1 @ clk_i]:A(n_5321) ===> g37262 [AOI21X1 @ clk_i]:B0(n_4637) ===> g31070 [OAI21X1 @ clk_i]:A0(n_5497) ===> u11_mem_reg_b3_b_b24_b[clk_i](n_10852) -- g43069:A

add primary input -internal /g31070/A1
add pin constraint /g31070/A1 C0
add primary input -internal /g31070/A0
add pin constraint /g31070/A0 C0
add primary input -internal /g31070/B0
add pin constraint /g31070/B0 C1
add primary input -internal /g37262/A1
add pin constraint /g37262/A1 C0
add primary input -internal /g37262/A0
add pin constraint /g37262/A0 C0
add primary input -internal /g37262/B0
add pin constraint /g37262/B0 C1
add primary input -internal /g37584/A
add pin constraint /g37584/A C0
add primary input -internal /g37584/B
add pin constraint /g37584/B C1
add primary input -internal /g39723/A
add pin constraint /g39723/A C1
add pin constraint /g39723/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================297=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39723 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g39722 [INVX1 @ clk_i]:A(n_5321) ===> g37557 [NAND2X1 @ clk_i]:B(n_4138) ===> g37377 [OAI21X1 @ clk_i]:B0(n_5239) ===> g31308 [MX2X1 @ clk_i]:A(n_5666) ===> u11_mem_reg_b0_b_b24_b[clk_i](n_10440) -- g37377:A0

add primary input -internal /g31308/A
add pin constraint /g31308/A C1
add primary input -internal /g31308/B
add pin constraint /g31308/B C0
add primary input -internal /g31308/S0
add pin constraint /g31308/S0 C0
add primary input -internal /g37377/A1
add pin constraint /g37377/A1 C1
add primary input -internal /g37377/A0
add pin constraint /g37377/A0 C1
add primary input -internal /g37377/B0
add pin constraint /g37377/B0 C0
add primary input -internal /g37557/A
add pin constraint /g37557/A C1
add primary input -internal /g37557/B
add pin constraint /g37557/B C1
add primary input -internal /g39722/A
add pin constraint /g39722/A C0
add primary input -internal /g39723/A
add pin constraint /g39723/A C1
add pin constraint /g39723/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================298=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39973 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37166 [NAND2X1 @ clk_i]:B(n_1564) ===> g36019 [MX2X1 @ clk_i]:A(n_6514) ===> g31225 [MX2X1 @ clk_i]:A(n_6605) ===> u11_mem_reg_b3_b_b12_b[clk_i](n_10459) -- g42068:A

add primary input -internal /g31225/A
add pin constraint /g31225/A C1
add primary input -internal /g31225/B
add pin constraint /g31225/B C0
add primary input -internal /g31225/S0
add pin constraint /g31225/S0 C0
add primary input -internal /g36019/A
add pin constraint /g36019/A C1
add primary input -internal /g36019/B
add pin constraint /g36019/B C0
add primary input -internal /g36019/S0
add pin constraint /g36019/S0 C0
add primary input -internal /g37166/A
add pin constraint /g37166/A C1
add primary input -internal /g37166/B
add pin constraint /g37166/B C0
add primary input -internal /g39973/A
add pin constraint /g39973/A C1
add pin constraint /g39973/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================299=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39973 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37166 [NAND2X1 @ clk_i]:B(n_1564) ===> g36076 [MX2X1 @ clk_i]:B(n_6514) ===> g31179 [MX2X1 @ clk_i]:A(n_6516) ===> u11_mem_reg_b1_b_b12_b[clk_i](n_10844) -- g41973:A

add primary input -internal /g31179/A
add pin constraint /g31179/A C1
add primary input -internal /g31179/B
add pin constraint /g31179/B C0
add primary input -internal /g31179/S0
add pin constraint /g31179/S0 C0
add primary input -internal /g36076/A
add pin constraint /g36076/A C0
add primary input -internal /g36076/B
add pin constraint /g36076/B C1
add primary input -internal /g36076/S0
add pin constraint /g36076/S0 C1
add primary input -internal /g37166/A
add pin constraint /g37166/A C1
add primary input -internal /g37166/B
add pin constraint /g37166/B C0
add primary input -internal /g39973/A
add pin constraint /g39973/A C1
add pin constraint /g39973/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================300=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39973 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37166 [NAND2X1 @ clk_i]:B(n_1564) ===> g36099 [MX2X1 @ clk_i]:B(n_6514) ===> g31200 [MX2X1 @ clk_i]:A(n_6472) ===> u11_mem_reg_b2_b_b12_b[clk_i](n_10538) -- g42669:A

add primary input -internal /g31200/A
add pin constraint /g31200/A C1
add primary input -internal /g31200/B
add pin constraint /g31200/B C0
add primary input -internal /g31200/S0
add pin constraint /g31200/S0 C0
add primary input -internal /g36099/A
add pin constraint /g36099/A C0
add primary input -internal /g36099/B
add pin constraint /g36099/B C1
add primary input -internal /g36099/S0
add pin constraint /g36099/S0 C1
add primary input -internal /g37166/A
add pin constraint /g37166/A C1
add primary input -internal /g37166/B
add pin constraint /g37166/B C0
add primary input -internal /g39973/A
add pin constraint /g39973/A C1
add pin constraint /g39973/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================301=================
g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] ===> g39973 [NAND2X1 @ clk_i]:B(pi:in_slt_452) ===> g37166 [NAND2X1 @ clk_i]:B(n_1564) ===> g36163 [MX2X1 @ clk_i]:B(n_6514) ===> g31290 [MX2X1 @ clk_i]:A(n_6369) ===> u11_mem_reg_b0_b_b12_b[clk_i](n_10815) -- g42548:A

add primary input -internal /g31290/A
add pin constraint /g31290/A C1
add primary input -internal /g31290/B
add pin constraint /g31290/B C0
add primary input -internal /g31290/S0
add pin constraint /g31290/S0 C0
add primary input -internal /g36163/A
add pin constraint /g36163/A C0
add primary input -internal /g36163/B
add pin constraint /g36163/B C1
add primary input -internal /g36163/S0
add pin constraint /g36163/S0 C1
add primary input -internal /g37166/A
add pin constraint /g37166/A C1
add primary input -internal /g37166/B
add pin constraint /g37166/B C0
add primary input -internal /g39973/A
add pin constraint /g39973/A C1
add pin constraint /g39973/B C1
For sender domain g30134:Y(n_9954) --  u1_slt6_reg_b12_b[bit_clk_pad_i] 1
===================302=================
g30130:Y(n_9958) --  u1_slt0_reg_b12_b[bit_clk_pad_i] ===> g42360 [INVX1 @ clk_i]:A(pi:in_slt_739) ===> g40234 [AOI21X1 @ clk_i]:A1(n_221) ===> g37547 [NAND2X1 @ clk_i]:A(n_843) ===> g33389 [AOI21X1 @ clk_i]:B0(n_1260) ===> g32763 [OR2X1 @ clk_i]:A(n_8484) ===> u14_u6_en_out_l_reg[clk_i](n_9463) -- g42071:A

add primary input -internal /g32763/A
add pin constraint /g32763/A C1
add primary input -internal /g32763/B
add pin constraint /g32763/B C0
add primary input -internal /g33389/A1
add pin constraint /g33389/A1 C1
add primary input -internal /g33389/A0
add pin constraint /g33389/A0 C0
add primary input -internal /g33389/B0
add pin constraint /g33389/B0 C0
add primary input -internal /g37547/A
add pin constraint /g37547/A C1
add pin constraint /g37547/B C1
add primary input -internal /g40234/A1
add pin constraint /g40234/A1 C0
add primary input -internal /g40234/A0
add pin constraint /g40234/A0 C1
add primary input -internal /g40234/B0
add pin constraint /g40234/B0 C0
add pin constraint /g42360/A C1
For sender domain g30130:Y(n_9958) --  u1_slt0_reg_b12_b[bit_clk_pad_i] 1
===================303=================
g30131:Y(n_9957) --  u1_slt2_reg_b12_b[bit_clk_pad_i] ===> g40428 [MX2X1 @ clk_i]:B(pi:in_slt_838) ===> u15_crac_din_reg_b8_b[clk_i](n_1037) -- g37356:B1

add primary input -internal /g40428/A
add pin constraint /g40428/A C0
add pin constraint /g40428/B C1
add primary input -internal /g40428/S0
add pin constraint /g40428/S0 C1
For sender domain g30131:Y(n_9957) --  u1_slt2_reg_b12_b[bit_clk_pad_i] 1
===================304=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g31365 [MX2X1 @ clk_i]:B(pi:in_slt_408) ===> u9_din_tmp1_reg_b8_b[clk_i](n_9771) -- g31365:A

add primary input -internal /g31365/A
add pin constraint /g31365/A C0
add pin constraint /g31365/B C1
add primary input -internal /g31365/S0
add pin constraint /g31365/S0 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================305=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37656 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37148 [NAND2X1 @ clk_i]:A(n_3938) ===> g36013 [MX2X1 @ clk_i]:A(n_6539) ===> g31139 [MX2X1 @ clk_i]:A(n_6615) ===> u9_mem_reg_b3_b_b12_b[clk_i](n_10259) -- g42914:A

add primary input -internal /g31139/A
add pin constraint /g31139/A C1
add primary input -internal /g31139/B
add pin constraint /g31139/B C0
add primary input -internal /g31139/S0
add pin constraint /g31139/S0 C0
add primary input -internal /g36013/A
add pin constraint /g36013/A C1
add primary input -internal /g36013/B
add pin constraint /g36013/B C0
add primary input -internal /g36013/S0
add pin constraint /g36013/S0 C0
add primary input -internal /g37148/A
add pin constraint /g37148/A C0
add primary input -internal /g37148/B
add pin constraint /g37148/B C1
add primary input -internal /g37656/A1
add pin constraint /g37656/A1 C0
add primary input -internal /g37656/A0
add pin constraint /g37656/A0 C0
add pin constraint /g37656/B0 C1
add primary input -internal /g37656/B1
add pin constraint /g37656/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================306=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37656 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37148 [NAND2X1 @ clk_i]:A(n_3938) ===> g36061 [MX2X1 @ clk_i]:B(n_6539) ===> g31099 [MX2X1 @ clk_i]:A(n_6541) ===> u9_mem_reg_b1_b_b12_b[clk_i](n_10310) -- g42534:A

add primary input -internal /g31099/A
add pin constraint /g31099/A C1
add primary input -internal /g31099/B
add pin constraint /g31099/B C0
add primary input -internal /g31099/S0
add pin constraint /g31099/S0 C0
add primary input -internal /g36061/A
add pin constraint /g36061/A C0
add primary input -internal /g36061/B
add pin constraint /g36061/B C1
add primary input -internal /g36061/S0
add pin constraint /g36061/S0 C1
add primary input -internal /g37148/A
add pin constraint /g37148/A C0
add primary input -internal /g37148/B
add pin constraint /g37148/B C1
add primary input -internal /g37656/A1
add pin constraint /g37656/A1 C0
add primary input -internal /g37656/A0
add pin constraint /g37656/A0 C0
add pin constraint /g37656/B0 C1
add primary input -internal /g37656/B1
add pin constraint /g37656/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================307=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37656 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37148 [NAND2X1 @ clk_i]:A(n_3938) ===> g36088 [MX2X1 @ clk_i]:B(n_6539) ===> g31118 [MX2X1 @ clk_i]:A(n_6496) ===> u9_mem_reg_b2_b_b12_b[clk_i](n_10285) -- g43022:A

add primary input -internal /g31118/A
add pin constraint /g31118/A C1
add primary input -internal /g31118/B
add pin constraint /g31118/B C0
add primary input -internal /g31118/S0
add pin constraint /g31118/S0 C0
add primary input -internal /g36088/A
add pin constraint /g36088/A C0
add primary input -internal /g36088/B
add pin constraint /g36088/B C1
add primary input -internal /g36088/S0
add pin constraint /g36088/S0 C1
add primary input -internal /g37148/A
add pin constraint /g37148/A C0
add primary input -internal /g37148/B
add pin constraint /g37148/B C1
add primary input -internal /g37656/A1
add pin constraint /g37656/A1 C0
add primary input -internal /g37656/A0
add pin constraint /g37656/A0 C0
add pin constraint /g37656/B0 C1
add primary input -internal /g37656/B1
add pin constraint /g37656/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================308=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37656 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37148 [NAND2X1 @ clk_i]:A(n_3938) ===> g36136 [MX2X1 @ clk_i]:B(n_6539) ===> g31250 [MX2X1 @ clk_i]:A(n_6401) ===> u9_mem_reg_b0_b_b12_b[clk_i](n_10172) -- g41882:A

add primary input -internal /g31250/A
add pin constraint /g31250/A C1
add primary input -internal /g31250/B
add pin constraint /g31250/B C0
add primary input -internal /g31250/S0
add pin constraint /g31250/S0 C0
add primary input -internal /g36136/A
add pin constraint /g36136/A C0
add primary input -internal /g36136/B
add pin constraint /g36136/B C1
add primary input -internal /g36136/S0
add pin constraint /g36136/S0 C1
add primary input -internal /g37148/A
add pin constraint /g37148/A C0
add primary input -internal /g37148/B
add pin constraint /g37148/B C1
add primary input -internal /g37656/A1
add pin constraint /g37656/A1 C0
add primary input -internal /g37656/A0
add pin constraint /g37656/A0 C0
add pin constraint /g37656/B0 C1
add primary input -internal /g37656/B1
add pin constraint /g37656/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================309=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37926 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37152 [NAND2X1 @ clk_i]:A(n_2633) ===> g35983 [MX2X1 @ clk_i]:B(n_6646) ===> g31097 [MX2X1 @ clk_i]:A(n_6657) ===> u9_mem_reg_b1_b_b10_b[clk_i](n_10313) -- g41989:A

add primary input -internal /g31097/A
add pin constraint /g31097/A C1
add primary input -internal /g31097/B
add pin constraint /g31097/B C0
add primary input -internal /g31097/S0
add pin constraint /g31097/S0 C0
add primary input -internal /g35983/A
add pin constraint /g35983/A C0
add primary input -internal /g35983/B
add pin constraint /g35983/B C1
add primary input -internal /g35983/S0
add pin constraint /g35983/S0 C1
add primary input -internal /g37152/A
add pin constraint /g37152/A C0
add primary input -internal /g37152/B
add pin constraint /g37152/B C1
add primary input -internal /g37926/A1
add pin constraint /g37926/A1 C0
add primary input -internal /g37926/A0
add pin constraint /g37926/A0 C0
add pin constraint /g37926/B0 C1
add primary input -internal /g37926/B1
add pin constraint /g37926/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================310=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37926 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37152 [NAND2X1 @ clk_i]:A(n_2633) ===> g35996 [MX2X1 @ clk_i]:B(n_6646) ===> g31116 [MX2X1 @ clk_i]:A(n_6648) ===> u9_mem_reg_b2_b_b10_b[clk_i](n_10288) -- g42543:A

add primary input -internal /g31116/A
add pin constraint /g31116/A C1
add primary input -internal /g31116/B
add pin constraint /g31116/B C0
add primary input -internal /g31116/S0
add pin constraint /g31116/S0 C0
add primary input -internal /g35996/A
add pin constraint /g35996/A C0
add primary input -internal /g35996/B
add pin constraint /g35996/B C1
add primary input -internal /g35996/S0
add pin constraint /g35996/S0 C1
add primary input -internal /g37152/A
add pin constraint /g37152/A C0
add primary input -internal /g37152/B
add pin constraint /g37152/B C1
add primary input -internal /g37926/A1
add pin constraint /g37926/A1 C0
add primary input -internal /g37926/A0
add pin constraint /g37926/A0 C0
add pin constraint /g37926/B0 C1
add primary input -internal /g37926/B1
add pin constraint /g37926/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================311=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37926 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37152 [NAND2X1 @ clk_i]:A(n_2633) ===> g36011 [MX2X1 @ clk_i]:A(n_6646) ===> g31137 [MX2X1 @ clk_i]:A(n_6621) ===> u9_mem_reg_b3_b_b10_b[clk_i](n_10262) -- g42915:A

add primary input -internal /g31137/A
add pin constraint /g31137/A C1
add primary input -internal /g31137/B
add pin constraint /g31137/B C0
add primary input -internal /g31137/S0
add pin constraint /g31137/S0 C0
add primary input -internal /g36011/A
add pin constraint /g36011/A C1
add primary input -internal /g36011/B
add pin constraint /g36011/B C0
add primary input -internal /g36011/S0
add pin constraint /g36011/S0 C0
add primary input -internal /g37152/A
add pin constraint /g37152/A C0
add primary input -internal /g37152/B
add pin constraint /g37152/B C1
add primary input -internal /g37926/A1
add pin constraint /g37926/A1 C0
add primary input -internal /g37926/A0
add pin constraint /g37926/A0 C0
add pin constraint /g37926/B0 C1
add primary input -internal /g37926/B1
add pin constraint /g37926/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================312=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g37926 [AOI22X1 @ clk_i]:B0(pi:in_slt_408) ===> g37152 [NAND2X1 @ clk_i]:A(n_2633) ===> g36134 [MX2X1 @ clk_i]:B(n_6646) ===> g31248 [MX2X1 @ clk_i]:A(n_6405) ===> u9_mem_reg_b0_b_b10_b[clk_i](n_10174) -- g43061:A

add primary input -internal /g31248/A
add pin constraint /g31248/A C1
add primary input -internal /g31248/B
add pin constraint /g31248/B C0
add primary input -internal /g31248/S0
add pin constraint /g31248/S0 C0
add primary input -internal /g36134/A
add pin constraint /g36134/A C0
add primary input -internal /g36134/B
add pin constraint /g36134/B C1
add primary input -internal /g36134/S0
add pin constraint /g36134/S0 C1
add primary input -internal /g37152/A
add pin constraint /g37152/A C0
add primary input -internal /g37152/B
add pin constraint /g37152/B C1
add primary input -internal /g37926/A1
add pin constraint /g37926/A1 C0
add primary input -internal /g37926/A0
add pin constraint /g37926/A0 C0
add pin constraint /g37926/B0 C1
add primary input -internal /g37926/B1
add pin constraint /g37926/B1 C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================313=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g39858 [NAND2X1 @ clk_i]:A(pi:in_slt_408) ===> g37230 [MX2X1 @ clk_i]:B(n_4753) ===> g30982 [OAI21X1 @ clk_i]:A0(n_4775) ===> u9_mem_reg_b2_b_b24_b[clk_i](n_10723) -- g37230:A

add primary input -internal /g30982/A1
add pin constraint /g30982/A1 C0
add primary input -internal /g30982/A0
add pin constraint /g30982/A0 C0
add primary input -internal /g30982/B0
add pin constraint /g30982/B0 C1
add primary input -internal /g37230/A
add pin constraint /g37230/A C1
add primary input -internal /g37230/B
add pin constraint /g37230/B C0
add primary input -internal /g37230/S0
add pin constraint /g37230/S0 C1
add pin constraint /g39858/A C1
add primary input -internal /g39858/B
add pin constraint /g39858/B C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================314=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g39858 [NAND2X1 @ clk_i]:A(pi:in_slt_408) ===> g37271 [MX2X1 @ clk_i]:B(n_4753) ===> g30966 [OAI21X1 @ clk_i]:A0(n_4754) ===> u9_mem_reg_b1_b_b24_b[clk_i](n_10748) -- g37271:A

add primary input -internal /g30966/A1
add pin constraint /g30966/A1 C0
add primary input -internal /g30966/A0
add pin constraint /g30966/A0 C0
add primary input -internal /g30966/B0
add pin constraint /g30966/B0 C1
add primary input -internal /g37271/A
add pin constraint /g37271/A C1
add primary input -internal /g37271/B
add pin constraint /g37271/B C0
add primary input -internal /g37271/S0
add pin constraint /g37271/S0 C1
add pin constraint /g39858/A C1
add primary input -internal /g39858/B
add pin constraint /g39858/B C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================315=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g39858 [NAND2X1 @ clk_i]:A(pi:in_slt_408) ===> g37569 [NOR2X1 @ clk_i]:A(n_4753) ===> g37283 [AOI21X1 @ clk_i]:B0(n_3948) ===> g30996 [OAI21X1 @ clk_i]:A0(n_5334) ===> u9_mem_reg_b3_b_b24_b[clk_i](n_10707) -- g42911:A

add primary input -internal /g30996/A1
add pin constraint /g30996/A1 C0
add primary input -internal /g30996/A0
add pin constraint /g30996/A0 C0
add primary input -internal /g30996/B0
add pin constraint /g30996/B0 C1
add primary input -internal /g37283/A1
add pin constraint /g37283/A1 C0
add primary input -internal /g37283/A0
add pin constraint /g37283/A0 C0
add primary input -internal /g37283/B0
add pin constraint /g37283/B0 C1
add primary input -internal /g37569/A
add pin constraint /g37569/A C0
add primary input -internal /g37569/B
add pin constraint /g37569/B C1
add pin constraint /g39858/A C1
add primary input -internal /g39858/B
add pin constraint /g39858/B C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================316=================
g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] ===> g39858 [NAND2X1 @ clk_i]:A(pi:in_slt_408) ===> g39857 [INVX1 @ clk_i]:A(n_4753) ===> g37475 [NAND2X1 @ clk_i]:B(n_2918) ===> g37383 [OAI21X1 @ clk_i]:B0(n_4677) ===> g31261 [MX2X1 @ clk_i]:A(n_5482) ===> u9_mem_reg_b0_b_b24_b[clk_i](n_10159) -- g37383:A0

add primary input -internal /g31261/A
add pin constraint /g31261/A C1
add primary input -internal /g31261/B
add pin constraint /g31261/B C0
add primary input -internal /g31261/S0
add pin constraint /g31261/S0 C0
add primary input -internal /g37383/A1
add pin constraint /g37383/A1 C1
add primary input -internal /g37383/A0
add pin constraint /g37383/A0 C1
add primary input -internal /g37383/B0
add pin constraint /g37383/B0 C0
add primary input -internal /g37475/A
add pin constraint /g37475/A C1
add primary input -internal /g37475/B
add pin constraint /g37475/B C1
add primary input -internal /g39857/A
add pin constraint /g39857/A C0
add pin constraint /g39858/A C1
add primary input -internal /g39858/B
add pin constraint /g39858/B C1
For sender domain g30132:Y(n_9956) --  u1_slt3_reg_b12_b[bit_clk_pad_i] 1
===================317=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g31369 [MX2X1 @ clk_i]:B(pi:in_slt_430) ===> u10_din_tmp1_reg_b8_b[clk_i](n_9863) -- g31369:A

add primary input -internal /g31369/A
add pin constraint /g31369/A C0
add pin constraint /g31369/B C1
add primary input -internal /g31369/S0
add pin constraint /g31369/S0 C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================318=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g37717 [AOI22X1 @ clk_i]:B1(pi:in_slt_430) ===> g37157 [NAND2X1 @ clk_i]:A(n_3920) ===> g36017 [MX2X1 @ clk_i]:B(n_6602) ===> g31087 [MX2X1 @ clk_i]:A(n_6611) ===> u10_mem_reg_b2_b_b10_b[clk_i](n_10325) -- g42826:A

add primary input -internal /g31087/A
add pin constraint /g31087/A C1
add primary input -internal /g31087/B
add pin constraint /g31087/B C0
add primary input -internal /g31087/S0
add pin constraint /g31087/S0 C0
add primary input -internal /g36017/A
add pin constraint /g36017/A C0
add primary input -internal /g36017/B
add pin constraint /g36017/B C1
add primary input -internal /g36017/S0
add pin constraint /g36017/S0 C1
add primary input -internal /g37157/A
add pin constraint /g37157/A C0
add primary input -internal /g37157/B
add pin constraint /g37157/B C1
add primary input -internal /g37717/A1
add pin constraint /g37717/A1 C0
add primary input -internal /g37717/A0
add pin constraint /g37717/A0 C0
add primary input -internal /g37717/B0
add pin constraint /g37717/B0 C1
add pin constraint /g37717/B1 C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================319=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g37717 [AOI22X1 @ clk_i]:B1(pi:in_slt_430) ===> g37157 [NAND2X1 @ clk_i]:A(n_3920) ===> g36026 [MX2X1 @ clk_i]:A(n_6602) ===> g31159 [MX2X1 @ clk_i]:A(n_6603) ===> u10_mem_reg_b3_b_b10_b[clk_i](n_10233) -- g42479:A

add primary input -internal /g31159/A
add pin constraint /g31159/A C1
add primary input -internal /g31159/B
add pin constraint /g31159/B C0
add primary input -internal /g31159/S0
add pin constraint /g31159/S0 C0
add primary input -internal /g36026/A
add pin constraint /g36026/A C1
add primary input -internal /g36026/B
add pin constraint /g36026/B C0
add primary input -internal /g36026/S0
add pin constraint /g36026/S0 C0
add primary input -internal /g37157/A
add pin constraint /g37157/A C0
add primary input -internal /g37157/B
add pin constraint /g37157/B C1
add primary input -internal /g37717/A1
add pin constraint /g37717/A1 C0
add primary input -internal /g37717/A0
add pin constraint /g37717/A0 C0
add primary input -internal /g37717/B0
add pin constraint /g37717/B0 C1
add pin constraint /g37717/B1 C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================320=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g37717 [AOI22X1 @ clk_i]:B1(pi:in_slt_430) ===> g37157 [NAND2X1 @ clk_i]:A(n_3920) ===> g36097 [MX2X1 @ clk_i]:B(n_6602) ===> g31197 [MX2X1 @ clk_i]:A(n_6477) ===> u10_mem_reg_b1_b_b10_b[clk_i](n_10215) -- g42845:A

add primary input -internal /g31197/A
add pin constraint /g31197/A C1
add primary input -internal /g31197/B
add pin constraint /g31197/B C0
add primary input -internal /g31197/S0
add pin constraint /g31197/S0 C0
add primary input -internal /g36097/A
add pin constraint /g36097/A C0
add primary input -internal /g36097/B
add pin constraint /g36097/B C1
add primary input -internal /g36097/S0
add pin constraint /g36097/S0 C1
add primary input -internal /g37157/A
add pin constraint /g37157/A C0
add primary input -internal /g37157/B
add pin constraint /g37157/B C1
add primary input -internal /g37717/A1
add pin constraint /g37717/A1 C0
add primary input -internal /g37717/A0
add pin constraint /g37717/A0 C0
add primary input -internal /g37717/B0
add pin constraint /g37717/B0 C1
add pin constraint /g37717/B1 C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================321=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g37717 [AOI22X1 @ clk_i]:B1(pi:in_slt_430) ===> g37157 [NAND2X1 @ clk_i]:A(n_3920) ===> g36155 [MX2X1 @ clk_i]:B(n_6602) ===> g31281 [MX2X1 @ clk_i]:A(n_6387) ===> u10_mem_reg_b0_b_b10_b[clk_i](n_10136) -- g42630:A

add primary input -internal /g31281/A
add pin constraint /g31281/A C1
add primary input -internal /g31281/B
add pin constraint /g31281/B C0
add primary input -internal /g31281/S0
add pin constraint /g31281/S0 C0
add primary input -internal /g36155/A
add pin constraint /g36155/A C0
add primary input -internal /g36155/B
add pin constraint /g36155/B C1
add primary input -internal /g36155/S0
add pin constraint /g36155/S0 C1
add primary input -internal /g37157/A
add pin constraint /g37157/A C0
add primary input -internal /g37157/B
add pin constraint /g37157/B C1
add primary input -internal /g37717/A1
add pin constraint /g37717/A1 C0
add primary input -internal /g37717/A0
add pin constraint /g37717/A0 C0
add primary input -internal /g37717/B0
add pin constraint /g37717/B0 C1
add pin constraint /g37717/B1 C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================322=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39118 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37214 [MX2X1 @ clk_i]:B(n_5287) ===> g30954 [OAI21X1 @ clk_i]:A0(n_5378) ===> u10_mem_reg_b2_b_b24_b[clk_i](n_10763) -- g37214:A

add primary input -internal /g30954/A1
add pin constraint /g30954/A1 C0
add primary input -internal /g30954/A0
add pin constraint /g30954/A0 C0
add primary input -internal /g30954/B0
add pin constraint /g30954/B0 C1
add primary input -internal /g37214/A
add pin constraint /g37214/A C1
add primary input -internal /g37214/B
add pin constraint /g37214/B C0
add primary input -internal /g37214/S0
add pin constraint /g37214/S0 C1
add primary input -internal /g39118/A
add pin constraint /g39118/A C1
add pin constraint /g39118/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================323=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39118 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37310 [MX2X1 @ clk_i]:B(n_5287) ===> g31056 [OAI21X1 @ clk_i]:A0(n_5288) ===> u10_mem_reg_b1_b_b24_b[clk_i](n_10670) -- g37310:A

add primary input -internal /g31056/A1
add pin constraint /g31056/A1 C0
add primary input -internal /g31056/A0
add pin constraint /g31056/A0 C0
add primary input -internal /g31056/B0
add pin constraint /g31056/B0 C1
add primary input -internal /g37310/A
add pin constraint /g37310/A C1
add primary input -internal /g37310/B
add pin constraint /g37310/B C0
add primary input -internal /g37310/S0
add pin constraint /g37310/S0 C1
add primary input -internal /g39118/A
add pin constraint /g39118/A C1
add pin constraint /g39118/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================324=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39118 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37503 [NOR2X1 @ clk_i]:A(n_5287) ===> g37247 [AOI21X1 @ clk_i]:B0(n_4661) ===> g31010 [OAI21X1 @ clk_i]:A0(n_5515) ===> u10_mem_reg_b3_b_b24_b[clk_i](n_10690) -- g41844:A

add primary input -internal /g31010/A1
add pin constraint /g31010/A1 C0
add primary input -internal /g31010/A0
add pin constraint /g31010/A0 C0
add primary input -internal /g31010/B0
add pin constraint /g31010/B0 C1
add primary input -internal /g37247/A1
add pin constraint /g37247/A1 C0
add primary input -internal /g37247/A0
add pin constraint /g37247/A0 C0
add primary input -internal /g37247/B0
add pin constraint /g37247/B0 C1
add primary input -internal /g37503/A
add pin constraint /g37503/A C0
add primary input -internal /g37503/B
add pin constraint /g37503/B C1
add primary input -internal /g39118/A
add pin constraint /g39118/A C1
add pin constraint /g39118/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================325=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39118 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g39117 [INVX1 @ clk_i]:A(n_5287) ===> g37566 [NAND2X1 @ clk_i]:B(n_4230) ===> g37403 [OAI21X1 @ clk_i]:B0(n_5231) ===> g31320 [MX2X1 @ clk_i]:A(n_5647) ===> u10_mem_reg_b0_b_b24_b[clk_i](n_10128) -- g37403:A0

add primary input -internal /g31320/A
add pin constraint /g31320/A C1
add primary input -internal /g31320/B
add pin constraint /g31320/B C0
add primary input -internal /g31320/S0
add pin constraint /g31320/S0 C0
add primary input -internal /g37403/A1
add pin constraint /g37403/A1 C1
add primary input -internal /g37403/A0
add pin constraint /g37403/A0 C1
add primary input -internal /g37403/B0
add pin constraint /g37403/B0 C0
add primary input -internal /g37566/A
add pin constraint /g37566/A C1
add primary input -internal /g37566/B
add pin constraint /g37566/B C1
add primary input -internal /g39117/A
add pin constraint /g39117/A C0
add primary input -internal /g39118/A
add pin constraint /g39118/A C1
add pin constraint /g39118/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================326=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39839 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37159 [NAND2X1 @ clk_i]:B(n_2241) ===> g35973 [MX2X1 @ clk_i]:B(n_6596) ===> g31089 [MX2X1 @ clk_i]:A(n_6667) ===> u10_mem_reg_b2_b_b12_b[clk_i](n_10322) -- g41828:A

add primary input -internal /g31089/A
add pin constraint /g31089/A C1
add primary input -internal /g31089/B
add pin constraint /g31089/B C0
add primary input -internal /g31089/S0
add pin constraint /g31089/S0 C0
add primary input -internal /g35973/A
add pin constraint /g35973/A C0
add primary input -internal /g35973/B
add pin constraint /g35973/B C1
add primary input -internal /g35973/S0
add pin constraint /g35973/S0 C1
add primary input -internal /g37159/A
add pin constraint /g37159/A C1
add primary input -internal /g37159/B
add pin constraint /g37159/B C0
add primary input -internal /g39839/A
add pin constraint /g39839/A C1
add pin constraint /g39839/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================327=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39839 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37159 [NAND2X1 @ clk_i]:B(n_2241) ===> g36028 [MX2X1 @ clk_i]:A(n_6596) ===> g31161 [MX2X1 @ clk_i]:A(n_6597) ===> u10_mem_reg_b3_b_b12_b[clk_i](n_10230) -- g42545:A

add primary input -internal /g31161/A
add pin constraint /g31161/A C1
add primary input -internal /g31161/B
add pin constraint /g31161/B C0
add primary input -internal /g31161/S0
add pin constraint /g31161/S0 C0
add primary input -internal /g36028/A
add pin constraint /g36028/A C1
add primary input -internal /g36028/B
add pin constraint /g36028/B C0
add primary input -internal /g36028/S0
add pin constraint /g36028/S0 C0
add primary input -internal /g37159/A
add pin constraint /g37159/A C1
add primary input -internal /g37159/B
add pin constraint /g37159/B C0
add primary input -internal /g39839/A
add pin constraint /g39839/A C1
add pin constraint /g39839/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================328=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39839 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37159 [NAND2X1 @ clk_i]:B(n_2241) ===> g36102 [MX2X1 @ clk_i]:B(n_6596) ===> g31203 [MX2X1 @ clk_i]:A(n_6464) ===> u10_mem_reg_b1_b_b12_b[clk_i](n_10212) -- g42585:A

add primary input -internal /g31203/A
add pin constraint /g31203/A C1
add primary input -internal /g31203/B
add pin constraint /g31203/B C0
add primary input -internal /g31203/S0
add pin constraint /g31203/S0 C0
add primary input -internal /g36102/A
add pin constraint /g36102/A C0
add primary input -internal /g36102/B
add pin constraint /g36102/B C1
add primary input -internal /g36102/S0
add pin constraint /g36102/S0 C1
add primary input -internal /g37159/A
add pin constraint /g37159/A C1
add primary input -internal /g37159/B
add pin constraint /g37159/B C0
add primary input -internal /g39839/A
add pin constraint /g39839/A C1
add pin constraint /g39839/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================329=================
g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] ===> g39839 [NAND2X1 @ clk_i]:B(pi:in_slt_430) ===> g37159 [NAND2X1 @ clk_i]:B(n_2241) ===> g36157 [MX2X1 @ clk_i]:B(n_6596) ===> g31283 [MX2X1 @ clk_i]:A(n_6383) ===> u10_mem_reg_b0_b_b12_b[clk_i](n_10451) -- g42233:A

add primary input -internal /g31283/A
add pin constraint /g31283/A C1
add primary input -internal /g31283/B
add pin constraint /g31283/B C0
add primary input -internal /g31283/S0
add pin constraint /g31283/S0 C0
add primary input -internal /g36157/A
add pin constraint /g36157/A C0
add primary input -internal /g36157/B
add pin constraint /g36157/B C1
add primary input -internal /g36157/S0
add pin constraint /g36157/S0 C1
add primary input -internal /g37159/A
add pin constraint /g37159/A C1
add primary input -internal /g37159/B
add pin constraint /g37159/B C0
add primary input -internal /g39839/A
add pin constraint /g39839/A C1
add pin constraint /g39839/B C1
For sender domain g30133:Y(n_9955) --  u1_slt4_reg_b12_b[bit_clk_pad_i] 1
===================330=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g31368 [MX2X1 @ clk_i]:B(pi:in_slt_429) ===> u10_din_tmp1_reg_b7_b[clk_i](n_9865) -- g31368:A

add primary input -internal /g31368/A
add pin constraint /g31368/A C0
add pin constraint /g31368/B C1
add primary input -internal /g31368/S0
add pin constraint /g31368/S0 C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================331=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39115 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37309 [MX2X1 @ clk_i]:B(n_5282) ===> g31055 [OAI21X1 @ clk_i]:A0(n_5289) ===> u10_mem_reg_b1_b_b23_b[clk_i](n_10671) -- g37309:A

add primary input -internal /g31055/A1
add pin constraint /g31055/A1 C0
add primary input -internal /g31055/A0
add pin constraint /g31055/A0 C0
add primary input -internal /g31055/B0
add pin constraint /g31055/B0 C1
add primary input -internal /g37309/A
add pin constraint /g37309/A C1
add primary input -internal /g37309/B
add pin constraint /g37309/B C0
add primary input -internal /g37309/S0
add pin constraint /g37309/S0 C1
add primary input -internal /g39115/A
add pin constraint /g39115/A C1
add pin constraint /g39115/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================332=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39115 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37312 [MX2X1 @ clk_i]:B(n_5282) ===> g30951 [OAI21X1 @ clk_i]:A0(n_5283) ===> u10_mem_reg_b2_b_b23_b[clk_i](n_10766) -- g37312:A

add primary input -internal /g30951/A1
add pin constraint /g30951/A1 C0
add primary input -internal /g30951/A0
add pin constraint /g30951/A0 C0
add primary input -internal /g30951/B0
add pin constraint /g30951/B0 C1
add primary input -internal /g37312/A
add pin constraint /g37312/A C1
add primary input -internal /g37312/B
add pin constraint /g37312/B C0
add primary input -internal /g37312/S0
add pin constraint /g37312/S0 C1
add primary input -internal /g39115/A
add pin constraint /g39115/A C1
add pin constraint /g39115/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================333=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39115 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37501 [NOR2X1 @ clk_i]:A(n_5282) ===> g37246 [AOI21X1 @ clk_i]:B0(n_4663) ===> g31009 [OAI21X1 @ clk_i]:A0(n_5517) ===> u10_mem_reg_b3_b_b23_b[clk_i](n_10691) -- g41898:A

add primary input -internal /g31009/A1
add pin constraint /g31009/A1 C0
add primary input -internal /g31009/A0
add pin constraint /g31009/A0 C0
add primary input -internal /g31009/B0
add pin constraint /g31009/B0 C1
add primary input -internal /g37246/A1
add pin constraint /g37246/A1 C0
add primary input -internal /g37246/A0
add pin constraint /g37246/A0 C0
add primary input -internal /g37246/B0
add pin constraint /g37246/B0 C1
add primary input -internal /g37501/A
add pin constraint /g37501/A C0
add primary input -internal /g37501/B
add pin constraint /g37501/B C1
add primary input -internal /g39115/A
add pin constraint /g39115/A C1
add pin constraint /g39115/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================334=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39115 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g39114 [INVX1 @ clk_i]:A(n_5282) ===> g37565 [NAND2X1 @ clk_i]:B(n_4231) ===> g37401 [OAI21X1 @ clk_i]:B0(n_5232) ===> g31317 [MX2X1 @ clk_i]:A(n_5649) ===> u10_mem_reg_b0_b_b23_b[clk_i](n_10129) -- g37401:A0

add primary input -internal /g31317/A
add pin constraint /g31317/A C1
add primary input -internal /g31317/B
add pin constraint /g31317/B C0
add primary input -internal /g31317/S0
add pin constraint /g31317/S0 C0
add primary input -internal /g37401/A1
add pin constraint /g37401/A1 C1
add primary input -internal /g37401/A0
add pin constraint /g37401/A0 C1
add primary input -internal /g37401/B0
add pin constraint /g37401/B0 C0
add primary input -internal /g37565/A
add pin constraint /g37565/A C1
add primary input -internal /g37565/B
add pin constraint /g37565/B C1
add primary input -internal /g39114/A
add pin constraint /g39114/A C0
add primary input -internal /g39115/A
add pin constraint /g39115/A C1
add pin constraint /g39115/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================335=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:A1(pi:in_slt_429) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g35969 [MX2X1 @ clk_i]:B(n_6017) ===> g31244 [MX2X1 @ clk_i]:A(n_6038) ===> u10_mem_reg_b1_b_b9_b[clk_i](n_10178) -- g42239:A

add primary input -internal /g31244/A
add pin constraint /g31244/A C1
add primary input -internal /g31244/B
add pin constraint /g31244/B C0
add primary input -internal /g31244/S0
add pin constraint /g31244/S0 C0
add primary input -internal /g35969/A
add pin constraint /g35969/A C0
add primary input -internal /g35969/B
add pin constraint /g35969/B C1
add primary input -internal /g35969/S0
add pin constraint /g35969/S0 C1
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C1
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C1
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C0
add pin constraint /g37729/B1 C0
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================336=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:A1(pi:in_slt_429) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g36025 [MX2X1 @ clk_i]:B(n_6017) ===> g31155 [MX2X1 @ clk_i]:A(n_6019) ===> u10_mem_reg_b2_b_b9_b[clk_i](n_10600) -- g42047:A

add primary input -internal /g31155/A
add pin constraint /g31155/A C1
add primary input -internal /g31155/B
add pin constraint /g31155/B C0
add primary input -internal /g31155/S0
add pin constraint /g31155/S0 C0
add primary input -internal /g36025/A
add pin constraint /g36025/A C0
add primary input -internal /g36025/B
add pin constraint /g36025/B C1
add primary input -internal /g36025/S0
add pin constraint /g36025/S0 C1
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C1
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C1
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C0
add pin constraint /g37729/B1 C0
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================337=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:A1(pi:in_slt_429) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g36046 [MX2X1 @ clk_i]:A(n_6017) ===> g31175 [MX2X1 @ clk_i]:A(n_6001) ===> u10_mem_reg_b3_b_b9_b[clk_i](n_10564) -- g42691:A

add primary input -internal /g31175/A
add pin constraint /g31175/A C1
add primary input -internal /g31175/B
add pin constraint /g31175/B C0
add primary input -internal /g31175/S0
add pin constraint /g31175/S0 C0
add primary input -internal /g36046/A
add pin constraint /g36046/A C1
add primary input -internal /g36046/B
add pin constraint /g36046/B C0
add primary input -internal /g36046/S0
add pin constraint /g36046/S0 C0
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C1
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C1
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C0
add pin constraint /g37729/B1 C0
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================338=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:A1(pi:in_slt_429) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g36153 [MX2X1 @ clk_i]:B(n_6017) ===> g31345 [MX2X1 @ clk_i]:A(n_5963) ===> u10_mem_reg_b0_b_b9_b[clk_i](n_10118) -- g41858:A

add primary input -internal /g31345/A
add pin constraint /g31345/A C1
add primary input -internal /g31345/B
add pin constraint /g31345/B C0
add primary input -internal /g31345/S0
add pin constraint /g31345/S0 C0
add primary input -internal /g36153/A
add pin constraint /g36153/A C0
add primary input -internal /g36153/B
add pin constraint /g36153/B C1
add primary input -internal /g36153/S0
add pin constraint /g36153/S0 C1
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C1
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C1
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C0
add pin constraint /g37729/B1 C0
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================339=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39107 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37158 [NAND2X1 @ clk_i]:B(n_2357) ===> g35972 [MX2X1 @ clk_i]:B(n_6599) ===> g31088 [MX2X1 @ clk_i]:A(n_6669) ===> u10_mem_reg_b2_b_b11_b[clk_i](n_10323) -- g42637:A

add primary input -internal /g31088/A
add pin constraint /g31088/A C1
add primary input -internal /g31088/B
add pin constraint /g31088/B C0
add primary input -internal /g31088/S0
add pin constraint /g31088/S0 C0
add primary input -internal /g35972/A
add pin constraint /g35972/A C0
add primary input -internal /g35972/B
add pin constraint /g35972/B C1
add primary input -internal /g35972/S0
add pin constraint /g35972/S0 C1
add primary input -internal /g37158/A
add pin constraint /g37158/A C1
add primary input -internal /g37158/B
add pin constraint /g37158/B C0
add primary input -internal /g39107/A
add pin constraint /g39107/A C1
add pin constraint /g39107/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================340=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39107 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37158 [NAND2X1 @ clk_i]:B(n_2357) ===> g36027 [MX2X1 @ clk_i]:A(n_6599) ===> g31160 [MX2X1 @ clk_i]:A(n_6600) ===> u10_mem_reg_b3_b_b11_b[clk_i](n_10232) -- g42797:A

add primary input -internal /g31160/A
add pin constraint /g31160/A C1
add primary input -internal /g31160/B
add pin constraint /g31160/B C0
add primary input -internal /g31160/S0
add pin constraint /g31160/S0 C0
add primary input -internal /g36027/A
add pin constraint /g36027/A C1
add primary input -internal /g36027/B
add pin constraint /g36027/B C0
add primary input -internal /g36027/S0
add pin constraint /g36027/S0 C0
add primary input -internal /g37158/A
add pin constraint /g37158/A C1
add primary input -internal /g37158/B
add pin constraint /g37158/B C0
add primary input -internal /g39107/A
add pin constraint /g39107/A C1
add pin constraint /g39107/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================341=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39107 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37158 [NAND2X1 @ clk_i]:B(n_2357) ===> g36100 [MX2X1 @ clk_i]:B(n_6599) ===> g31199 [MX2X1 @ clk_i]:A(n_6469) ===> u10_mem_reg_b1_b_b11_b[clk_i](n_10214) -- g42159:A

add primary input -internal /g31199/A
add pin constraint /g31199/A C1
add primary input -internal /g31199/B
add pin constraint /g31199/B C0
add primary input -internal /g31199/S0
add pin constraint /g31199/S0 C0
add primary input -internal /g36100/A
add pin constraint /g36100/A C0
add primary input -internal /g36100/B
add pin constraint /g36100/B C1
add primary input -internal /g36100/S0
add pin constraint /g36100/S0 C1
add primary input -internal /g37158/A
add pin constraint /g37158/A C1
add primary input -internal /g37158/B
add pin constraint /g37158/B C0
add primary input -internal /g39107/A
add pin constraint /g39107/A C1
add pin constraint /g39107/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================342=================
g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] ===> g39107 [NAND2X1 @ clk_i]:B(pi:in_slt_429) ===> g37158 [NAND2X1 @ clk_i]:B(n_2357) ===> g36156 [MX2X1 @ clk_i]:B(n_6599) ===> g31282 [MX2X1 @ clk_i]:A(n_6385) ===> u10_mem_reg_b0_b_b11_b[clk_i](n_10135) -- g42742:A

add primary input -internal /g31282/A
add pin constraint /g31282/A C1
add primary input -internal /g31282/B
add pin constraint /g31282/B C0
add primary input -internal /g31282/S0
add pin constraint /g31282/S0 C0
add primary input -internal /g36156/A
add pin constraint /g36156/A C0
add primary input -internal /g36156/B
add pin constraint /g36156/B C1
add primary input -internal /g36156/S0
add pin constraint /g36156/S0 C1
add primary input -internal /g37158/A
add pin constraint /g37158/A C1
add primary input -internal /g37158/B
add pin constraint /g37158/B C0
add primary input -internal /g39107/A
add pin constraint /g39107/A C1
add pin constraint /g39107/B C1
For sender domain g30757:Y(n_9761) --  u1_slt4_reg_b11_b[bit_clk_pad_i] 1
===================343=================
g30753:Y(n_9765) --  u1_slt0_reg_b11_b[bit_clk_pad_i] ===> g42353 [INVX1 @ clk_i]:A(pi:in_slt_738) ===> g40245 [AOI21X1 @ clk_i]:A1(n_197) ===> g37548 [NAND2X1 @ clk_i]:A(n_974) ===> g33390 [AOI21X1 @ clk_i]:B0(n_1259) ===> g32764 [OR2X1 @ clk_i]:A(n_8483) ===> u14_u7_en_out_l_reg[clk_i](n_9462) -- g43003:A

add primary input -internal /g32764/A
add pin constraint /g32764/A C1
add primary input -internal /g32764/B
add pin constraint /g32764/B C0
add primary input -internal /g33390/A1
add pin constraint /g33390/A1 C1
add primary input -internal /g33390/A0
add pin constraint /g33390/A0 C0
add primary input -internal /g33390/B0
add pin constraint /g33390/B0 C0
add primary input -internal /g37548/A
add pin constraint /g37548/A C1
add pin constraint /g37548/B C1
add primary input -internal /g40245/A1
add pin constraint /g40245/A1 C0
add primary input -internal /g40245/A0
add pin constraint /g40245/A0 C1
add primary input -internal /g40245/B0
add pin constraint /g40245/B0 C0
add pin constraint /g42353/A C1
For sender domain g30753:Y(n_9765) --  u1_slt0_reg_b11_b[bit_clk_pad_i] 1
===================344=================
g30754:Y(n_9764) --  u1_slt1_reg_b11_b[bit_clk_pad_i] ===> g40095 [AOI21X1 @ clk_i]:A1(pi:in_slt_753) ===> g37539 [NAND2X1 @ clk_i]:A(n_635) ===> g33383 [AOI21X1 @ clk_i]:B0(n_1021) ===> g32757 [OR2X1 @ clk_i]:A(n_9512) ===> u14_u0_en_out_l_reg[clk_i](n_9640) -- g29507:A

add primary input -internal /g32757/A
add pin constraint /g32757/A C1
add primary input -internal /g32757/B
add pin constraint /g32757/B C0
add primary input -internal /g33383/A1
add pin constraint /g33383/A1 C1
add primary input -internal /g33383/A0
add pin constraint /g33383/A0 C0
add primary input -internal /g33383/B0
add pin constraint /g33383/B0 C0
add primary input -internal /g37539/A
add pin constraint /g37539/A C1
add pin constraint /g37539/B C1
add pin constraint /g40095/A1 C0
add primary input -internal /g40095/A0
add pin constraint /g40095/A0 C1
add primary input -internal /g40095/B0
add pin constraint /g40095/B0 C0
For sender domain g30754:Y(n_9764) --  u1_slt1_reg_b11_b[bit_clk_pad_i] 0
===================345=================
g30755:Y(n_9763) --  u1_slt2_reg_b11_b[bit_clk_pad_i] ===> g40422 [MX2X1 @ clk_i]:B(pi:in_slt_837) ===> u15_crac_din_reg_b7_b[clk_i](n_1022) -- g37354:B1

add primary input -internal /g40422/A
add pin constraint /g40422/A C1
add pin constraint /g40422/B C0
add primary input -internal /g40422/S0
add pin constraint /g40422/S0 C1
For sender domain g30755:Y(n_9763) --  u1_slt2_reg_b11_b[bit_clk_pad_i] 0
===================346=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g31364 [MX2X1 @ clk_i]:B(pi:in_slt_407) ===> u9_din_tmp1_reg_b7_b[clk_i](n_9772) -- g31364:A

add primary input -internal /g31364/A
add pin constraint /g31364/A C1
add pin constraint /g31364/B C0
add primary input -internal /g31364/S0
add pin constraint /g31364/S0 C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================347=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:A1(pi:in_slt_407) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g35995 [MX2X1 @ clk_i]:B(n_6906) ===> g31114 [MX2X1 @ clk_i]:A(n_6938) ===> u9_mem_reg_b1_b_b9_b[clk_i](n_10290) -- g42856:A

add primary input -internal /g31114/A
add pin constraint /g31114/A C0
add primary input -internal /g31114/B
add pin constraint /g31114/B C1
add primary input -internal /g31114/S0
add pin constraint /g31114/S0 C0
add primary input -internal /g35995/A
add pin constraint /g35995/A C1
add primary input -internal /g35995/B
add pin constraint /g35995/B C0
add primary input -internal /g35995/S0
add pin constraint /g35995/S0 C1
add primary input -internal /g37150/A
add pin constraint /g37150/A C1
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C1
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C0
add pin constraint /g37674/B1 C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================348=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:A1(pi:in_slt_407) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g36024 [MX2X1 @ clk_i]:A(n_6906) ===> g31157 [MX2X1 @ clk_i]:A(n_6907) ===> u9_mem_reg_b3_b_b9_b[clk_i](n_10236) -- g41862:A

add primary input -internal /g31157/A
add pin constraint /g31157/A C0
add primary input -internal /g31157/B
add pin constraint /g31157/B C1
add primary input -internal /g31157/S0
add pin constraint /g31157/S0 C0
add primary input -internal /g36024/A
add pin constraint /g36024/A C0
add primary input -internal /g36024/B
add pin constraint /g36024/B C1
add primary input -internal /g36024/S0
add pin constraint /g36024/S0 C0
add primary input -internal /g37150/A
add pin constraint /g37150/A C1
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C1
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C0
add pin constraint /g37674/B1 C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================349=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:A1(pi:in_slt_407) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g36048 [MX2X1 @ clk_i]:B(n_6906) ===> g31135 [MX2X1 @ clk_i]:A(n_6894) ===> u9_mem_reg_b2_b_b9_b[clk_i](n_10264) -- g42618:A

add primary input -internal /g31135/A
add pin constraint /g31135/A C0
add primary input -internal /g31135/B
add pin constraint /g31135/B C1
add primary input -internal /g31135/S0
add pin constraint /g31135/S0 C0
add primary input -internal /g36048/A
add pin constraint /g36048/A C1
add primary input -internal /g36048/B
add pin constraint /g36048/B C0
add primary input -internal /g36048/S0
add pin constraint /g36048/S0 C1
add primary input -internal /g37150/A
add pin constraint /g37150/A C1
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C1
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C0
add pin constraint /g37674/B1 C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================350=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:A1(pi:in_slt_407) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g36149 [MX2X1 @ clk_i]:B(n_6906) ===> g31277 [MX2X1 @ clk_i]:A(n_6846) ===> u9_mem_reg_b0_b_b9_b[clk_i](n_10141) -- g41961:A

add primary input -internal /g31277/A
add pin constraint /g31277/A C0
add primary input -internal /g31277/B
add pin constraint /g31277/B C1
add primary input -internal /g31277/S0
add pin constraint /g31277/S0 C0
add primary input -internal /g36149/A
add pin constraint /g36149/A C1
add primary input -internal /g36149/B
add pin constraint /g36149/B C0
add primary input -internal /g36149/S0
add pin constraint /g36149/S0 C1
add primary input -internal /g37150/A
add pin constraint /g37150/A C1
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C1
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C0
add pin constraint /g37674/B1 C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================351=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39165 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37149 [NAND2X1 @ clk_i]:B(n_4220) ===> g35997 [MX2X1 @ clk_i]:B(n_6618) ===> g31117 [MX2X1 @ clk_i]:A(n_6645) ===> u9_mem_reg_b2_b_b11_b[clk_i](n_10287) -- g42246:A

add primary input -internal /g31117/A
add pin constraint /g31117/A C0
add primary input -internal /g31117/B
add pin constraint /g31117/B C1
add primary input -internal /g31117/S0
add pin constraint /g31117/S0 C0
add primary input -internal /g35997/A
add pin constraint /g35997/A C1
add primary input -internal /g35997/B
add pin constraint /g35997/B C0
add primary input -internal /g35997/S0
add pin constraint /g35997/S0 C1
add primary input -internal /g37149/A
add pin constraint /g37149/A C1
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add pin constraint /g39165/A C0
add primary input -internal /g39165/B
add pin constraint /g39165/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================352=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39165 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37149 [NAND2X1 @ clk_i]:B(n_4220) ===> g36012 [MX2X1 @ clk_i]:A(n_6618) ===> g31138 [MX2X1 @ clk_i]:A(n_6619) ===> u9_mem_reg_b3_b_b11_b[clk_i](n_10261) -- g42125:A

add primary input -internal /g31138/A
add pin constraint /g31138/A C0
add primary input -internal /g31138/B
add pin constraint /g31138/B C1
add primary input -internal /g31138/S0
add pin constraint /g31138/S0 C0
add primary input -internal /g36012/A
add pin constraint /g36012/A C0
add primary input -internal /g36012/B
add pin constraint /g36012/B C1
add primary input -internal /g36012/S0
add pin constraint /g36012/S0 C0
add primary input -internal /g37149/A
add pin constraint /g37149/A C1
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add pin constraint /g39165/A C0
add primary input -internal /g39165/B
add pin constraint /g39165/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================353=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39165 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37149 [NAND2X1 @ clk_i]:B(n_4220) ===> g36055 [MX2X1 @ clk_i]:B(n_6618) ===> g31098 [MX2X1 @ clk_i]:A(n_6552) ===> u9_mem_reg_b1_b_b11_b[clk_i](n_10311) -- g42116:A

add primary input -internal /g31098/A
add pin constraint /g31098/A C0
add primary input -internal /g31098/B
add pin constraint /g31098/B C1
add primary input -internal /g31098/S0
add pin constraint /g31098/S0 C0
add primary input -internal /g36055/A
add pin constraint /g36055/A C1
add primary input -internal /g36055/B
add pin constraint /g36055/B C0
add primary input -internal /g36055/S0
add pin constraint /g36055/S0 C1
add primary input -internal /g37149/A
add pin constraint /g37149/A C1
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add pin constraint /g39165/A C0
add primary input -internal /g39165/B
add pin constraint /g39165/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================354=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39165 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37149 [NAND2X1 @ clk_i]:B(n_4220) ===> g36135 [MX2X1 @ clk_i]:B(n_6618) ===> g31249 [MX2X1 @ clk_i]:A(n_6403) ===> u9_mem_reg_b0_b_b11_b[clk_i](n_10173) -- g41892:A

add primary input -internal /g31249/A
add pin constraint /g31249/A C0
add primary input -internal /g31249/B
add pin constraint /g31249/B C1
add primary input -internal /g31249/S0
add pin constraint /g31249/S0 C0
add primary input -internal /g36135/A
add pin constraint /g36135/A C1
add primary input -internal /g36135/B
add pin constraint /g36135/B C0
add primary input -internal /g36135/S0
add pin constraint /g36135/S0 C1
add primary input -internal /g37149/A
add pin constraint /g37149/A C1
add primary input -internal /g37149/B
add pin constraint /g37149/B C1
add pin constraint /g39165/A C0
add primary input -internal /g39165/B
add pin constraint /g39165/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================355=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39074 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37220 [MX2X1 @ clk_i]:B(n_4757) ===> g30965 [OAI21X1 @ clk_i]:A0(n_4789) ===> u9_mem_reg_b1_b_b23_b[clk_i](n_10750) -- g37220:A

add primary input -internal /g30965/A1
add pin constraint /g30965/A1 C0
add primary input -internal /g30965/A0
add pin constraint /g30965/A0 C1
add primary input -internal /g30965/B0
add pin constraint /g30965/B0 C0
add primary input -internal /g37220/A
add pin constraint /g37220/A C0
add primary input -internal /g37220/B
add pin constraint /g37220/B C1
add primary input -internal /g37220/S0
add pin constraint /g37220/S0 C1
add pin constraint /g39074/A C0
add primary input -internal /g39074/B
add pin constraint /g39074/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================356=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39074 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37268 [MX2X1 @ clk_i]:B(n_4757) ===> g30981 [OAI21X1 @ clk_i]:A0(n_4758) ===> u9_mem_reg_b2_b_b23_b[clk_i](n_10725) -- g37268:A

add primary input -internal /g30981/A1
add pin constraint /g30981/A1 C0
add primary input -internal /g30981/A0
add pin constraint /g30981/A0 C1
add primary input -internal /g30981/B0
add pin constraint /g30981/B0 C0
add primary input -internal /g37268/A
add pin constraint /g37268/A C0
add primary input -internal /g37268/B
add pin constraint /g37268/B C1
add primary input -internal /g37268/S0
add pin constraint /g37268/S0 C1
add pin constraint /g39074/A C0
add primary input -internal /g39074/B
add pin constraint /g39074/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================357=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39074 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g37553 [NOR2X1 @ clk_i]:A(n_4757) ===> g37237 [AOI21X1 @ clk_i]:B0(n_3949) ===> g30995 [OAI21X1 @ clk_i]:A0(n_5373) ===> u9_mem_reg_b3_b_b23_b[clk_i](n_10708) -- g42535:A

add primary input -internal /g30995/A1
add pin constraint /g30995/A1 C0
add primary input -internal /g30995/A0
add pin constraint /g30995/A0 C1
add primary input -internal /g30995/B0
add pin constraint /g30995/B0 C0
add primary input -internal /g37237/A1
add pin constraint /g37237/A1 C1
add primary input -internal /g37237/A0
add pin constraint /g37237/A0 C0
add primary input -internal /g37237/B0
add pin constraint /g37237/B0 C0
add primary input -internal /g37553/A
add pin constraint /g37553/A C1
add primary input -internal /g37553/B
add pin constraint /g37553/B C1
add pin constraint /g39074/A C0
add primary input -internal /g39074/B
add pin constraint /g39074/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================358=================
g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] ===> g39074 [NAND2X1 @ clk_i]:A(pi:in_slt_407) ===> g39073 [INVX1 @ clk_i]:A(n_4757) ===> g37487 [NAND2X1 @ clk_i]:B(n_3470) ===> g37382 [OAI21X1 @ clk_i]:B0(n_4672) ===> g31260 [MX2X1 @ clk_i]:A(n_5483) ===> u9_mem_reg_b0_b_b23_b[clk_i](n_10160) -- g37382:A0

add primary input -internal /g31260/A
add pin constraint /g31260/A C0
add primary input -internal /g31260/B
add pin constraint /g31260/B C1
add primary input -internal /g31260/S0
add pin constraint /g31260/S0 C0
add primary input -internal /g37382/A1
add pin constraint /g37382/A1 C1
add primary input -internal /g37382/A0
add pin constraint /g37382/A0 C0
add primary input -internal /g37382/B0
add pin constraint /g37382/B0 C1
add primary input -internal /g37487/A
add pin constraint /g37487/A C1
add primary input -internal /g37487/B
add pin constraint /g37487/B C0
add primary input -internal /g39073/A
add pin constraint /g39073/A C1
add pin constraint /g39074/A C0
add primary input -internal /g39074/B
add pin constraint /g39074/B C1
For sender domain g30756:Y(n_9762) --  u1_slt3_reg_b11_b[bit_clk_pad_i] 0
===================359=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g31384 [MX2X1 @ clk_i]:B(pi:in_slt_451) ===> u11_din_tmp1_reg_b7_b[clk_i](n_10098) -- g31384:A

add primary input -internal /g31384/A
add pin constraint /g31384/A C1
add pin constraint /g31384/B C0
add primary input -internal /g31384/S0
add pin constraint /g31384/S0 C1
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================360=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:A1(pi:in_slt_451) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g35970 [MX2X1 @ clk_i]:A(n_5983) ===> g31086 [MX2X1 @ clk_i]:A(n_6036) ===> u11_mem_reg_b3_b_b9_b[clk_i](n_10654) -- g42349:A

add primary input -internal /g31086/A
add pin constraint /g31086/A C0
add primary input -internal /g31086/B
add pin constraint /g31086/B C1
add primary input -internal /g31086/S0
add pin constraint /g31086/S0 C0
add primary input -internal /g35970/A
add pin constraint /g35970/A C0
add primary input -internal /g35970/B
add pin constraint /g35970/B C1
add primary input -internal /g35970/S0
add pin constraint /g35970/S0 C0
add primary input -internal /g37183/A
add pin constraint /g37183/A C1
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C1
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C0
add pin constraint /g37921/B1 C1
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================361=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:A1(pi:in_slt_451) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g36093 [MX2X1 @ clk_i]:B(n_5983) ===> g31194 [MX2X1 @ clk_i]:A(n_5985) ===> u11_mem_reg_b1_b_b9_b[clk_i](n_10543) -- g42019:A

add primary input -internal /g31194/A
add pin constraint /g31194/A C0
add primary input -internal /g31194/B
add pin constraint /g31194/B C1
add primary input -internal /g31194/S0
add pin constraint /g31194/S0 C0
add primary input -internal /g36093/A
add pin constraint /g36093/A C1
add primary input -internal /g36093/B
add pin constraint /g36093/B C0
add primary input -internal /g36093/S0
add pin constraint /g36093/S0 C1
add primary input -internal /g37183/A
add pin constraint /g37183/A C1
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C1
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C0
add pin constraint /g37921/B1 C1
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================362=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:A1(pi:in_slt_451) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g36120 [MX2X1 @ clk_i]:B(n_5983) ===> g31221 [MX2X1 @ clk_i]:A(n_5970) ===> u11_mem_reg_b2_b_b9_b[clk_i](n_10476) -- g42847:A

add primary input -internal /g31221/A
add pin constraint /g31221/A C0
add primary input -internal /g31221/B
add pin constraint /g31221/B C1
add primary input -internal /g31221/S0
add pin constraint /g31221/S0 C0
add primary input -internal /g36120/A
add pin constraint /g36120/A C1
add primary input -internal /g36120/B
add pin constraint /g36120/B C0
add primary input -internal /g36120/S0
add pin constraint /g36120/S0 C1
add primary input -internal /g37183/A
add pin constraint /g37183/A C1
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C1
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C0
add pin constraint /g37921/B1 C1
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================363=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:A1(pi:in_slt_451) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g36179 [MX2X1 @ clk_i]:B(n_5983) ===> g31335 [MX2X1 @ clk_i]:A(n_5948) ===> u11_mem_reg_b0_b_b9_b[clk_i](n_10413) -- g41960:A

add primary input -internal /g31335/A
add pin constraint /g31335/A C0
add primary input -internal /g31335/B
add pin constraint /g31335/B C1
add primary input -internal /g31335/S0
add pin constraint /g31335/S0 C0
add primary input -internal /g36179/A
add pin constraint /g36179/A C1
add primary input -internal /g36179/B
add pin constraint /g36179/B C0
add primary input -internal /g36179/S0
add pin constraint /g36179/S0 C1
add primary input -internal /g37183/A
add pin constraint /g37183/A C1
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C1
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C0
add pin constraint /g37921/B1 C1
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================364=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39047 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37286 [MX2X1 @ clk_i]:B(n_5313) ===> g31027 [OAI21X1 @ clk_i]:A0(n_5329) ===> u11_mem_reg_b1_b_b23_b[clk_i](n_10892) -- g37286:A

add primary input -internal /g31027/A1
add pin constraint /g31027/A1 C0
add primary input -internal /g31027/A0
add pin constraint /g31027/A0 C1
add primary input -internal /g31027/B0
add pin constraint /g31027/B0 C0
add primary input -internal /g37286/A
add pin constraint /g37286/A C0
add primary input -internal /g37286/B
add pin constraint /g37286/B C1
add primary input -internal /g37286/S0
add pin constraint /g37286/S0 C1
add primary input -internal /g39047/A
add pin constraint /g39047/A C1
add pin constraint /g39047/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================365=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39047 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37296 [MX2X1 @ clk_i]:B(n_5313) ===> g31041 [OAI21X1 @ clk_i]:A0(n_5314) ===> u11_mem_reg_b2_b_b23_b[clk_i](n_10870) -- g37296:A

add primary input -internal /g31041/A1
add pin constraint /g31041/A1 C0
add primary input -internal /g31041/A0
add pin constraint /g31041/A0 C1
add primary input -internal /g31041/B0
add pin constraint /g31041/B0 C0
add primary input -internal /g37296/A
add pin constraint /g37296/A C0
add primary input -internal /g37296/B
add pin constraint /g37296/B C1
add primary input -internal /g37296/S0
add pin constraint /g37296/S0 C1
add primary input -internal /g39047/A
add pin constraint /g39047/A C1
add pin constraint /g39047/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================366=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39047 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37531 [NOR2X1 @ clk_i]:A(n_5313) ===> g37266 [AOI21X1 @ clk_i]:B0(n_4651) ===> g31069 [OAI21X1 @ clk_i]:A0(n_5491) ===> u11_mem_reg_b3_b_b23_b[clk_i](n_10853) -- g43102:A

add primary input -internal /g31069/A1
add pin constraint /g31069/A1 C0
add primary input -internal /g31069/A0
add pin constraint /g31069/A0 C1
add primary input -internal /g31069/B0
add pin constraint /g31069/B0 C0
add primary input -internal /g37266/A1
add pin constraint /g37266/A1 C1
add primary input -internal /g37266/A0
add pin constraint /g37266/A0 C0
add primary input -internal /g37266/B0
add pin constraint /g37266/B0 C0
add primary input -internal /g37531/A
add pin constraint /g37531/A C1
add primary input -internal /g37531/B
add pin constraint /g37531/B C1
add primary input -internal /g39047/A
add pin constraint /g39047/A C1
add pin constraint /g39047/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================367=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39047 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g39046 [INVX1 @ clk_i]:A(n_5313) ===> g37555 [NAND2X1 @ clk_i]:B(n_4237) ===> g37397 [OAI21X1 @ clk_i]:B0(n_5241) ===> g31306 [MX2X1 @ clk_i]:A(n_5653) ===> u11_mem_reg_b0_b_b23_b[clk_i](n_10441) -- g37397:A0

add primary input -internal /g31306/A
add pin constraint /g31306/A C0
add primary input -internal /g31306/B
add pin constraint /g31306/B C1
add primary input -internal /g31306/S0
add pin constraint /g31306/S0 C0
add primary input -internal /g37397/A1
add pin constraint /g37397/A1 C1
add primary input -internal /g37397/A0
add pin constraint /g37397/A0 C0
add primary input -internal /g37397/B0
add pin constraint /g37397/B0 C1
add primary input -internal /g37555/A
add pin constraint /g37555/A C1
add primary input -internal /g37555/B
add pin constraint /g37555/B C0
add primary input -internal /g39046/A
add pin constraint /g39046/A C1
add primary input -internal /g39047/A
add pin constraint /g39047/A C1
add pin constraint /g39047/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================368=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39585 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37153 [NAND2X1 @ clk_i]:B(n_2279) ===> g36075 [MX2X1 @ clk_i]:B(n_6473) ===> g31178 [MX2X1 @ clk_i]:A(n_6518) ===> u11_mem_reg_b1_b_b11_b[clk_i](n_10561) -- g42574:A

add primary input -internal /g31178/A
add pin constraint /g31178/A C0
add primary input -internal /g31178/B
add pin constraint /g31178/B C1
add primary input -internal /g31178/S0
add pin constraint /g31178/S0 C0
add primary input -internal /g36075/A
add pin constraint /g36075/A C1
add primary input -internal /g36075/B
add pin constraint /g36075/B C0
add primary input -internal /g36075/S0
add pin constraint /g36075/S0 C1
add primary input -internal /g37153/A
add pin constraint /g37153/A C1
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g39585/A
add pin constraint /g39585/A C1
add pin constraint /g39585/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================369=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39585 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37153 [NAND2X1 @ clk_i]:B(n_2279) ===> g36098 [MX2X1 @ clk_i]:B(n_6473) ===> g31198 [MX2X1 @ clk_i]:A(n_6474) ===> u11_mem_reg_b2_b_b11_b[clk_i](n_10539) -- g39427:A

add primary input -internal /g31198/A
add pin constraint /g31198/A C0
add primary input -internal /g31198/B
add pin constraint /g31198/B C1
add primary input -internal /g31198/S0
add pin constraint /g31198/S0 C0
add primary input -internal /g36098/A
add pin constraint /g36098/A C1
add primary input -internal /g36098/B
add pin constraint /g36098/B C0
add primary input -internal /g36098/S0
add pin constraint /g36098/S0 C1
add primary input -internal /g37153/A
add pin constraint /g37153/A C1
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g39585/A
add pin constraint /g39585/A C1
add pin constraint /g39585/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================370=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39585 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37153 [NAND2X1 @ clk_i]:B(n_2279) ===> g36122 [MX2X1 @ clk_i]:A(n_6473) ===> g31224 [MX2X1 @ clk_i]:A(n_6427) ===> u11_mem_reg_b3_b_b11_b[clk_i](n_10462) -- g42567:A

add primary input -internal /g31224/A
add pin constraint /g31224/A C0
add primary input -internal /g31224/B
add pin constraint /g31224/B C1
add primary input -internal /g31224/S0
add pin constraint /g31224/S0 C0
add primary input -internal /g36122/A
add pin constraint /g36122/A C0
add primary input -internal /g36122/B
add pin constraint /g36122/B C1
add primary input -internal /g36122/S0
add pin constraint /g36122/S0 C0
add primary input -internal /g37153/A
add pin constraint /g37153/A C1
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g39585/A
add pin constraint /g39585/A C1
add pin constraint /g39585/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================371=================
g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] ===> g39585 [NAND2X1 @ clk_i]:B(pi:in_slt_451) ===> g37153 [NAND2X1 @ clk_i]:B(n_2279) ===> g36162 [MX2X1 @ clk_i]:B(n_6473) ===> g31288 [MX2X1 @ clk_i]:A(n_6371) ===> u11_mem_reg_b0_b_b11_b[clk_i](n_10818) -- g42411:A

add primary input -internal /g31288/A
add pin constraint /g31288/A C0
add primary input -internal /g31288/B
add pin constraint /g31288/B C1
add primary input -internal /g31288/S0
add pin constraint /g31288/S0 C0
add primary input -internal /g36162/A
add pin constraint /g36162/A C1
add primary input -internal /g36162/B
add pin constraint /g36162/B C0
add primary input -internal /g36162/S0
add pin constraint /g36162/S0 C1
add primary input -internal /g37153/A
add pin constraint /g37153/A C1
add primary input -internal /g37153/B
add pin constraint /g37153/B C1
add primary input -internal /g39585/A
add pin constraint /g39585/A C1
add pin constraint /g39585/B C0
For sender domain g30758:Y(n_9760) --  u1_slt6_reg_b11_b[bit_clk_pad_i] 0
===================372=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g31383 [MX2X1 @ clk_i]:B(pi:in_slt_450) ===> u11_din_tmp1_reg_b6_b[clk_i](n_10099) -- g31383:A

add primary input -internal /g31383/A
add pin constraint /g31383/A C1
add pin constraint /g31383/B C0
add primary input -internal /g31383/S0
add pin constraint /g31383/S0 C1
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================373=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g37919 [AOI22X1 @ clk_i]:B1(pi:in_slt_450) ===> g37182 [NAND2X1 @ clk_i]:A(n_4561) ===> g35991 [MX2X1 @ clk_i]:A(n_6483) ===> g31084 [MX2X1 @ clk_i]:A(n_6651) ===> u11_mem_reg_b3_b_b8_b[clk_i](n_10655) -- g42636:A

add primary input -internal /g31084/A
add pin constraint /g31084/A C0
add primary input -internal /g31084/B
add pin constraint /g31084/B C1
add primary input -internal /g31084/S0
add pin constraint /g31084/S0 C0
add primary input -internal /g35991/A
add pin constraint /g35991/A C0
add primary input -internal /g35991/B
add pin constraint /g35991/B C1
add primary input -internal /g35991/S0
add pin constraint /g35991/S0 C0
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C1
add primary input -internal /g37919/A1
add pin constraint /g37919/A1 C1
add primary input -internal /g37919/A0
add pin constraint /g37919/A0 C0
add primary input -internal /g37919/B0
add pin constraint /g37919/B0 C1
add pin constraint /g37919/B1 C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================374=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g37919 [AOI22X1 @ clk_i]:B1(pi:in_slt_450) ===> g37182 [NAND2X1 @ clk_i]:A(n_4561) ===> g36092 [MX2X1 @ clk_i]:B(n_6483) ===> g31192 [MX2X1 @ clk_i]:A(n_6485) ===> u11_mem_reg_b1_b_b8_b[clk_i](n_10545) -- g42485:A

add primary input -internal /g31192/A
add pin constraint /g31192/A C0
add primary input -internal /g31192/B
add pin constraint /g31192/B C1
add primary input -internal /g31192/S0
add pin constraint /g31192/S0 C0
add primary input -internal /g36092/A
add pin constraint /g36092/A C1
add primary input -internal /g36092/B
add pin constraint /g36092/B C0
add primary input -internal /g36092/S0
add pin constraint /g36092/S0 C1
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C1
add primary input -internal /g37919/A1
add pin constraint /g37919/A1 C1
add primary input -internal /g37919/A0
add pin constraint /g37919/A0 C0
add primary input -internal /g37919/B0
add pin constraint /g37919/B0 C1
add pin constraint /g37919/B1 C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================375=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g37919 [AOI22X1 @ clk_i]:B1(pi:in_slt_450) ===> g37182 [NAND2X1 @ clk_i]:A(n_4561) ===> g36119 [MX2X1 @ clk_i]:B(n_6483) ===> g31220 [MX2X1 @ clk_i]:A(n_6432) ===> u11_mem_reg_b2_b_b8_b[clk_i](n_10837) -- g42139:A

add primary input -internal /g31220/A
add pin constraint /g31220/A C0
add primary input -internal /g31220/B
add pin constraint /g31220/B C1
add primary input -internal /g31220/S0
add pin constraint /g31220/S0 C0
add primary input -internal /g36119/A
add pin constraint /g36119/A C1
add primary input -internal /g36119/B
add pin constraint /g36119/B C0
add primary input -internal /g36119/S0
add pin constraint /g36119/S0 C1
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C1
add primary input -internal /g37919/A1
add pin constraint /g37919/A1 C1
add primary input -internal /g37919/A0
add pin constraint /g37919/A0 C0
add primary input -internal /g37919/B0
add pin constraint /g37919/B0 C1
add pin constraint /g37919/B1 C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================376=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g37919 [AOI22X1 @ clk_i]:B1(pi:in_slt_450) ===> g37182 [NAND2X1 @ clk_i]:A(n_4561) ===> g36178 [MX2X1 @ clk_i]:B(n_6483) ===> g31333 [MX2X1 @ clk_i]:A(n_6345) ===> u11_mem_reg_b0_b_b8_b[clk_i](n_10416) -- g42474:A

add primary input -internal /g31333/A
add pin constraint /g31333/A C0
add primary input -internal /g31333/B
add pin constraint /g31333/B C1
add primary input -internal /g31333/S0
add pin constraint /g31333/S0 C0
add primary input -internal /g36178/A
add pin constraint /g36178/A C1
add primary input -internal /g36178/B
add pin constraint /g36178/B C0
add primary input -internal /g36178/S0
add pin constraint /g36178/S0 C1
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C1
add primary input -internal /g37919/A1
add pin constraint /g37919/A1 C1
add primary input -internal /g37919/A0
add pin constraint /g37919/A0 C0
add primary input -internal /g37919/B0
add pin constraint /g37919/B0 C1
add pin constraint /g37919/B1 C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================377=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39087 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37284 [MX2X1 @ clk_i]:B(n_5315) ===> g31026 [OAI21X1 @ clk_i]:A0(n_5332) ===> u11_mem_reg_b1_b_b22_b[clk_i](n_10893) -- g37284:A

add primary input -internal /g31026/A1
add pin constraint /g31026/A1 C0
add primary input -internal /g31026/A0
add pin constraint /g31026/A0 C1
add primary input -internal /g31026/B0
add pin constraint /g31026/B0 C0
add primary input -internal /g37284/A
add pin constraint /g37284/A C0
add primary input -internal /g37284/B
add pin constraint /g37284/B C1
add primary input -internal /g37284/S0
add pin constraint /g37284/S0 C1
add primary input -internal /g39087/A
add pin constraint /g39087/A C1
add pin constraint /g39087/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================378=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39087 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37295 [MX2X1 @ clk_i]:B(n_5315) ===> g31040 [OAI21X1 @ clk_i]:A0(n_5316) ===> u11_mem_reg_b2_b_b22_b[clk_i](n_10872) -- g37295:A

add primary input -internal /g31040/A1
add pin constraint /g31040/A1 C0
add primary input -internal /g31040/A0
add pin constraint /g31040/A0 C1
add primary input -internal /g31040/B0
add pin constraint /g31040/B0 C0
add primary input -internal /g37295/A
add pin constraint /g37295/A C0
add primary input -internal /g37295/B
add pin constraint /g37295/B C1
add primary input -internal /g37295/S0
add pin constraint /g37295/S0 C1
add primary input -internal /g39087/A
add pin constraint /g39087/A C1
add pin constraint /g39087/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================379=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39087 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37515 [NOR2X1 @ clk_i]:A(n_5315) ===> g37275 [AOI21X1 @ clk_i]:B0(n_4654) ===> g31067 [OAI21X1 @ clk_i]:A0(n_5489) ===> u11_mem_reg_b3_b_b22_b[clk_i](n_10854) -- g42542:A

add primary input -internal /g31067/A1
add pin constraint /g31067/A1 C0
add primary input -internal /g31067/A0
add pin constraint /g31067/A0 C1
add primary input -internal /g31067/B0
add pin constraint /g31067/B0 C0
add primary input -internal /g37275/A1
add pin constraint /g37275/A1 C1
add primary input -internal /g37275/A0
add pin constraint /g37275/A0 C0
add primary input -internal /g37275/B0
add pin constraint /g37275/B0 C0
add primary input -internal /g37515/A
add pin constraint /g37515/A C1
add primary input -internal /g37515/B
add pin constraint /g37515/B C1
add primary input -internal /g39087/A
add pin constraint /g39087/A C1
add pin constraint /g39087/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================380=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39087 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g39086 [INVX1 @ clk_i]:A(n_5315) ===> g37483 [NAND2X1 @ clk_i]:B(n_4232) ===> g37396 [OAI21X1 @ clk_i]:B0(n_5246) ===> g31305 [MX2X1 @ clk_i]:A(n_5655) ===> u11_mem_reg_b0_b_b22_b[clk_i](n_10443) -- g37396:A0

add primary input -internal /g31305/A
add pin constraint /g31305/A C0
add primary input -internal /g31305/B
add pin constraint /g31305/B C1
add primary input -internal /g31305/S0
add pin constraint /g31305/S0 C0
add primary input -internal /g37396/A1
add pin constraint /g37396/A1 C1
add primary input -internal /g37396/A0
add pin constraint /g37396/A0 C0
add primary input -internal /g37396/B0
add pin constraint /g37396/B0 C1
add primary input -internal /g37483/A
add pin constraint /g37483/A C1
add primary input -internal /g37483/B
add pin constraint /g37483/B C0
add primary input -internal /g39086/A
add pin constraint /g39086/A C1
add primary input -internal /g39087/A
add pin constraint /g39087/A C1
add pin constraint /g39087/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================381=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39660 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37164 [NAND2X1 @ clk_i]:B(n_2269) ===> g36074 [MX2X1 @ clk_i]:B(n_6478) ===> g31177 [MX2X1 @ clk_i]:A(n_6520) ===> u11_mem_reg_b1_b_b10_b[clk_i](n_10562) -- g43023:A

add primary input -internal /g31177/A
add pin constraint /g31177/A C0
add primary input -internal /g31177/B
add pin constraint /g31177/B C1
add primary input -internal /g31177/S0
add pin constraint /g31177/S0 C0
add primary input -internal /g36074/A
add pin constraint /g36074/A C1
add primary input -internal /g36074/B
add pin constraint /g36074/B C0
add primary input -internal /g36074/S0
add pin constraint /g36074/S0 C1
add primary input -internal /g37164/A
add pin constraint /g37164/A C1
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g39660/A
add pin constraint /g39660/A C1
add pin constraint /g39660/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================382=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39660 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37164 [NAND2X1 @ clk_i]:B(n_2269) ===> g36096 [MX2X1 @ clk_i]:B(n_6478) ===> g31196 [MX2X1 @ clk_i]:A(n_6480) ===> u11_mem_reg_b2_b_b10_b[clk_i](n_10540) -- g41809:A

add primary input -internal /g31196/A
add pin constraint /g31196/A C0
add primary input -internal /g31196/B
add pin constraint /g31196/B C1
add primary input -internal /g31196/S0
add pin constraint /g31196/S0 C0
add primary input -internal /g36096/A
add pin constraint /g36096/A C1
add primary input -internal /g36096/B
add pin constraint /g36096/B C0
add primary input -internal /g36096/S0
add pin constraint /g36096/S0 C1
add primary input -internal /g37164/A
add pin constraint /g37164/A C1
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g39660/A
add pin constraint /g39660/A C1
add pin constraint /g39660/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================383=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39660 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37164 [NAND2X1 @ clk_i]:B(n_2269) ===> g36121 [MX2X1 @ clk_i]:A(n_6478) ===> g31223 [MX2X1 @ clk_i]:A(n_6429) ===> u11_mem_reg_b3_b_b10_b[clk_i](n_10466) -- g42140:A

add primary input -internal /g31223/A
add pin constraint /g31223/A C0
add primary input -internal /g31223/B
add pin constraint /g31223/B C1
add primary input -internal /g31223/S0
add pin constraint /g31223/S0 C0
add primary input -internal /g36121/A
add pin constraint /g36121/A C0
add primary input -internal /g36121/B
add pin constraint /g36121/B C1
add primary input -internal /g36121/S0
add pin constraint /g36121/S0 C0
add primary input -internal /g37164/A
add pin constraint /g37164/A C1
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g39660/A
add pin constraint /g39660/A C1
add pin constraint /g39660/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================384=================
g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] ===> g39660 [NAND2X1 @ clk_i]:B(pi:in_slt_450) ===> g37164 [NAND2X1 @ clk_i]:B(n_2269) ===> g36161 [MX2X1 @ clk_i]:B(n_6478) ===> g31287 [MX2X1 @ clk_i]:A(n_6373) ===> u11_mem_reg_b0_b_b10_b[clk_i](n_10819) -- g42516:A

add primary input -internal /g31287/A
add pin constraint /g31287/A C0
add primary input -internal /g31287/B
add pin constraint /g31287/B C1
add primary input -internal /g31287/S0
add pin constraint /g31287/S0 C0
add primary input -internal /g36161/A
add pin constraint /g36161/A C1
add primary input -internal /g36161/B
add pin constraint /g36161/B C0
add primary input -internal /g36161/S0
add pin constraint /g36161/S0 C1
add primary input -internal /g37164/A
add pin constraint /g37164/A C1
add primary input -internal /g37164/B
add pin constraint /g37164/B C1
add primary input -internal /g39660/A
add pin constraint /g39660/A C1
add pin constraint /g39660/B C0
For sender domain g31318:Y(n_9618) --  u1_slt6_reg_b10_b[bit_clk_pad_i] 0
===================385=================
g31298:Y(n_9628) --  u1_slt2_reg_b10_b[bit_clk_pad_i] ===> g40423 [MX2X1 @ clk_i]:B(pi:in_slt_836) ===> u15_crac_din_reg_b6_b[clk_i](n_1196) -- g37352:B1

add primary input -internal /g40423/A
add pin constraint /g40423/A C1
add pin constraint /g40423/B C0
add primary input -internal /g40423/S0
add pin constraint /g40423/S0 C1
For sender domain g31298:Y(n_9628) --  u1_slt2_reg_b10_b[bit_clk_pad_i] 0
===================386=================
g31294:Y(n_9630) --  u1_slt1_reg_b10_b[bit_clk_pad_i] ===> g40014 [AOI21X1 @ clk_i]:A1(pi:in_slt_752) ===> g37540 [NAND2X1 @ clk_i]:A(n_620) ===> g33384 [AOI21X1 @ clk_i]:B0(n_1010) ===> g32758 [OR2X1 @ clk_i]:A(n_9511) ===> u14_u1_en_out_l_reg[clk_i](n_9639) -- g29509:A

add primary input -internal /g32758/A
add pin constraint /g32758/A C0
add primary input -internal /g32758/B
add pin constraint /g32758/B C0
add primary input -internal /g33384/A1
add pin constraint /g33384/A1 C0
add primary input -internal /g33384/A0
add pin constraint /g33384/A0 C0
add primary input -internal /g33384/B0
add pin constraint /g33384/B0 C1
add primary input -internal /g37540/A
add pin constraint /g37540/A C0
add pin constraint /g37540/B C1
add pin constraint /g40014/A1 C1
add primary input -internal /g40014/A0
add pin constraint /g40014/A0 C1
add primary input -internal /g40014/B0
add pin constraint /g40014/B0 C0
For sender domain g31294:Y(n_9630) --  u1_slt1_reg_b10_b[bit_clk_pad_i] 1
===================387=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g31367 [MX2X1 @ clk_i]:B(pi:in_slt_428) ===> u10_din_tmp1_reg_b6_b[clk_i](n_9867) -- g31367:A

add primary input -internal /g31367/A
add pin constraint /g31367/A C0
add pin constraint /g31367/B C1
add primary input -internal /g31367/S0
add pin constraint /g31367/S0 C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================388=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39514 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37213 [MX2X1 @ clk_i]:B(n_5290) ===> g30950 [OAI21X1 @ clk_i]:A0(n_5379) ===> u10_mem_reg_b2_b_b22_b[clk_i](n_10768) -- g37213:A

add primary input -internal /g30950/A1
add pin constraint /g30950/A1 C0
add primary input -internal /g30950/A0
add pin constraint /g30950/A0 C0
add primary input -internal /g30950/B0
add pin constraint /g30950/B0 C1
add primary input -internal /g37213/A
add pin constraint /g37213/A C1
add primary input -internal /g37213/B
add pin constraint /g37213/B C0
add primary input -internal /g37213/S0
add pin constraint /g37213/S0 C1
add primary input -internal /g39514/A
add pin constraint /g39514/A C1
add pin constraint /g39514/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================389=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39514 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37308 [MX2X1 @ clk_i]:B(n_5290) ===> g31054 [OAI21X1 @ clk_i]:A0(n_5291) ===> u10_mem_reg_b1_b_b22_b[clk_i](n_10672) -- g37308:A

add primary input -internal /g31054/A1
add pin constraint /g31054/A1 C0
add primary input -internal /g31054/A0
add pin constraint /g31054/A0 C0
add primary input -internal /g31054/B0
add pin constraint /g31054/B0 C1
add primary input -internal /g37308/A
add pin constraint /g37308/A C1
add primary input -internal /g37308/B
add pin constraint /g37308/B C0
add primary input -internal /g37308/S0
add pin constraint /g37308/S0 C1
add primary input -internal /g39514/A
add pin constraint /g39514/A C1
add pin constraint /g39514/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================390=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39514 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37500 [NOR2X1 @ clk_i]:A(n_5290) ===> g37245 [AOI21X1 @ clk_i]:B0(n_4664) ===> g31008 [OAI21X1 @ clk_i]:A0(n_5519) ===> u10_mem_reg_b3_b_b22_b[clk_i](n_10693) -- g43055:A

add primary input -internal /g31008/A1
add pin constraint /g31008/A1 C0
add primary input -internal /g31008/A0
add pin constraint /g31008/A0 C0
add primary input -internal /g31008/B0
add pin constraint /g31008/B0 C1
add primary input -internal /g37245/A1
add pin constraint /g37245/A1 C0
add primary input -internal /g37245/A0
add pin constraint /g37245/A0 C0
add primary input -internal /g37245/B0
add pin constraint /g37245/B0 C1
add primary input -internal /g37500/A
add pin constraint /g37500/A C0
add primary input -internal /g37500/B
add pin constraint /g37500/B C1
add primary input -internal /g39514/A
add pin constraint /g39514/A C1
add pin constraint /g39514/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================391=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39514 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g39513 [INVX1 @ clk_i]:A(n_5290) ===> g37562 [NAND2X1 @ clk_i]:B(n_4178) ===> g37391 [OAI21X1 @ clk_i]:B0(n_5235) ===> g31314 [MX2X1 @ clk_i]:A(n_5662) ===> u10_mem_reg_b0_b_b22_b[clk_i](n_10435) -- g37391:A0

add primary input -internal /g31314/A
add pin constraint /g31314/A C1
add primary input -internal /g31314/B
add pin constraint /g31314/B C0
add primary input -internal /g31314/S0
add pin constraint /g31314/S0 C0
add primary input -internal /g37391/A1
add pin constraint /g37391/A1 C1
add primary input -internal /g37391/A0
add pin constraint /g37391/A0 C1
add primary input -internal /g37391/B0
add pin constraint /g37391/B0 C0
add primary input -internal /g37562/A
add pin constraint /g37562/A C1
add primary input -internal /g37562/B
add pin constraint /g37562/B C1
add primary input -internal /g39513/A
add pin constraint /g39513/A C0
add primary input -internal /g39514/A
add pin constraint /g39514/A C1
add pin constraint /g39514/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================392=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g37775 [AOI22X1 @ clk_i]:B1(pi:in_slt_428) ===> g37191 [NAND2X1 @ clk_i]:A(n_2533) ===> g36021 [MX2X1 @ clk_i]:B(n_6003) ===> g31150 [MX2X1 @ clk_i]:A(n_6022) ===> u10_mem_reg_b2_b_b8_b[clk_i](n_10244) -- g42682:A

add primary input -internal /g31150/A
add pin constraint /g31150/A C1
add primary input -internal /g31150/B
add pin constraint /g31150/B C0
add primary input -internal /g31150/S0
add pin constraint /g31150/S0 C0
add primary input -internal /g36021/A
add pin constraint /g36021/A C0
add primary input -internal /g36021/B
add pin constraint /g36021/B C1
add primary input -internal /g36021/S0
add pin constraint /g36021/S0 C1
add primary input -internal /g37191/A
add pin constraint /g37191/A C0
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g37775/A1
add pin constraint /g37775/A1 C0
add primary input -internal /g37775/A0
add pin constraint /g37775/A0 C0
add primary input -internal /g37775/B0
add pin constraint /g37775/B0 C1
add pin constraint /g37775/B1 C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================393=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g37775 [AOI22X1 @ clk_i]:B1(pi:in_slt_428) ===> g37191 [NAND2X1 @ clk_i]:A(n_2533) ===> g36045 [MX2X1 @ clk_i]:A(n_6003) ===> g31174 [MX2X1 @ clk_i]:A(n_6004) ===> u10_mem_reg_b3_b_b8_b[clk_i](n_10216) -- g42354:A

add primary input -internal /g31174/A
add pin constraint /g31174/A C1
add primary input -internal /g31174/B
add pin constraint /g31174/B C0
add primary input -internal /g31174/S0
add pin constraint /g31174/S0 C0
add primary input -internal /g36045/A
add pin constraint /g36045/A C1
add primary input -internal /g36045/B
add pin constraint /g36045/B C0
add primary input -internal /g36045/S0
add pin constraint /g36045/S0 C0
add primary input -internal /g37191/A
add pin constraint /g37191/A C0
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g37775/A1
add pin constraint /g37775/A1 C0
add primary input -internal /g37775/A0
add pin constraint /g37775/A0 C0
add primary input -internal /g37775/B0
add pin constraint /g37775/B0 C1
add pin constraint /g37775/B1 C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================394=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g37775 [AOI22X1 @ clk_i]:B1(pi:in_slt_428) ===> g37191 [NAND2X1 @ clk_i]:A(n_2533) ===> g36132 [MX2X1 @ clk_i]:B(n_6003) ===> g31241 [MX2X1 @ clk_i]:A(n_5967) ===> u10_mem_reg_b1_b_b8_b[clk_i](n_10179) -- g42240:A

add primary input -internal /g31241/A
add pin constraint /g31241/A C1
add primary input -internal /g31241/B
add pin constraint /g31241/B C0
add primary input -internal /g31241/S0
add pin constraint /g31241/S0 C0
add primary input -internal /g36132/A
add pin constraint /g36132/A C0
add primary input -internal /g36132/B
add pin constraint /g36132/B C1
add primary input -internal /g36132/S0
add pin constraint /g36132/S0 C1
add primary input -internal /g37191/A
add pin constraint /g37191/A C0
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g37775/A1
add pin constraint /g37775/A1 C0
add primary input -internal /g37775/A0
add pin constraint /g37775/A0 C0
add primary input -internal /g37775/B0
add pin constraint /g37775/B0 C1
add pin constraint /g37775/B1 C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================395=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g37775 [AOI22X1 @ clk_i]:B1(pi:in_slt_428) ===> g37191 [NAND2X1 @ clk_i]:A(n_2533) ===> g36184 [MX2X1 @ clk_i]:B(n_6003) ===> g31344 [MX2X1 @ clk_i]:A(n_5946) ===> u10_mem_reg_b0_b_b8_b[clk_i](n_10119) -- g42029:A

add primary input -internal /g31344/A
add pin constraint /g31344/A C1
add primary input -internal /g31344/B
add pin constraint /g31344/B C0
add primary input -internal /g31344/S0
add pin constraint /g31344/S0 C0
add primary input -internal /g36184/A
add pin constraint /g36184/A C0
add primary input -internal /g36184/B
add pin constraint /g36184/B C1
add primary input -internal /g36184/S0
add pin constraint /g36184/S0 C1
add primary input -internal /g37191/A
add pin constraint /g37191/A C0
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g37775/A1
add pin constraint /g37775/A1 C0
add primary input -internal /g37775/A0
add pin constraint /g37775/A0 C0
add primary input -internal /g37775/B0
add pin constraint /g37775/B0 C1
add pin constraint /g37775/B1 C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================396=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39584 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37157 [NAND2X1 @ clk_i]:B(n_2280) ===> g36017 [MX2X1 @ clk_i]:B(n_6602) ===> g31087 [MX2X1 @ clk_i]:A(n_6611) ===> u10_mem_reg_b2_b_b10_b[clk_i](n_10325) -- g42826:A

add primary input -internal /g31087/A
add pin constraint /g31087/A C1
add primary input -internal /g31087/B
add pin constraint /g31087/B C0
add primary input -internal /g31087/S0
add pin constraint /g31087/S0 C0
add primary input -internal /g36017/A
add pin constraint /g36017/A C0
add primary input -internal /g36017/B
add pin constraint /g36017/B C1
add primary input -internal /g36017/S0
add pin constraint /g36017/S0 C1
add primary input -internal /g37157/A
add pin constraint /g37157/A C1
add primary input -internal /g37157/B
add pin constraint /g37157/B C0
add primary input -internal /g39584/A
add pin constraint /g39584/A C1
add pin constraint /g39584/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================397=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39584 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37157 [NAND2X1 @ clk_i]:B(n_2280) ===> g36026 [MX2X1 @ clk_i]:A(n_6602) ===> g31159 [MX2X1 @ clk_i]:A(n_6603) ===> u10_mem_reg_b3_b_b10_b[clk_i](n_10233) -- g42479:A

add primary input -internal /g31159/A
add pin constraint /g31159/A C1
add primary input -internal /g31159/B
add pin constraint /g31159/B C0
add primary input -internal /g31159/S0
add pin constraint /g31159/S0 C0
add primary input -internal /g36026/A
add pin constraint /g36026/A C1
add primary input -internal /g36026/B
add pin constraint /g36026/B C0
add primary input -internal /g36026/S0
add pin constraint /g36026/S0 C0
add primary input -internal /g37157/A
add pin constraint /g37157/A C1
add primary input -internal /g37157/B
add pin constraint /g37157/B C0
add primary input -internal /g39584/A
add pin constraint /g39584/A C1
add pin constraint /g39584/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================398=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39584 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37157 [NAND2X1 @ clk_i]:B(n_2280) ===> g36097 [MX2X1 @ clk_i]:B(n_6602) ===> g31197 [MX2X1 @ clk_i]:A(n_6477) ===> u10_mem_reg_b1_b_b10_b[clk_i](n_10215) -- g42845:A

add primary input -internal /g31197/A
add pin constraint /g31197/A C1
add primary input -internal /g31197/B
add pin constraint /g31197/B C0
add primary input -internal /g31197/S0
add pin constraint /g31197/S0 C0
add primary input -internal /g36097/A
add pin constraint /g36097/A C0
add primary input -internal /g36097/B
add pin constraint /g36097/B C1
add primary input -internal /g36097/S0
add pin constraint /g36097/S0 C1
add primary input -internal /g37157/A
add pin constraint /g37157/A C1
add primary input -internal /g37157/B
add pin constraint /g37157/B C0
add primary input -internal /g39584/A
add pin constraint /g39584/A C1
add pin constraint /g39584/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================399=================
g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] ===> g39584 [NAND2X1 @ clk_i]:B(pi:in_slt_428) ===> g37157 [NAND2X1 @ clk_i]:B(n_2280) ===> g36155 [MX2X1 @ clk_i]:B(n_6602) ===> g31281 [MX2X1 @ clk_i]:A(n_6387) ===> u10_mem_reg_b0_b_b10_b[clk_i](n_10136) -- g42630:A

add primary input -internal /g31281/A
add pin constraint /g31281/A C1
add primary input -internal /g31281/B
add pin constraint /g31281/B C0
add primary input -internal /g31281/S0
add pin constraint /g31281/S0 C0
add primary input -internal /g36155/A
add pin constraint /g36155/A C0
add primary input -internal /g36155/B
add pin constraint /g36155/B C1
add primary input -internal /g36155/S0
add pin constraint /g36155/S0 C1
add primary input -internal /g37157/A
add pin constraint /g37157/A C1
add primary input -internal /g37157/B
add pin constraint /g37157/B C0
add primary input -internal /g39584/A
add pin constraint /g39584/A C1
add pin constraint /g39584/B C1
For sender domain g31309:Y(n_9619) --  u1_slt4_reg_b10_b[bit_clk_pad_i] 1
===================400=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g31363 [MX2X1 @ clk_i]:B(pi:in_slt_406) ===> u9_din_tmp1_reg_b6_b[clk_i](n_9773) -- g31363:A

add primary input -internal /g31363/A
add pin constraint /g31363/A C0
add pin constraint /g31363/B C1
add primary input -internal /g31363/S0
add pin constraint /g31363/S0 C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================401=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39040 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37152 [NAND2X1 @ clk_i]:B(n_4239) ===> g35983 [MX2X1 @ clk_i]:B(n_6646) ===> g31097 [MX2X1 @ clk_i]:A(n_6657) ===> u9_mem_reg_b1_b_b10_b[clk_i](n_10313) -- g41989:A

add primary input -internal /g31097/A
add pin constraint /g31097/A C1
add primary input -internal /g31097/B
add pin constraint /g31097/B C0
add primary input -internal /g31097/S0
add pin constraint /g31097/S0 C0
add primary input -internal /g35983/A
add pin constraint /g35983/A C0
add primary input -internal /g35983/B
add pin constraint /g35983/B C1
add primary input -internal /g35983/S0
add pin constraint /g35983/S0 C1
add primary input -internal /g37152/A
add pin constraint /g37152/A C1
add primary input -internal /g37152/B
add pin constraint /g37152/B C0
add pin constraint /g39040/A C1
add primary input -internal /g39040/B
add pin constraint /g39040/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================402=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39040 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37152 [NAND2X1 @ clk_i]:B(n_4239) ===> g35996 [MX2X1 @ clk_i]:B(n_6646) ===> g31116 [MX2X1 @ clk_i]:A(n_6648) ===> u9_mem_reg_b2_b_b10_b[clk_i](n_10288) -- g42543:A

add primary input -internal /g31116/A
add pin constraint /g31116/A C1
add primary input -internal /g31116/B
add pin constraint /g31116/B C0
add primary input -internal /g31116/S0
add pin constraint /g31116/S0 C0
add primary input -internal /g35996/A
add pin constraint /g35996/A C0
add primary input -internal /g35996/B
add pin constraint /g35996/B C1
add primary input -internal /g35996/S0
add pin constraint /g35996/S0 C1
add primary input -internal /g37152/A
add pin constraint /g37152/A C1
add primary input -internal /g37152/B
add pin constraint /g37152/B C0
add pin constraint /g39040/A C1
add primary input -internal /g39040/B
add pin constraint /g39040/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================403=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39040 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37152 [NAND2X1 @ clk_i]:B(n_4239) ===> g36011 [MX2X1 @ clk_i]:A(n_6646) ===> g31137 [MX2X1 @ clk_i]:A(n_6621) ===> u9_mem_reg_b3_b_b10_b[clk_i](n_10262) -- g42915:A

add primary input -internal /g31137/A
add pin constraint /g31137/A C1
add primary input -internal /g31137/B
add pin constraint /g31137/B C0
add primary input -internal /g31137/S0
add pin constraint /g31137/S0 C0
add primary input -internal /g36011/A
add pin constraint /g36011/A C1
add primary input -internal /g36011/B
add pin constraint /g36011/B C0
add primary input -internal /g36011/S0
add pin constraint /g36011/S0 C0
add primary input -internal /g37152/A
add pin constraint /g37152/A C1
add primary input -internal /g37152/B
add pin constraint /g37152/B C0
add pin constraint /g39040/A C1
add primary input -internal /g39040/B
add pin constraint /g39040/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================404=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39040 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37152 [NAND2X1 @ clk_i]:B(n_4239) ===> g36134 [MX2X1 @ clk_i]:B(n_6646) ===> g31248 [MX2X1 @ clk_i]:A(n_6405) ===> u9_mem_reg_b0_b_b10_b[clk_i](n_10174) -- g43061:A

add primary input -internal /g31248/A
add pin constraint /g31248/A C1
add primary input -internal /g31248/B
add pin constraint /g31248/B C0
add primary input -internal /g31248/S0
add pin constraint /g31248/S0 C0
add primary input -internal /g36134/A
add pin constraint /g36134/A C0
add primary input -internal /g36134/B
add pin constraint /g36134/B C1
add primary input -internal /g36134/S0
add pin constraint /g36134/S0 C1
add primary input -internal /g37152/A
add pin constraint /g37152/A C1
add primary input -internal /g37152/B
add pin constraint /g37152/B C0
add pin constraint /g39040/A C1
add primary input -internal /g39040/B
add pin constraint /g39040/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================405=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:A0(pi:in_slt_406) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36007 [MX2X1 @ clk_i]:B(n_6560) ===> g31134 [MX2X1 @ clk_i]:A(n_6629) ===> u9_mem_reg_b2_b_b8_b[clk_i](n_10265) -- g42079:A

add primary input -internal /g31134/A
add pin constraint /g31134/A C1
add primary input -internal /g31134/B
add pin constraint /g31134/B C0
add primary input -internal /g31134/S0
add pin constraint /g31134/S0 C0
add primary input -internal /g36007/A
add pin constraint /g36007/A C0
add primary input -internal /g36007/B
add pin constraint /g36007/B C1
add primary input -internal /g36007/S0
add pin constraint /g36007/S0 C1
add primary input -internal /g37142/A
add pin constraint /g37142/A C0
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C1
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C0
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================406=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:A0(pi:in_slt_406) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36049 [MX2X1 @ clk_i]:A(n_6560) ===> g31156 [MX2X1 @ clk_i]:A(n_6561) ===> u9_mem_reg_b3_b_b8_b[clk_i](n_10238) -- g43057:A

add primary input -internal /g31156/A
add pin constraint /g31156/A C1
add primary input -internal /g31156/B
add pin constraint /g31156/B C0
add primary input -internal /g31156/S0
add pin constraint /g31156/S0 C0
add primary input -internal /g36049/A
add pin constraint /g36049/A C1
add primary input -internal /g36049/B
add pin constraint /g36049/B C0
add primary input -internal /g36049/S0
add pin constraint /g36049/S0 C0
add primary input -internal /g37142/A
add pin constraint /g37142/A C0
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C1
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C0
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================407=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:A0(pi:in_slt_406) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36062 [MX2X1 @ clk_i]:B(n_6560) ===> g31113 [MX2X1 @ clk_i]:A(n_6538) ===> u9_mem_reg_b1_b_b8_b[clk_i](n_10291) -- g42088:A

add primary input -internal /g31113/A
add pin constraint /g31113/A C1
add primary input -internal /g31113/B
add pin constraint /g31113/B C0
add primary input -internal /g31113/S0
add pin constraint /g31113/S0 C0
add primary input -internal /g36062/A
add pin constraint /g36062/A C0
add primary input -internal /g36062/B
add pin constraint /g36062/B C1
add primary input -internal /g36062/S0
add pin constraint /g36062/S0 C1
add primary input -internal /g37142/A
add pin constraint /g37142/A C0
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C1
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C0
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================408=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:A0(pi:in_slt_406) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36148 [MX2X1 @ clk_i]:B(n_6560) ===> g31276 [MX2X1 @ clk_i]:A(n_6395) ===> u9_mem_reg_b0_b_b8_b[clk_i](n_10142) -- g42011:A

add primary input -internal /g31276/A
add pin constraint /g31276/A C1
add primary input -internal /g31276/B
add pin constraint /g31276/B C0
add primary input -internal /g31276/S0
add pin constraint /g31276/S0 C0
add primary input -internal /g36148/A
add pin constraint /g36148/A C0
add primary input -internal /g36148/B
add pin constraint /g36148/B C1
add primary input -internal /g36148/S0
add pin constraint /g36148/S0 C1
add primary input -internal /g37142/A
add pin constraint /g37142/A C0
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C1
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C0
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================409=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39610 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37207 [MX2X1 @ clk_i]:B(n_4776) ===> g30964 [OAI21X1 @ clk_i]:A0(n_4794) ===> u9_mem_reg_b1_b_b22_b[clk_i](n_10751) -- g37207:A

add primary input -internal /g30964/A1
add pin constraint /g30964/A1 C0
add primary input -internal /g30964/A0
add pin constraint /g30964/A0 C0
add primary input -internal /g30964/B0
add pin constraint /g30964/B0 C1
add primary input -internal /g37207/A
add pin constraint /g37207/A C1
add primary input -internal /g37207/B
add pin constraint /g37207/B C0
add primary input -internal /g37207/S0
add pin constraint /g37207/S0 C1
add pin constraint /g39610/A C1
add primary input -internal /g39610/B
add pin constraint /g39610/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================410=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39610 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37229 [MX2X1 @ clk_i]:B(n_4776) ===> g30980 [OAI21X1 @ clk_i]:A0(n_4777) ===> u9_mem_reg_b2_b_b22_b[clk_i](n_10727) -- g37229:A

add primary input -internal /g30980/A1
add pin constraint /g30980/A1 C0
add primary input -internal /g30980/A0
add pin constraint /g30980/A0 C0
add primary input -internal /g30980/B0
add pin constraint /g30980/B0 C1
add primary input -internal /g37229/A
add pin constraint /g37229/A C1
add primary input -internal /g37229/B
add pin constraint /g37229/B C0
add primary input -internal /g37229/S0
add pin constraint /g37229/S0 C1
add pin constraint /g39610/A C1
add primary input -internal /g39610/B
add pin constraint /g39610/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================411=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39610 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g37551 [NOR2X1 @ clk_i]:A(n_4776) ===> g37273 [AOI21X1 @ clk_i]:B0(n_3950) ===> g30994 [OAI21X1 @ clk_i]:A0(n_5344) ===> u9_mem_reg_b3_b_b22_b[clk_i](n_10709) -- g42046:A

add primary input -internal /g30994/A1
add pin constraint /g30994/A1 C0
add primary input -internal /g30994/A0
add pin constraint /g30994/A0 C0
add primary input -internal /g30994/B0
add pin constraint /g30994/B0 C1
add primary input -internal /g37273/A1
add pin constraint /g37273/A1 C0
add primary input -internal /g37273/A0
add pin constraint /g37273/A0 C0
add primary input -internal /g37273/B0
add pin constraint /g37273/B0 C1
add primary input -internal /g37551/A
add pin constraint /g37551/A C0
add primary input -internal /g37551/B
add pin constraint /g37551/B C1
add pin constraint /g39610/A C1
add primary input -internal /g39610/B
add pin constraint /g39610/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================412=================
g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] ===> g39610 [NAND2X1 @ clk_i]:A(pi:in_slt_406) ===> g39609 [INVX1 @ clk_i]:A(n_4776) ===> g37579 [NAND2X1 @ clk_i]:B(n_3060) ===> g37412 [OAI21X1 @ clk_i]:B0(n_4639) ===> g31259 [MX2X1 @ clk_i]:A(n_5468) ===> u9_mem_reg_b0_b_b22_b[clk_i](n_10162) -- g37412:A0

add primary input -internal /g31259/A
add pin constraint /g31259/A C1
add primary input -internal /g31259/B
add pin constraint /g31259/B C0
add primary input -internal /g31259/S0
add pin constraint /g31259/S0 C0
add primary input -internal /g37412/A1
add pin constraint /g37412/A1 C1
add primary input -internal /g37412/A0
add pin constraint /g37412/A0 C1
add primary input -internal /g37412/B0
add pin constraint /g37412/B0 C0
add primary input -internal /g37579/A
add pin constraint /g37579/A C1
add primary input -internal /g37579/B
add pin constraint /g37579/B C1
add primary input -internal /g39609/A
add pin constraint /g39609/A C0
add pin constraint /g39610/A C1
add primary input -internal /g39610/B
add pin constraint /g39610/B C1
For sender domain g31300:Y(n_9625) --  u1_slt3_reg_b10_b[bit_clk_pad_i] 1
===================413=================
g31821:Y(n_9530) --  u1_slt2_reg_b9_b[bit_clk_pad_i] ===> g40421 [MX2X1 @ clk_i]:B(pi:in_slt_835) ===> u15_crac_din_reg_b5_b[clk_i](n_1197) -- g37350:B1

add primary input -internal /g40421/A
add pin constraint /g40421/A C0
add pin constraint /g40421/B C1
add primary input -internal /g40421/S0
add pin constraint /g40421/S0 C1
For sender domain g31821:Y(n_9530) --  u1_slt2_reg_b9_b[bit_clk_pad_i] 1
===================414=================
g31820:Y(n_9531) --  u1_slt0_reg_b9_b[bit_clk_pad_i] ===> g43087 [INVX1 @ clk_i]:A(pi:in_slt_736) ===> g40350 [AOI21X1 @ clk_i]:A1(n_209) ===> g37549 [NAND2X1 @ clk_i]:A(n_811) ===> g33391 [AOI21X1 @ clk_i]:B0(n_1289) ===> g32765 [OR2X1 @ clk_i]:A(n_8482) ===> u14_u8_en_out_l_reg[clk_i](n_9461) -- g41956:A

add primary input -internal /g32765/A
add pin constraint /g32765/A C1
add primary input -internal /g32765/B
add pin constraint /g32765/B C0
add primary input -internal /g33391/A1
add pin constraint /g33391/A1 C1
add primary input -internal /g33391/A0
add pin constraint /g33391/A0 C0
add primary input -internal /g33391/B0
add pin constraint /g33391/B0 C0
add primary input -internal /g37549/A
add pin constraint /g37549/A C1
add pin constraint /g37549/B C1
add primary input -internal /g40350/A1
add pin constraint /g40350/A1 C0
add primary input -internal /g40350/A0
add pin constraint /g40350/A0 C1
add primary input -internal /g40350/B0
add pin constraint /g40350/B0 C0
add pin constraint /g43087/A C1
For sender domain g31820:Y(n_9531) --  u1_slt0_reg_b9_b[bit_clk_pad_i] 1
===================415=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g31350 [MX2X1 @ clk_i]:B(pi:in_slt_427) ===> u10_din_tmp1_reg_b5_b[clk_i](n_9868) -- g31350:A

add primary input -internal /g31350/A
add pin constraint /g31350/A C0
add pin constraint /g31350/B C1
add primary input -internal /g31350/S0
add pin constraint /g31350/S0 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================416=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37938 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37190 [NAND2X1 @ clk_i]:A(n_4555) ===> g36018 [MX2X1 @ clk_i]:B(n_6563) ===> g31147 [MX2X1 @ clk_i]:A(n_6608) ===> u10_mem_reg_b2_b_b7_b[clk_i](n_10249) -- g43056:A

add primary input -internal /g31147/A
add pin constraint /g31147/A C1
add primary input -internal /g31147/B
add pin constraint /g31147/B C0
add primary input -internal /g31147/S0
add pin constraint /g31147/S0 C0
add primary input -internal /g36018/A
add pin constraint /g36018/A C0
add primary input -internal /g36018/B
add pin constraint /g36018/B C1
add primary input -internal /g36018/S0
add pin constraint /g36018/S0 C1
add primary input -internal /g37190/A
add pin constraint /g37190/A C0
add primary input -internal /g37190/B
add pin constraint /g37190/B C1
add primary input -internal /g37938/A1
add pin constraint /g37938/A1 C0
add primary input -internal /g37938/A0
add pin constraint /g37938/A0 C0
add primary input -internal /g37938/B0
add pin constraint /g37938/B0 C1
add pin constraint /g37938/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================417=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37938 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37190 [NAND2X1 @ clk_i]:A(n_4555) ===> g36044 [MX2X1 @ clk_i]:A(n_6563) ===> g31173 [MX2X1 @ clk_i]:A(n_6564) ===> u10_mem_reg_b3_b_b7_b[clk_i](n_10217) -- g42122:A

add primary input -internal /g31173/A
add pin constraint /g31173/A C1
add primary input -internal /g31173/B
add pin constraint /g31173/B C0
add primary input -internal /g31173/S0
add pin constraint /g31173/S0 C0
add primary input -internal /g36044/A
add pin constraint /g36044/A C1
add primary input -internal /g36044/B
add pin constraint /g36044/B C0
add primary input -internal /g36044/S0
add pin constraint /g36044/S0 C0
add primary input -internal /g37190/A
add pin constraint /g37190/A C0
add primary input -internal /g37190/B
add pin constraint /g37190/B C1
add primary input -internal /g37938/A1
add pin constraint /g37938/A1 C0
add primary input -internal /g37938/A0
add pin constraint /g37938/A0 C0
add primary input -internal /g37938/B0
add pin constraint /g37938/B0 C1
add pin constraint /g37938/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================418=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37938 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37190 [NAND2X1 @ clk_i]:A(n_4555) ===> g36131 [MX2X1 @ clk_i]:B(n_6563) ===> g31239 [MX2X1 @ clk_i]:A(n_6407) ===> u10_mem_reg_b1_b_b7_b[clk_i](n_10180) -- g43011:A

add primary input -internal /g31239/A
add pin constraint /g31239/A C1
add primary input -internal /g31239/B
add pin constraint /g31239/B C0
add primary input -internal /g31239/S0
add pin constraint /g31239/S0 C0
add primary input -internal /g36131/A
add pin constraint /g36131/A C0
add primary input -internal /g36131/B
add pin constraint /g36131/B C1
add primary input -internal /g36131/S0
add pin constraint /g36131/S0 C1
add primary input -internal /g37190/A
add pin constraint /g37190/A C0
add primary input -internal /g37190/B
add pin constraint /g37190/B C1
add primary input -internal /g37938/A1
add pin constraint /g37938/A1 C0
add primary input -internal /g37938/A0
add pin constraint /g37938/A0 C0
add primary input -internal /g37938/B0
add pin constraint /g37938/B0 C1
add pin constraint /g37938/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================419=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37938 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37190 [NAND2X1 @ clk_i]:A(n_4555) ===> g36185 [MX2X1 @ clk_i]:B(n_6563) ===> g31343 [MX2X1 @ clk_i]:A(n_6334) ===> u10_mem_reg_b0_b_b7_b[clk_i](n_10120) -- g42779:A

add primary input -internal /g31343/A
add pin constraint /g31343/A C1
add primary input -internal /g31343/B
add pin constraint /g31343/B C0
add primary input -internal /g31343/S0
add pin constraint /g31343/S0 C0
add primary input -internal /g36185/A
add pin constraint /g36185/A C0
add primary input -internal /g36185/B
add pin constraint /g36185/B C1
add primary input -internal /g36185/S0
add pin constraint /g36185/S0 C1
add primary input -internal /g37190/A
add pin constraint /g37190/A C0
add primary input -internal /g37190/B
add pin constraint /g37190/B C1
add primary input -internal /g37938/A1
add pin constraint /g37938/A1 C0
add primary input -internal /g37938/A0
add pin constraint /g37938/A0 C0
add primary input -internal /g37938/B0
add pin constraint /g37938/B0 C1
add pin constraint /g37938/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================420=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g35969 [MX2X1 @ clk_i]:B(n_6017) ===> g31244 [MX2X1 @ clk_i]:A(n_6038) ===> u10_mem_reg_b1_b_b9_b[clk_i](n_10178) -- g42239:A

add primary input -internal /g31244/A
add pin constraint /g31244/A C1
add primary input -internal /g31244/B
add pin constraint /g31244/B C0
add primary input -internal /g31244/S0
add pin constraint /g31244/S0 C0
add primary input -internal /g35969/A
add pin constraint /g35969/A C0
add primary input -internal /g35969/B
add pin constraint /g35969/B C1
add primary input -internal /g35969/S0
add pin constraint /g35969/S0 C1
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C0
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C0
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C1
add pin constraint /g37729/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================421=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g36025 [MX2X1 @ clk_i]:B(n_6017) ===> g31155 [MX2X1 @ clk_i]:A(n_6019) ===> u10_mem_reg_b2_b_b9_b[clk_i](n_10600) -- g42047:A

add primary input -internal /g31155/A
add pin constraint /g31155/A C1
add primary input -internal /g31155/B
add pin constraint /g31155/B C0
add primary input -internal /g31155/S0
add pin constraint /g31155/S0 C0
add primary input -internal /g36025/A
add pin constraint /g36025/A C0
add primary input -internal /g36025/B
add pin constraint /g36025/B C1
add primary input -internal /g36025/S0
add pin constraint /g36025/S0 C1
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C0
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C0
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C1
add pin constraint /g37729/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================422=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g36046 [MX2X1 @ clk_i]:A(n_6017) ===> g31175 [MX2X1 @ clk_i]:A(n_6001) ===> u10_mem_reg_b3_b_b9_b[clk_i](n_10564) -- g42691:A

add primary input -internal /g31175/A
add pin constraint /g31175/A C1
add primary input -internal /g31175/B
add pin constraint /g31175/B C0
add primary input -internal /g31175/S0
add pin constraint /g31175/S0 C0
add primary input -internal /g36046/A
add pin constraint /g36046/A C1
add primary input -internal /g36046/B
add pin constraint /g36046/B C0
add primary input -internal /g36046/S0
add pin constraint /g36046/S0 C0
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C0
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C0
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C1
add pin constraint /g37729/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================423=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g37729 [AOI22X1 @ clk_i]:B1(pi:in_slt_427) ===> g37154 [NAND2X1 @ clk_i]:A(n_2552) ===> g36153 [MX2X1 @ clk_i]:B(n_6017) ===> g31345 [MX2X1 @ clk_i]:A(n_5963) ===> u10_mem_reg_b0_b_b9_b[clk_i](n_10118) -- g41858:A

add primary input -internal /g31345/A
add pin constraint /g31345/A C1
add primary input -internal /g31345/B
add pin constraint /g31345/B C0
add primary input -internal /g31345/S0
add pin constraint /g31345/S0 C0
add primary input -internal /g36153/A
add pin constraint /g36153/A C0
add primary input -internal /g36153/B
add pin constraint /g36153/B C1
add primary input -internal /g36153/S0
add pin constraint /g36153/S0 C1
add primary input -internal /g37154/A
add pin constraint /g37154/A C0
add primary input -internal /g37154/B
add pin constraint /g37154/B C1
add pin constraint /g37729/A1 C0
add primary input -internal /g37729/A0
add pin constraint /g37729/A0 C0
add primary input -internal /g37729/B0
add pin constraint /g37729/B0 C1
add pin constraint /g37729/B1 C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================424=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g39729 [NAND2X1 @ clk_i]:B(pi:in_slt_427) ===> g37212 [MX2X1 @ clk_i]:B(n_4745) ===> g30949 [OAI21X1 @ clk_i]:A0(n_4793) ===> u10_mem_reg_b2_b_b21_b[clk_i](n_10769) -- g37212:A

add primary input -internal /g30949/A1
add pin constraint /g30949/A1 C0
add primary input -internal /g30949/A0
add pin constraint /g30949/A0 C0
add primary input -internal /g30949/B0
add pin constraint /g30949/B0 C1
add primary input -internal /g37212/A
add pin constraint /g37212/A C1
add primary input -internal /g37212/B
add pin constraint /g37212/B C0
add primary input -internal /g37212/S0
add pin constraint /g37212/S0 C1
add primary input -internal /g39729/A
add pin constraint /g39729/A C1
add pin constraint /g39729/B C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================425=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g39729 [NAND2X1 @ clk_i]:B(pi:in_slt_427) ===> g37307 [MX2X1 @ clk_i]:B(n_4745) ===> g31053 [OAI21X1 @ clk_i]:A0(n_4746) ===> u10_mem_reg_b1_b_b21_b[clk_i](n_10673) -- g37307:A

add primary input -internal /g31053/A1
add pin constraint /g31053/A1 C0
add primary input -internal /g31053/A0
add pin constraint /g31053/A0 C0
add primary input -internal /g31053/B0
add pin constraint /g31053/B0 C1
add primary input -internal /g37307/A
add pin constraint /g37307/A C1
add primary input -internal /g37307/B
add pin constraint /g37307/B C0
add primary input -internal /g37307/S0
add pin constraint /g37307/S0 C1
add primary input -internal /g39729/A
add pin constraint /g39729/A C1
add pin constraint /g39729/B C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================426=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g39729 [NAND2X1 @ clk_i]:B(pi:in_slt_427) ===> g37498 [NOR2X1 @ clk_i]:A(n_4745) ===> g37243 [AOI21X1 @ clk_i]:B0(n_3959) ===> g31007 [OAI21X1 @ clk_i]:A0(n_5364) ===> u10_mem_reg_b3_b_b21_b[clk_i](n_10694) -- g42168:A

add primary input -internal /g31007/A1
add pin constraint /g31007/A1 C0
add primary input -internal /g31007/A0
add pin constraint /g31007/A0 C0
add primary input -internal /g31007/B0
add pin constraint /g31007/B0 C1
add primary input -internal /g37243/A1
add pin constraint /g37243/A1 C0
add primary input -internal /g37243/A0
add pin constraint /g37243/A0 C0
add primary input -internal /g37243/B0
add pin constraint /g37243/B0 C1
add primary input -internal /g37498/A
add pin constraint /g37498/A C0
add primary input -internal /g37498/B
add pin constraint /g37498/B C1
add primary input -internal /g39729/A
add pin constraint /g39729/A C1
add pin constraint /g39729/B C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================427=================
g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] ===> g39729 [NAND2X1 @ clk_i]:B(pi:in_slt_427) ===> g39728 [INVX1 @ clk_i]:A(n_4745) ===> g37559 [NAND2X1 @ clk_i]:B(n_2994) ===> g37399 [OAI21X1 @ clk_i]:B0(n_4642) ===> g31311 [MX2X1 @ clk_i]:A(n_5472) ===> u10_mem_reg_b0_b_b21_b[clk_i](n_10438) -- g37399:A0

add primary input -internal /g31311/A
add pin constraint /g31311/A C1
add primary input -internal /g31311/B
add pin constraint /g31311/B C0
add primary input -internal /g31311/S0
add pin constraint /g31311/S0 C0
add primary input -internal /g37399/A1
add pin constraint /g37399/A1 C1
add primary input -internal /g37399/A0
add pin constraint /g37399/A0 C1
add primary input -internal /g37399/B0
add pin constraint /g37399/B0 C0
add primary input -internal /g37559/A
add pin constraint /g37559/A C1
add primary input -internal /g37559/B
add pin constraint /g37559/B C1
add primary input -internal /g39728/A
add pin constraint /g39728/A C0
add primary input -internal /g39729/A
add pin constraint /g39729/A C1
add pin constraint /g39729/B C1
For sender domain g31823:Y(n_9528) --  u1_slt4_reg_b9_b[bit_clk_pad_i] 1
===================428=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g31362 [MX2X1 @ clk_i]:B(pi:in_slt_405) ===> u9_din_tmp1_reg_b5_b[clk_i](n_9774) -- g31362:A

add primary input -internal /g31362/A
add pin constraint /g31362/A C0
add pin constraint /g31362/B C1
add primary input -internal /g31362/S0
add pin constraint /g31362/S0 C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================429=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:B1(pi:in_slt_405) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g35995 [MX2X1 @ clk_i]:B(n_6906) ===> g31114 [MX2X1 @ clk_i]:A(n_6938) ===> u9_mem_reg_b1_b_b9_b[clk_i](n_10290) -- g42856:A

add primary input -internal /g31114/A
add pin constraint /g31114/A C1
add primary input -internal /g31114/B
add pin constraint /g31114/B C0
add primary input -internal /g31114/S0
add pin constraint /g31114/S0 C0
add primary input -internal /g35995/A
add pin constraint /g35995/A C0
add primary input -internal /g35995/B
add pin constraint /g35995/B C1
add primary input -internal /g35995/S0
add pin constraint /g35995/S0 C1
add primary input -internal /g37150/A
add pin constraint /g37150/A C0
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C0
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C1
add pin constraint /g37674/B1 C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================430=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:B1(pi:in_slt_405) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g36024 [MX2X1 @ clk_i]:A(n_6906) ===> g31157 [MX2X1 @ clk_i]:A(n_6907) ===> u9_mem_reg_b3_b_b9_b[clk_i](n_10236) -- g41862:A

add primary input -internal /g31157/A
add pin constraint /g31157/A C1
add primary input -internal /g31157/B
add pin constraint /g31157/B C0
add primary input -internal /g31157/S0
add pin constraint /g31157/S0 C0
add primary input -internal /g36024/A
add pin constraint /g36024/A C1
add primary input -internal /g36024/B
add pin constraint /g36024/B C0
add primary input -internal /g36024/S0
add pin constraint /g36024/S0 C0
add primary input -internal /g37150/A
add pin constraint /g37150/A C0
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C0
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C1
add pin constraint /g37674/B1 C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================431=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:B1(pi:in_slt_405) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g36048 [MX2X1 @ clk_i]:B(n_6906) ===> g31135 [MX2X1 @ clk_i]:A(n_6894) ===> u9_mem_reg_b2_b_b9_b[clk_i](n_10264) -- g42618:A

add primary input -internal /g31135/A
add pin constraint /g31135/A C1
add primary input -internal /g31135/B
add pin constraint /g31135/B C0
add primary input -internal /g31135/S0
add pin constraint /g31135/S0 C0
add primary input -internal /g36048/A
add pin constraint /g36048/A C0
add primary input -internal /g36048/B
add pin constraint /g36048/B C1
add primary input -internal /g36048/S0
add pin constraint /g36048/S0 C1
add primary input -internal /g37150/A
add pin constraint /g37150/A C0
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C0
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C1
add pin constraint /g37674/B1 C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================432=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g37674 [AOI22X1 @ clk_i]:B1(pi:in_slt_405) ===> g37150 [NAND2X1 @ clk_i]:A(n_4613) ===> g36149 [MX2X1 @ clk_i]:B(n_6906) ===> g31277 [MX2X1 @ clk_i]:A(n_6846) ===> u9_mem_reg_b0_b_b9_b[clk_i](n_10141) -- g41961:A

add primary input -internal /g31277/A
add pin constraint /g31277/A C1
add primary input -internal /g31277/B
add pin constraint /g31277/B C0
add primary input -internal /g31277/S0
add pin constraint /g31277/S0 C0
add primary input -internal /g36149/A
add pin constraint /g36149/A C0
add primary input -internal /g36149/B
add pin constraint /g36149/B C1
add primary input -internal /g36149/S0
add pin constraint /g36149/S0 C1
add primary input -internal /g37150/A
add pin constraint /g37150/A C0
add primary input -internal /g37150/B
add pin constraint /g37150/B C1
add pin constraint /g37674/A1 C0
add primary input -internal /g37674/A0
add pin constraint /g37674/A0 C0
add primary input -internal /g37674/B0
add pin constraint /g37674/B0 C1
add pin constraint /g37674/B1 C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================433=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39015 [NAND2X1 @ clk_i]:B(pi:in_slt_405) ===> g37160 [NAND2X1 @ clk_i]:B(n_3515) ===> g35994 [MX2X1 @ clk_i]:B(n_6927) ===> g31112 [MX2X1 @ clk_i]:A(n_6941) ===> u9_mem_reg_b1_b_b7_b[clk_i](n_10293) -- g42080:A

add primary input -internal /g31112/A
add pin constraint /g31112/A C1
add primary input -internal /g31112/B
add pin constraint /g31112/B C0
add primary input -internal /g31112/S0
add pin constraint /g31112/S0 C0
add primary input -internal /g35994/A
add pin constraint /g35994/A C0
add primary input -internal /g35994/B
add pin constraint /g35994/B C1
add primary input -internal /g35994/S0
add pin constraint /g35994/S0 C1
add primary input -internal /g37160/A
add pin constraint /g37160/A C1
add primary input -internal /g37160/B
add pin constraint /g37160/B C0
add primary input -internal /g39015/A
add pin constraint /g39015/A C1
add pin constraint /g39015/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================434=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39015 [NAND2X1 @ clk_i]:B(pi:in_slt_405) ===> g37160 [NAND2X1 @ clk_i]:B(n_3515) ===> g36006 [MX2X1 @ clk_i]:B(n_6927) ===> g31133 [MX2X1 @ clk_i]:A(n_6929) ===> u9_mem_reg_b2_b_b7_b[clk_i](n_10266) -- g41885:A

add primary input -internal /g31133/A
add pin constraint /g31133/A C1
add primary input -internal /g31133/B
add pin constraint /g31133/B C0
add primary input -internal /g31133/S0
add pin constraint /g31133/S0 C0
add primary input -internal /g36006/A
add pin constraint /g36006/A C0
add primary input -internal /g36006/B
add pin constraint /g36006/B C1
add primary input -internal /g36006/S0
add pin constraint /g36006/S0 C1
add primary input -internal /g37160/A
add pin constraint /g37160/A C1
add primary input -internal /g37160/B
add pin constraint /g37160/B C0
add primary input -internal /g39015/A
add pin constraint /g39015/A C1
add pin constraint /g39015/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================435=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39015 [NAND2X1 @ clk_i]:B(pi:in_slt_405) ===> g37160 [NAND2X1 @ clk_i]:B(n_3515) ===> g36023 [MX2X1 @ clk_i]:A(n_6927) ===> g31154 [MX2X1 @ clk_i]:A(n_6910) ===> u9_mem_reg_b3_b_b7_b[clk_i](n_10239) -- g42776:A

add primary input -internal /g31154/A
add pin constraint /g31154/A C1
add primary input -internal /g31154/B
add pin constraint /g31154/B C0
add primary input -internal /g31154/S0
add pin constraint /g31154/S0 C0
add primary input -internal /g36023/A
add pin constraint /g36023/A C1
add primary input -internal /g36023/B
add pin constraint /g36023/B C0
add primary input -internal /g36023/S0
add pin constraint /g36023/S0 C0
add primary input -internal /g37160/A
add pin constraint /g37160/A C1
add primary input -internal /g37160/B
add pin constraint /g37160/B C0
add primary input -internal /g39015/A
add pin constraint /g39015/A C1
add pin constraint /g39015/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================436=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39015 [NAND2X1 @ clk_i]:B(pi:in_slt_405) ===> g37160 [NAND2X1 @ clk_i]:B(n_3515) ===> g36147 [MX2X1 @ clk_i]:B(n_6927) ===> g31275 [MX2X1 @ clk_i]:A(n_6848) ===> u9_mem_reg_b0_b_b7_b[clk_i](n_10143) -- g41868:A

add primary input -internal /g31275/A
add pin constraint /g31275/A C1
add primary input -internal /g31275/B
add pin constraint /g31275/B C0
add primary input -internal /g31275/S0
add pin constraint /g31275/S0 C0
add primary input -internal /g36147/A
add pin constraint /g36147/A C0
add primary input -internal /g36147/B
add pin constraint /g36147/B C1
add primary input -internal /g36147/S0
add pin constraint /g36147/S0 C1
add primary input -internal /g37160/A
add pin constraint /g37160/A C1
add primary input -internal /g37160/B
add pin constraint /g37160/B C0
add primary input -internal /g39015/A
add pin constraint /g39015/A C1
add pin constraint /g39015/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================437=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39896 [NAND2X1 @ clk_i]:A(pi:in_slt_405) ===> g37219 [MX2X1 @ clk_i]:B(n_4747) ===> g30962 [OAI21X1 @ clk_i]:A0(n_4790) ===> u9_mem_reg_b1_b_b21_b[clk_i](n_10753) -- g37219:A

add primary input -internal /g30962/A1
add pin constraint /g30962/A1 C0
add primary input -internal /g30962/A0
add pin constraint /g30962/A0 C0
add primary input -internal /g30962/B0
add pin constraint /g30962/B0 C1
add primary input -internal /g37219/A
add pin constraint /g37219/A C1
add primary input -internal /g37219/B
add pin constraint /g37219/B C0
add primary input -internal /g37219/S0
add pin constraint /g37219/S0 C1
add pin constraint /g39896/A C1
add primary input -internal /g39896/B
add pin constraint /g39896/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================438=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39896 [NAND2X1 @ clk_i]:A(pi:in_slt_405) ===> g37279 [MX2X1 @ clk_i]:B(n_4747) ===> g30979 [OAI21X1 @ clk_i]:A0(n_4748) ===> u9_mem_reg_b2_b_b21_b[clk_i](n_10728) -- g37279:A

add primary input -internal /g30979/A1
add pin constraint /g30979/A1 C0
add primary input -internal /g30979/A0
add pin constraint /g30979/A0 C0
add primary input -internal /g30979/B0
add pin constraint /g30979/B0 C1
add primary input -internal /g37279/A
add pin constraint /g37279/A C1
add primary input -internal /g37279/B
add pin constraint /g37279/B C0
add primary input -internal /g37279/S0
add pin constraint /g37279/S0 C1
add pin constraint /g39896/A C1
add primary input -internal /g39896/B
add pin constraint /g39896/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================439=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39896 [NAND2X1 @ clk_i]:A(pi:in_slt_405) ===> g37492 [NOR2X1 @ clk_i]:A(n_4747) ===> g37236 [AOI21X1 @ clk_i]:B0(n_4085) ===> g30993 [OAI21X1 @ clk_i]:A0(n_5375) ===> u9_mem_reg_b3_b_b21_b[clk_i](n_10710) -- g42112:A

add primary input -internal /g30993/A1
add pin constraint /g30993/A1 C0
add primary input -internal /g30993/A0
add pin constraint /g30993/A0 C0
add primary input -internal /g30993/B0
add pin constraint /g30993/B0 C1
add primary input -internal /g37236/A1
add pin constraint /g37236/A1 C0
add primary input -internal /g37236/A0
add pin constraint /g37236/A0 C0
add primary input -internal /g37236/B0
add pin constraint /g37236/B0 C1
add primary input -internal /g37492/A
add pin constraint /g37492/A C0
add primary input -internal /g37492/B
add pin constraint /g37492/B C1
add pin constraint /g39896/A C1
add primary input -internal /g39896/B
add pin constraint /g39896/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================440=================
g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] ===> g39896 [NAND2X1 @ clk_i]:A(pi:in_slt_405) ===> g39895 [INVX1 @ clk_i]:A(n_4747) ===> g37486 [NAND2X1 @ clk_i]:B(n_2895) ===> g37381 [OAI21X1 @ clk_i]:B0(n_4673) ===> g31258 [MX2X1 @ clk_i]:A(n_5484) ===> u9_mem_reg_b0_b_b21_b[clk_i](n_10163) -- g37381:A0

add primary input -internal /g31258/A
add pin constraint /g31258/A C1
add primary input -internal /g31258/B
add pin constraint /g31258/B C0
add primary input -internal /g31258/S0
add pin constraint /g31258/S0 C0
add primary input -internal /g37381/A1
add pin constraint /g37381/A1 C1
add primary input -internal /g37381/A0
add pin constraint /g37381/A0 C1
add primary input -internal /g37381/B0
add pin constraint /g37381/B0 C0
add primary input -internal /g37486/A
add pin constraint /g37486/A C1
add primary input -internal /g37486/B
add pin constraint /g37486/B C1
add primary input -internal /g39895/A
add pin constraint /g39895/A C0
add pin constraint /g39896/A C1
add primary input -internal /g39896/B
add pin constraint /g39896/B C1
For sender domain g31822:Y(n_9529) --  u1_slt3_reg_b9_b[bit_clk_pad_i] 1
===================441=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g31382 [MX2X1 @ clk_i]:B(pi:in_slt_449) ===> u11_din_tmp1_reg_b5_b[clk_i](n_10100) -- g31382:A

add primary input -internal /g31382/A
add pin constraint /g31382/A C0
add pin constraint /g31382/B C1
add primary input -internal /g31382/S0
add pin constraint /g31382/S0 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================442=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37917 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37181 [NAND2X1 @ clk_i]:A(n_4563) ===> g36008 [MX2X1 @ clk_i]:A(n_6547) ===> g31245 [MX2X1 @ clk_i]:A(n_6626) ===> u11_mem_reg_b3_b_b7_b[clk_i](n_10827) -- g42194:A

add primary input -internal /g31245/A
add pin constraint /g31245/A C1
add primary input -internal /g31245/B
add pin constraint /g31245/B C0
add primary input -internal /g31245/S0
add pin constraint /g31245/S0 C0
add primary input -internal /g36008/A
add pin constraint /g36008/A C1
add primary input -internal /g36008/B
add pin constraint /g36008/B C0
add primary input -internal /g36008/S0
add pin constraint /g36008/S0 C0
add primary input -internal /g37181/A
add pin constraint /g37181/A C0
add primary input -internal /g37181/B
add pin constraint /g37181/B C1
add primary input -internal /g37917/A1
add pin constraint /g37917/A1 C0
add primary input -internal /g37917/A0
add pin constraint /g37917/A0 C0
add primary input -internal /g37917/B0
add pin constraint /g37917/B0 C1
add pin constraint /g37917/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================443=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37917 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37181 [NAND2X1 @ clk_i]:A(n_4563) ===> g36057 [MX2X1 @ clk_i]:B(n_6547) ===> g31191 [MX2X1 @ clk_i]:A(n_6549) ===> u11_mem_reg_b1_b_b7_b[clk_i](n_10546) -- g42308:A

add primary input -internal /g31191/A
add pin constraint /g31191/A C1
add primary input -internal /g31191/B
add pin constraint /g31191/B C0
add primary input -internal /g31191/S0
add pin constraint /g31191/S0 C0
add primary input -internal /g36057/A
add pin constraint /g36057/A C0
add primary input -internal /g36057/B
add pin constraint /g36057/B C1
add primary input -internal /g36057/S0
add pin constraint /g36057/S0 C1
add primary input -internal /g37181/A
add pin constraint /g37181/A C0
add primary input -internal /g37181/B
add pin constraint /g37181/B C1
add primary input -internal /g37917/A1
add pin constraint /g37917/A1 C0
add primary input -internal /g37917/A0
add pin constraint /g37917/A0 C0
add primary input -internal /g37917/B0
add pin constraint /g37917/B0 C1
add pin constraint /g37917/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================444=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37917 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37181 [NAND2X1 @ clk_i]:A(n_4563) ===> g36068 [MX2X1 @ clk_i]:B(n_6547) ===> g31219 [MX2X1 @ clk_i]:A(n_6531) ===> u11_mem_reg_b2_b_b7_b[clk_i](n_10838) -- g42798:A

add primary input -internal /g31219/A
add pin constraint /g31219/A C1
add primary input -internal /g31219/B
add pin constraint /g31219/B C0
add primary input -internal /g31219/S0
add pin constraint /g31219/S0 C0
add primary input -internal /g36068/A
add pin constraint /g36068/A C0
add primary input -internal /g36068/B
add pin constraint /g36068/B C1
add primary input -internal /g36068/S0
add pin constraint /g36068/S0 C1
add primary input -internal /g37181/A
add pin constraint /g37181/A C0
add primary input -internal /g37181/B
add pin constraint /g37181/B C1
add primary input -internal /g37917/A1
add pin constraint /g37917/A1 C0
add primary input -internal /g37917/A0
add pin constraint /g37917/A0 C0
add primary input -internal /g37917/B0
add pin constraint /g37917/B0 C1
add pin constraint /g37917/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================445=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37917 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37181 [NAND2X1 @ clk_i]:A(n_4563) ===> g36177 [MX2X1 @ clk_i]:B(n_6547) ===> g31332 [MX2X1 @ clk_i]:A(n_6348) ===> u11_mem_reg_b0_b_b7_b[clk_i](n_10417) -- g42687:A

add primary input -internal /g31332/A
add pin constraint /g31332/A C1
add primary input -internal /g31332/B
add pin constraint /g31332/B C0
add primary input -internal /g31332/S0
add pin constraint /g31332/S0 C0
add primary input -internal /g36177/A
add pin constraint /g36177/A C0
add primary input -internal /g36177/B
add pin constraint /g36177/B C1
add primary input -internal /g36177/S0
add pin constraint /g36177/S0 C1
add primary input -internal /g37181/A
add pin constraint /g37181/A C0
add primary input -internal /g37181/B
add pin constraint /g37181/B C1
add primary input -internal /g37917/A1
add pin constraint /g37917/A1 C0
add primary input -internal /g37917/A0
add pin constraint /g37917/A0 C0
add primary input -internal /g37917/B0
add pin constraint /g37917/B0 C1
add pin constraint /g37917/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================446=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g35970 [MX2X1 @ clk_i]:A(n_5983) ===> g31086 [MX2X1 @ clk_i]:A(n_6036) ===> u11_mem_reg_b3_b_b9_b[clk_i](n_10654) -- g42349:A

add primary input -internal /g31086/A
add pin constraint /g31086/A C1
add primary input -internal /g31086/B
add pin constraint /g31086/B C0
add primary input -internal /g31086/S0
add pin constraint /g31086/S0 C0
add primary input -internal /g35970/A
add pin constraint /g35970/A C1
add primary input -internal /g35970/B
add pin constraint /g35970/B C0
add primary input -internal /g35970/S0
add pin constraint /g35970/S0 C0
add primary input -internal /g37183/A
add pin constraint /g37183/A C0
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C0
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C1
add pin constraint /g37921/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================447=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g36093 [MX2X1 @ clk_i]:B(n_5983) ===> g31194 [MX2X1 @ clk_i]:A(n_5985) ===> u11_mem_reg_b1_b_b9_b[clk_i](n_10543) -- g42019:A

add primary input -internal /g31194/A
add pin constraint /g31194/A C1
add primary input -internal /g31194/B
add pin constraint /g31194/B C0
add primary input -internal /g31194/S0
add pin constraint /g31194/S0 C0
add primary input -internal /g36093/A
add pin constraint /g36093/A C0
add primary input -internal /g36093/B
add pin constraint /g36093/B C1
add primary input -internal /g36093/S0
add pin constraint /g36093/S0 C1
add primary input -internal /g37183/A
add pin constraint /g37183/A C0
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C0
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C1
add pin constraint /g37921/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================448=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g36120 [MX2X1 @ clk_i]:B(n_5983) ===> g31221 [MX2X1 @ clk_i]:A(n_5970) ===> u11_mem_reg_b2_b_b9_b[clk_i](n_10476) -- g42847:A

add primary input -internal /g31221/A
add pin constraint /g31221/A C1
add primary input -internal /g31221/B
add pin constraint /g31221/B C0
add primary input -internal /g31221/S0
add pin constraint /g31221/S0 C0
add primary input -internal /g36120/A
add pin constraint /g36120/A C0
add primary input -internal /g36120/B
add pin constraint /g36120/B C1
add primary input -internal /g36120/S0
add pin constraint /g36120/S0 C1
add primary input -internal /g37183/A
add pin constraint /g37183/A C0
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C0
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C1
add pin constraint /g37921/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================449=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g37921 [AOI22X1 @ clk_i]:B1(pi:in_slt_449) ===> g37183 [NAND2X1 @ clk_i]:A(n_3894) ===> g36179 [MX2X1 @ clk_i]:B(n_5983) ===> g31335 [MX2X1 @ clk_i]:A(n_5948) ===> u11_mem_reg_b0_b_b9_b[clk_i](n_10413) -- g41960:A

add primary input -internal /g31335/A
add pin constraint /g31335/A C1
add primary input -internal /g31335/B
add pin constraint /g31335/B C0
add primary input -internal /g31335/S0
add pin constraint /g31335/S0 C0
add primary input -internal /g36179/A
add pin constraint /g36179/A C0
add primary input -internal /g36179/B
add pin constraint /g36179/B C1
add primary input -internal /g36179/S0
add pin constraint /g36179/S0 C1
add primary input -internal /g37183/A
add pin constraint /g37183/A C0
add primary input -internal /g37183/B
add pin constraint /g37183/B C1
add pin constraint /g37921/A1 C0
add primary input -internal /g37921/A0
add pin constraint /g37921/A0 C0
add primary input -internal /g37921/B0
add pin constraint /g37921/B0 C1
add pin constraint /g37921/B1 C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================450=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g39266 [NAND2X1 @ clk_i]:B(pi:in_slt_449) ===> g37290 [MX2X1 @ clk_i]:B(n_5317) ===> g31025 [OAI21X1 @ clk_i]:A0(n_5323) ===> u11_mem_reg_b1_b_b21_b[clk_i](n_10894) -- g37290:A

add primary input -internal /g31025/A1
add pin constraint /g31025/A1 C0
add primary input -internal /g31025/A0
add pin constraint /g31025/A0 C0
add primary input -internal /g31025/B0
add pin constraint /g31025/B0 C1
add primary input -internal /g37290/A
add pin constraint /g37290/A C1
add primary input -internal /g37290/B
add pin constraint /g37290/B C0
add primary input -internal /g37290/S0
add pin constraint /g37290/S0 C1
add primary input -internal /g39266/A
add pin constraint /g39266/A C1
add pin constraint /g39266/B C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================451=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g39266 [NAND2X1 @ clk_i]:B(pi:in_slt_449) ===> g37294 [MX2X1 @ clk_i]:B(n_5317) ===> g31039 [OAI21X1 @ clk_i]:A0(n_5318) ===> u11_mem_reg_b2_b_b21_b[clk_i](n_10873) -- g37294:A

add primary input -internal /g31039/A1
add pin constraint /g31039/A1 C0
add primary input -internal /g31039/A0
add pin constraint /g31039/A0 C0
add primary input -internal /g31039/B0
add pin constraint /g31039/B0 C1
add primary input -internal /g37294/A
add pin constraint /g37294/A C1
add primary input -internal /g37294/B
add pin constraint /g37294/B C0
add primary input -internal /g37294/S0
add pin constraint /g37294/S0 C1
add primary input -internal /g39266/A
add pin constraint /g39266/A C1
add pin constraint /g39266/B C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================452=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g39266 [NAND2X1 @ clk_i]:B(pi:in_slt_449) ===> g37484 [NOR2X1 @ clk_i]:A(n_5317) ===> g37209 [AOI21X1 @ clk_i]:B0(n_4675) ===> g31066 [OAI21X1 @ clk_i]:A0(n_5527) ===> u11_mem_reg_b3_b_b21_b[clk_i](n_10855) -- g42181:A

add primary input -internal /g31066/A1
add pin constraint /g31066/A1 C0
add primary input -internal /g31066/A0
add pin constraint /g31066/A0 C0
add primary input -internal /g31066/B0
add pin constraint /g31066/B0 C1
add primary input -internal /g37209/A1
add pin constraint /g37209/A1 C0
add primary input -internal /g37209/A0
add pin constraint /g37209/A0 C0
add primary input -internal /g37209/B0
add pin constraint /g37209/B0 C1
add primary input -internal /g37484/A
add pin constraint /g37484/A C0
add primary input -internal /g37484/B
add pin constraint /g37484/B C1
add primary input -internal /g39266/A
add pin constraint /g39266/A C1
add pin constraint /g39266/B C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================453=================
g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] ===> g39266 [NAND2X1 @ clk_i]:B(pi:in_slt_449) ===> g39265 [INVX1 @ clk_i]:A(n_5317) ===> g37554 [NAND2X1 @ clk_i]:B(n_4205) ===> g37390 [OAI21X1 @ clk_i]:B0(n_5242) ===> g31304 [MX2X1 @ clk_i]:A(n_5664) ===> u11_mem_reg_b0_b_b21_b[clk_i](n_10444) -- g37390:A0

add primary input -internal /g31304/A
add pin constraint /g31304/A C1
add primary input -internal /g31304/B
add pin constraint /g31304/B C0
add primary input -internal /g31304/S0
add pin constraint /g31304/S0 C0
add primary input -internal /g37390/A1
add pin constraint /g37390/A1 C1
add primary input -internal /g37390/A0
add pin constraint /g37390/A0 C1
add primary input -internal /g37390/B0
add pin constraint /g37390/B0 C0
add primary input -internal /g37554/A
add pin constraint /g37554/A C1
add primary input -internal /g37554/B
add pin constraint /g37554/B C1
add primary input -internal /g39265/A
add pin constraint /g39265/A C0
add primary input -internal /g39266/A
add pin constraint /g39266/A C1
add pin constraint /g39266/B C1
For sender domain g31824:Y(n_9527) --  u1_slt6_reg_b9_b[bit_clk_pad_i] 1
===================454=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g31381 [MX2X1 @ clk_i]:B(pi:in_slt_448) ===> u11_din_tmp1_reg_b4_b[clk_i](n_10101) -- g31381:A

add primary input -internal /g31381/A
add pin constraint /g31381/A C0
add pin constraint /g31381/B C1
add primary input -internal /g31381/S0
add pin constraint /g31381/S0 C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================455=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g37913 [AOI22X1 @ clk_i]:B1(pi:in_slt_448) ===> g37180 [NAND2X1 @ clk_i]:A(n_4565) ===> g35981 [MX2X1 @ clk_i]:A(n_6486) ===> g31243 [MX2X1 @ clk_i]:A(n_6659) ===> u11_mem_reg_b3_b_b6_b[clk_i](n_10828) -- g42171:A

add primary input -internal /g31243/A
add pin constraint /g31243/A C1
add primary input -internal /g31243/B
add pin constraint /g31243/B C0
add primary input -internal /g31243/S0
add pin constraint /g31243/S0 C0
add primary input -internal /g35981/A
add pin constraint /g35981/A C1
add primary input -internal /g35981/B
add pin constraint /g35981/B C0
add primary input -internal /g35981/S0
add pin constraint /g35981/S0 C0
add primary input -internal /g37180/A
add pin constraint /g37180/A C0
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g37913/A1
add pin constraint /g37913/A1 C0
add primary input -internal /g37913/A0
add pin constraint /g37913/A0 C0
add primary input -internal /g37913/B0
add pin constraint /g37913/B0 C1
add pin constraint /g37913/B1 C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================456=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g37913 [AOI22X1 @ clk_i]:B1(pi:in_slt_448) ===> g37180 [NAND2X1 @ clk_i]:A(n_4565) ===> g36091 [MX2X1 @ clk_i]:B(n_6486) ===> g31190 [MX2X1 @ clk_i]:A(n_6488) ===> u11_mem_reg_b1_b_b6_b[clk_i](n_10547) -- g43002:A

add primary input -internal /g31190/A
add pin constraint /g31190/A C1
add primary input -internal /g31190/B
add pin constraint /g31190/B C0
add primary input -internal /g31190/S0
add pin constraint /g31190/S0 C0
add primary input -internal /g36091/A
add pin constraint /g36091/A C0
add primary input -internal /g36091/B
add pin constraint /g36091/B C1
add primary input -internal /g36091/S0
add pin constraint /g36091/S0 C1
add primary input -internal /g37180/A
add pin constraint /g37180/A C0
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g37913/A1
add pin constraint /g37913/A1 C0
add primary input -internal /g37913/A0
add pin constraint /g37913/A0 C0
add primary input -internal /g37913/B0
add pin constraint /g37913/B0 C1
add pin constraint /g37913/B1 C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================457=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g37913 [AOI22X1 @ clk_i]:B1(pi:in_slt_448) ===> g37180 [NAND2X1 @ clk_i]:A(n_4565) ===> g36118 [MX2X1 @ clk_i]:B(n_6486) ===> g31218 [MX2X1 @ clk_i]:A(n_6435) ===> u11_mem_reg_b2_b_b6_b[clk_i](n_10489) -- g42643:A

add primary input -internal /g31218/A
add pin constraint /g31218/A C1
add primary input -internal /g31218/B
add pin constraint /g31218/B C0
add primary input -internal /g31218/S0
add pin constraint /g31218/S0 C0
add primary input -internal /g36118/A
add pin constraint /g36118/A C0
add primary input -internal /g36118/B
add pin constraint /g36118/B C1
add primary input -internal /g36118/S0
add pin constraint /g36118/S0 C1
add primary input -internal /g37180/A
add pin constraint /g37180/A C0
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g37913/A1
add pin constraint /g37913/A1 C0
add primary input -internal /g37913/A0
add pin constraint /g37913/A0 C0
add primary input -internal /g37913/B0
add pin constraint /g37913/B0 C1
add pin constraint /g37913/B1 C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================458=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g37913 [AOI22X1 @ clk_i]:B1(pi:in_slt_448) ===> g37180 [NAND2X1 @ clk_i]:A(n_4565) ===> g36176 [MX2X1 @ clk_i]:B(n_6486) ===> g31330 [MX2X1 @ clk_i]:A(n_6350) ===> u11_mem_reg_b0_b_b6_b[clk_i](n_10420) -- g42834:A

add primary input -internal /g31330/A
add pin constraint /g31330/A C1
add primary input -internal /g31330/B
add pin constraint /g31330/B C0
add primary input -internal /g31330/S0
add pin constraint /g31330/S0 C0
add primary input -internal /g36176/A
add pin constraint /g36176/A C0
add primary input -internal /g36176/B
add pin constraint /g36176/B C1
add primary input -internal /g36176/S0
add pin constraint /g36176/S0 C1
add primary input -internal /g37180/A
add pin constraint /g37180/A C0
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g37913/A1
add pin constraint /g37913/A1 C0
add primary input -internal /g37913/A0
add pin constraint /g37913/A0 C0
add primary input -internal /g37913/B0
add pin constraint /g37913/B0 C1
add pin constraint /g37913/B1 C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================459=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39045 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37281 [MX2X1 @ clk_i]:B(n_5335) ===> g31038 [OAI21X1 @ clk_i]:A0(n_5337) ===> u11_mem_reg_b2_b_b20_b[clk_i](n_10875) -- g37281:A

add primary input -internal /g31038/A1
add pin constraint /g31038/A1 C0
add primary input -internal /g31038/A0
add pin constraint /g31038/A0 C0
add primary input -internal /g31038/B0
add pin constraint /g31038/B0 C1
add primary input -internal /g37281/A
add pin constraint /g37281/A C1
add primary input -internal /g37281/B
add pin constraint /g37281/B C0
add primary input -internal /g37281/S0
add pin constraint /g37281/S0 C1
add primary input -internal /g39045/A
add pin constraint /g39045/A C1
add pin constraint /g39045/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================460=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39045 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37282 [MX2X1 @ clk_i]:B(n_5335) ===> g31024 [OAI21X1 @ clk_i]:A0(n_5336) ===> u11_mem_reg_b1_b_b20_b[clk_i](n_10895) -- g37282:A

add primary input -internal /g31024/A1
add pin constraint /g31024/A1 C0
add primary input -internal /g31024/A0
add pin constraint /g31024/A0 C0
add primary input -internal /g31024/B0
add pin constraint /g31024/B0 C1
add primary input -internal /g37282/A
add pin constraint /g37282/A C1
add primary input -internal /g37282/B
add pin constraint /g37282/B C0
add primary input -internal /g37282/S0
add pin constraint /g37282/S0 C1
add primary input -internal /g39045/A
add pin constraint /g39045/A C1
add pin constraint /g39045/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================461=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39045 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37583 [NOR2X1 @ clk_i]:A(n_5335) ===> g37264 [AOI21X1 @ clk_i]:B0(n_4638) ===> g31064 [OAI21X1 @ clk_i]:A0(n_5495) ===> u11_mem_reg_b3_b_b20_b[clk_i](n_10856) -- g42033:A

add primary input -internal /g31064/A1
add pin constraint /g31064/A1 C0
add primary input -internal /g31064/A0
add pin constraint /g31064/A0 C0
add primary input -internal /g31064/B0
add pin constraint /g31064/B0 C1
add primary input -internal /g37264/A1
add pin constraint /g37264/A1 C0
add primary input -internal /g37264/A0
add pin constraint /g37264/A0 C0
add primary input -internal /g37264/B0
add pin constraint /g37264/B0 C1
add primary input -internal /g37583/A
add pin constraint /g37583/A C0
add primary input -internal /g37583/B
add pin constraint /g37583/B C1
add primary input -internal /g39045/A
add pin constraint /g39045/A C1
add pin constraint /g39045/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================462=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39045 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g39044 [INVX1 @ clk_i]:A(n_5335) ===> g37514 [NAND2X1 @ clk_i]:B(n_4238) ===> g37395 [OAI21X1 @ clk_i]:B0(n_5245) ===> g31303 [MX2X1 @ clk_i]:A(n_5657) ===> u11_mem_reg_b0_b_b20_b[clk_i](n_10445) -- g37395:A0

add primary input -internal /g31303/A
add pin constraint /g31303/A C1
add primary input -internal /g31303/B
add pin constraint /g31303/B C0
add primary input -internal /g31303/S0
add pin constraint /g31303/S0 C0
add primary input -internal /g37395/A1
add pin constraint /g37395/A1 C1
add primary input -internal /g37395/A0
add pin constraint /g37395/A0 C1
add primary input -internal /g37395/B0
add pin constraint /g37395/B0 C0
add primary input -internal /g37514/A
add pin constraint /g37514/A C1
add primary input -internal /g37514/B
add pin constraint /g37514/B C1
add primary input -internal /g39044/A
add pin constraint /g39044/A C0
add primary input -internal /g39045/A
add pin constraint /g39045/A C1
add pin constraint /g39045/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================463=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39780 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37182 [NAND2X1 @ clk_i]:B(n_2248) ===> g35991 [MX2X1 @ clk_i]:A(n_6483) ===> g31084 [MX2X1 @ clk_i]:A(n_6651) ===> u11_mem_reg_b3_b_b8_b[clk_i](n_10655) -- g42636:A

add primary input -internal /g31084/A
add pin constraint /g31084/A C1
add primary input -internal /g31084/B
add pin constraint /g31084/B C0
add primary input -internal /g31084/S0
add pin constraint /g31084/S0 C0
add primary input -internal /g35991/A
add pin constraint /g35991/A C1
add primary input -internal /g35991/B
add pin constraint /g35991/B C0
add primary input -internal /g35991/S0
add pin constraint /g35991/S0 C0
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C0
add primary input -internal /g39780/A
add pin constraint /g39780/A C1
add pin constraint /g39780/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================464=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39780 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37182 [NAND2X1 @ clk_i]:B(n_2248) ===> g36092 [MX2X1 @ clk_i]:B(n_6483) ===> g31192 [MX2X1 @ clk_i]:A(n_6485) ===> u11_mem_reg_b1_b_b8_b[clk_i](n_10545) -- g42485:A

add primary input -internal /g31192/A
add pin constraint /g31192/A C1
add primary input -internal /g31192/B
add pin constraint /g31192/B C0
add primary input -internal /g31192/S0
add pin constraint /g31192/S0 C0
add primary input -internal /g36092/A
add pin constraint /g36092/A C0
add primary input -internal /g36092/B
add pin constraint /g36092/B C1
add primary input -internal /g36092/S0
add pin constraint /g36092/S0 C1
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C0
add primary input -internal /g39780/A
add pin constraint /g39780/A C1
add pin constraint /g39780/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================465=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39780 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37182 [NAND2X1 @ clk_i]:B(n_2248) ===> g36119 [MX2X1 @ clk_i]:B(n_6483) ===> g31220 [MX2X1 @ clk_i]:A(n_6432) ===> u11_mem_reg_b2_b_b8_b[clk_i](n_10837) -- g42139:A

add primary input -internal /g31220/A
add pin constraint /g31220/A C1
add primary input -internal /g31220/B
add pin constraint /g31220/B C0
add primary input -internal /g31220/S0
add pin constraint /g31220/S0 C0
add primary input -internal /g36119/A
add pin constraint /g36119/A C0
add primary input -internal /g36119/B
add pin constraint /g36119/B C1
add primary input -internal /g36119/S0
add pin constraint /g36119/S0 C1
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C0
add primary input -internal /g39780/A
add pin constraint /g39780/A C1
add pin constraint /g39780/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================466=================
g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] ===> g39780 [NAND2X1 @ clk_i]:B(pi:in_slt_448) ===> g37182 [NAND2X1 @ clk_i]:B(n_2248) ===> g36178 [MX2X1 @ clk_i]:B(n_6483) ===> g31333 [MX2X1 @ clk_i]:A(n_6345) ===> u11_mem_reg_b0_b_b8_b[clk_i](n_10416) -- g42474:A

add primary input -internal /g31333/A
add pin constraint /g31333/A C1
add primary input -internal /g31333/B
add pin constraint /g31333/B C0
add primary input -internal /g31333/S0
add pin constraint /g31333/S0 C0
add primary input -internal /g36178/A
add pin constraint /g36178/A C0
add primary input -internal /g36178/B
add pin constraint /g36178/B C1
add primary input -internal /g36178/S0
add pin constraint /g36178/S0 C1
add primary input -internal /g37182/A
add pin constraint /g37182/A C1
add primary input -internal /g37182/B
add pin constraint /g37182/B C0
add primary input -internal /g39780/A
add pin constraint /g39780/A C1
add pin constraint /g39780/B C1
For sender domain g33189:Y(n_9353) --  u1_slt6_reg_b8_b[bit_clk_pad_i] 1
===================467=================
g33186:Y(n_9356) --  u1_slt2_reg_b8_b[bit_clk_pad_i] ===> g40426 [MX2X1 @ clk_i]:B(pi:in_slt_834) ===> u15_crac_din_reg_b4_b[clk_i](n_1034) -- g37347:B1

add primary input -internal /g40426/A
add pin constraint /g40426/A C0
add pin constraint /g40426/B C1
add primary input -internal /g40426/S0
add pin constraint /g40426/S0 C1
For sender domain g33186:Y(n_9356) --  u1_slt2_reg_b8_b[bit_clk_pad_i] 1
===================468=================
g33185:Y(n_9357) --  u1_slt1_reg_b8_b[bit_clk_pad_i] ===> g39987 [AOI21X1 @ clk_i]:A1(pi:in_slt_750) ===> g37541 [NAND2X1 @ clk_i]:A(n_531) ===> g33385 [AOI21X1 @ clk_i]:B0(n_1009) ===> g32759 [OR2X1 @ clk_i]:A(n_9510) ===> u14_u2_en_out_l_reg[clk_i](n_9638) -- g29513:A

add primary input -internal /g32759/A
add pin constraint /g32759/A C1
add primary input -internal /g32759/B
add pin constraint /g32759/B C0
add primary input -internal /g33385/A1
add pin constraint /g33385/A1 C1
add primary input -internal /g33385/A0
add pin constraint /g33385/A0 C0
add primary input -internal /g33385/B0
add pin constraint /g33385/B0 C0
add primary input -internal /g37541/A
add pin constraint /g37541/A C1
add pin constraint /g37541/B C1
add pin constraint /g39987/A1 C0
add primary input -internal /g39987/A0
add pin constraint /g39987/A0 C1
add primary input -internal /g39987/B0
add pin constraint /g39987/B0 C0
For sender domain g33185:Y(n_9357) --  u1_slt1_reg_b8_b[bit_clk_pad_i] 0
===================469=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g31349 [MX2X1 @ clk_i]:B(pi:in_slt_426) ===> u10_din_tmp1_reg_b4_b[clk_i](n_9869) -- g31349:A

add primary input -internal /g31349/A
add pin constraint /g31349/A C1
add pin constraint /g31349/B C0
add primary input -internal /g31349/S0
add pin constraint /g31349/S0 C1
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================470=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g37986 [AOI22X1 @ clk_i]:B1(pi:in_slt_426) ===> g37188 [NAND2X1 @ clk_i]:A(n_4550) ===> g36015 [MX2X1 @ clk_i]:B(n_6566) ===> g31142 [MX2X1 @ clk_i]:A(n_6613) ===> u10_mem_reg_b2_b_b6_b[clk_i](n_10649) -- g41863:A

add primary input -internal /g31142/A
add pin constraint /g31142/A C0
add primary input -internal /g31142/B
add pin constraint /g31142/B C1
add primary input -internal /g31142/S0
add pin constraint /g31142/S0 C0
add primary input -internal /g36015/A
add pin constraint /g36015/A C1
add primary input -internal /g36015/B
add pin constraint /g36015/B C0
add primary input -internal /g36015/S0
add pin constraint /g36015/S0 C1
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g37986/A1
add pin constraint /g37986/A1 C1
add primary input -internal /g37986/A0
add pin constraint /g37986/A0 C0
add primary input -internal /g37986/B0
add pin constraint /g37986/B0 C1
add pin constraint /g37986/B1 C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================471=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g37986 [AOI22X1 @ clk_i]:B1(pi:in_slt_426) ===> g37188 [NAND2X1 @ clk_i]:A(n_4550) ===> g36043 [MX2X1 @ clk_i]:A(n_6566) ===> g31172 [MX2X1 @ clk_i]:A(n_6567) ===> u10_mem_reg_b3_b_b6_b[clk_i](n_10219) -- g41919:A

add primary input -internal /g31172/A
add pin constraint /g31172/A C0
add primary input -internal /g31172/B
add pin constraint /g31172/B C1
add primary input -internal /g31172/S0
add pin constraint /g31172/S0 C0
add primary input -internal /g36043/A
add pin constraint /g36043/A C0
add primary input -internal /g36043/B
add pin constraint /g36043/B C1
add primary input -internal /g36043/S0
add pin constraint /g36043/S0 C0
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g37986/A1
add pin constraint /g37986/A1 C1
add primary input -internal /g37986/A0
add pin constraint /g37986/A0 C0
add primary input -internal /g37986/B0
add pin constraint /g37986/B0 C1
add pin constraint /g37986/B1 C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================472=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g37986 [AOI22X1 @ clk_i]:B1(pi:in_slt_426) ===> g37188 [NAND2X1 @ clk_i]:A(n_4550) ===> g36130 [MX2X1 @ clk_i]:B(n_6566) ===> g31237 [MX2X1 @ clk_i]:A(n_6409) ===> u10_mem_reg_b1_b_b6_b[clk_i](n_10181) -- g42973:A

add primary input -internal /g31237/A
add pin constraint /g31237/A C0
add primary input -internal /g31237/B
add pin constraint /g31237/B C1
add primary input -internal /g31237/S0
add pin constraint /g31237/S0 C0
add primary input -internal /g36130/A
add pin constraint /g36130/A C1
add primary input -internal /g36130/B
add pin constraint /g36130/B C0
add primary input -internal /g36130/S0
add pin constraint /g36130/S0 C1
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g37986/A1
add pin constraint /g37986/A1 C1
add primary input -internal /g37986/A0
add pin constraint /g37986/A0 C0
add primary input -internal /g37986/B0
add pin constraint /g37986/B0 C1
add pin constraint /g37986/B1 C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================473=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g37986 [AOI22X1 @ clk_i]:B1(pi:in_slt_426) ===> g37188 [NAND2X1 @ clk_i]:A(n_4550) ===> g36186 [MX2X1 @ clk_i]:B(n_6566) ===> g31342 [MX2X1 @ clk_i]:A(n_6332) ===> u10_mem_reg_b0_b_b6_b[clk_i](n_10122) -- g41925:A

add primary input -internal /g31342/A
add pin constraint /g31342/A C0
add primary input -internal /g31342/B
add pin constraint /g31342/B C1
add primary input -internal /g31342/S0
add pin constraint /g31342/S0 C0
add primary input -internal /g36186/A
add pin constraint /g36186/A C1
add primary input -internal /g36186/B
add pin constraint /g36186/B C0
add primary input -internal /g36186/S0
add pin constraint /g36186/S0 C1
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g37986/A1
add pin constraint /g37986/A1 C1
add primary input -internal /g37986/A0
add pin constraint /g37986/A0 C0
add primary input -internal /g37986/B0
add pin constraint /g37986/B0 C1
add pin constraint /g37986/B1 C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================474=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39908 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37211 [MX2X1 @ clk_i]:B(n_5292) ===> g30948 [OAI21X1 @ clk_i]:A0(n_5380) ===> u10_mem_reg_b2_b_b20_b[clk_i](n_10770) -- g37211:A

add primary input -internal /g30948/A1
add pin constraint /g30948/A1 C0
add primary input -internal /g30948/A0
add pin constraint /g30948/A0 C1
add primary input -internal /g30948/B0
add pin constraint /g30948/B0 C0
add primary input -internal /g37211/A
add pin constraint /g37211/A C0
add primary input -internal /g37211/B
add pin constraint /g37211/B C1
add primary input -internal /g37211/S0
add pin constraint /g37211/S0 C1
add primary input -internal /g39908/A
add pin constraint /g39908/A C1
add pin constraint /g39908/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================475=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39908 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37306 [MX2X1 @ clk_i]:B(n_5292) ===> g31051 [OAI21X1 @ clk_i]:A0(n_5293) ===> u10_mem_reg_b1_b_b20_b[clk_i](n_10674) -- g37306:A

add primary input -internal /g31051/A1
add pin constraint /g31051/A1 C0
add primary input -internal /g31051/A0
add pin constraint /g31051/A0 C1
add primary input -internal /g31051/B0
add pin constraint /g31051/B0 C0
add primary input -internal /g37306/A
add pin constraint /g37306/A C0
add primary input -internal /g37306/B
add pin constraint /g37306/B C1
add primary input -internal /g37306/S0
add pin constraint /g37306/S0 C1
add primary input -internal /g39908/A
add pin constraint /g39908/A C1
add pin constraint /g39908/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================476=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39908 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37497 [NOR2X1 @ clk_i]:A(n_5292) ===> g37242 [AOI21X1 @ clk_i]:B0(n_4666) ===> g31006 [OAI21X1 @ clk_i]:A0(n_5521) ===> u10_mem_reg_b3_b_b20_b[clk_i](n_10695) -- g43060:A

add primary input -internal /g31006/A1
add pin constraint /g31006/A1 C0
add primary input -internal /g31006/A0
add pin constraint /g31006/A0 C1
add primary input -internal /g31006/B0
add pin constraint /g31006/B0 C0
add primary input -internal /g37242/A1
add pin constraint /g37242/A1 C1
add primary input -internal /g37242/A0
add pin constraint /g37242/A0 C0
add primary input -internal /g37242/B0
add pin constraint /g37242/B0 C0
add primary input -internal /g37497/A
add pin constraint /g37497/A C1
add primary input -internal /g37497/B
add pin constraint /g37497/B C1
add primary input -internal /g39908/A
add pin constraint /g39908/A C1
add pin constraint /g39908/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================477=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39908 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g39907 [INVX1 @ clk_i]:A(n_5292) ===> g37556 [NAND2X1 @ clk_i]:B(n_4111) ===> g37378 [OAI21X1 @ clk_i]:B0(n_5240) ===> g31307 [MX2X1 @ clk_i]:A(n_5665) ===> u10_mem_reg_b0_b_b20_b[clk_i](n_10130) -- g37378:A0

add primary input -internal /g31307/A
add pin constraint /g31307/A C0
add primary input -internal /g31307/B
add pin constraint /g31307/B C1
add primary input -internal /g31307/S0
add pin constraint /g31307/S0 C0
add primary input -internal /g37378/A1
add pin constraint /g37378/A1 C1
add primary input -internal /g37378/A0
add pin constraint /g37378/A0 C0
add primary input -internal /g37378/B0
add pin constraint /g37378/B0 C1
add primary input -internal /g37556/A
add pin constraint /g37556/A C1
add primary input -internal /g37556/B
add pin constraint /g37556/B C0
add primary input -internal /g39907/A
add pin constraint /g39907/A C1
add primary input -internal /g39908/A
add pin constraint /g39908/A C1
add pin constraint /g39908/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================478=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39847 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37191 [NAND2X1 @ clk_i]:B(n_2239) ===> g36021 [MX2X1 @ clk_i]:B(n_6003) ===> g31150 [MX2X1 @ clk_i]:A(n_6022) ===> u10_mem_reg_b2_b_b8_b[clk_i](n_10244) -- g42682:A

add primary input -internal /g31150/A
add pin constraint /g31150/A C0
add primary input -internal /g31150/B
add pin constraint /g31150/B C1
add primary input -internal /g31150/S0
add pin constraint /g31150/S0 C0
add primary input -internal /g36021/A
add pin constraint /g36021/A C1
add primary input -internal /g36021/B
add pin constraint /g36021/B C0
add primary input -internal /g36021/S0
add pin constraint /g36021/S0 C1
add primary input -internal /g37191/A
add pin constraint /g37191/A C1
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g39847/A
add pin constraint /g39847/A C1
add pin constraint /g39847/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================479=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39847 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37191 [NAND2X1 @ clk_i]:B(n_2239) ===> g36045 [MX2X1 @ clk_i]:A(n_6003) ===> g31174 [MX2X1 @ clk_i]:A(n_6004) ===> u10_mem_reg_b3_b_b8_b[clk_i](n_10216) -- g42354:A

add primary input -internal /g31174/A
add pin constraint /g31174/A C0
add primary input -internal /g31174/B
add pin constraint /g31174/B C1
add primary input -internal /g31174/S0
add pin constraint /g31174/S0 C0
add primary input -internal /g36045/A
add pin constraint /g36045/A C0
add primary input -internal /g36045/B
add pin constraint /g36045/B C1
add primary input -internal /g36045/S0
add pin constraint /g36045/S0 C0
add primary input -internal /g37191/A
add pin constraint /g37191/A C1
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g39847/A
add pin constraint /g39847/A C1
add pin constraint /g39847/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================480=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39847 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37191 [NAND2X1 @ clk_i]:B(n_2239) ===> g36132 [MX2X1 @ clk_i]:B(n_6003) ===> g31241 [MX2X1 @ clk_i]:A(n_5967) ===> u10_mem_reg_b1_b_b8_b[clk_i](n_10179) -- g42240:A

add primary input -internal /g31241/A
add pin constraint /g31241/A C0
add primary input -internal /g31241/B
add pin constraint /g31241/B C1
add primary input -internal /g31241/S0
add pin constraint /g31241/S0 C0
add primary input -internal /g36132/A
add pin constraint /g36132/A C1
add primary input -internal /g36132/B
add pin constraint /g36132/B C0
add primary input -internal /g36132/S0
add pin constraint /g36132/S0 C1
add primary input -internal /g37191/A
add pin constraint /g37191/A C1
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g39847/A
add pin constraint /g39847/A C1
add pin constraint /g39847/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================481=================
g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] ===> g39847 [NAND2X1 @ clk_i]:B(pi:in_slt_426) ===> g37191 [NAND2X1 @ clk_i]:B(n_2239) ===> g36184 [MX2X1 @ clk_i]:B(n_6003) ===> g31344 [MX2X1 @ clk_i]:A(n_5946) ===> u10_mem_reg_b0_b_b8_b[clk_i](n_10119) -- g42029:A

add primary input -internal /g31344/A
add pin constraint /g31344/A C0
add primary input -internal /g31344/B
add pin constraint /g31344/B C1
add primary input -internal /g31344/S0
add pin constraint /g31344/S0 C0
add primary input -internal /g36184/A
add pin constraint /g36184/A C1
add primary input -internal /g36184/B
add pin constraint /g36184/B C0
add primary input -internal /g36184/S0
add pin constraint /g36184/S0 C1
add primary input -internal /g37191/A
add pin constraint /g37191/A C1
add primary input -internal /g37191/B
add pin constraint /g37191/B C1
add primary input -internal /g39847/A
add pin constraint /g39847/A C1
add pin constraint /g39847/B C0
For sender domain g33188:Y(n_9354) --  u1_slt4_reg_b8_b[bit_clk_pad_i] 0
===================482=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g31361 [MX2X1 @ clk_i]:B(pi:in_slt_404) ===> u9_din_tmp1_reg_b4_b[clk_i](n_9775) -- g31361:A

add primary input -internal /g31361/A
add pin constraint /g31361/A C1
add pin constraint /g31361/B C0
add primary input -internal /g31361/S0
add pin constraint /g31361/S0 C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================483=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:B0(pi:in_slt_404) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36007 [MX2X1 @ clk_i]:B(n_6560) ===> g31134 [MX2X1 @ clk_i]:A(n_6629) ===> u9_mem_reg_b2_b_b8_b[clk_i](n_10265) -- g42079:A

add primary input -internal /g31134/A
add pin constraint /g31134/A C0
add primary input -internal /g31134/B
add pin constraint /g31134/B C1
add primary input -internal /g31134/S0
add pin constraint /g31134/S0 C0
add primary input -internal /g36007/A
add pin constraint /g36007/A C1
add primary input -internal /g36007/B
add pin constraint /g36007/B C0
add primary input -internal /g36007/S0
add pin constraint /g36007/S0 C1
add primary input -internal /g37142/A
add pin constraint /g37142/A C1
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C0
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================484=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:B0(pi:in_slt_404) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36049 [MX2X1 @ clk_i]:A(n_6560) ===> g31156 [MX2X1 @ clk_i]:A(n_6561) ===> u9_mem_reg_b3_b_b8_b[clk_i](n_10238) -- g43057:A

add primary input -internal /g31156/A
add pin constraint /g31156/A C0
add primary input -internal /g31156/B
add pin constraint /g31156/B C1
add primary input -internal /g31156/S0
add pin constraint /g31156/S0 C0
add primary input -internal /g36049/A
add pin constraint /g36049/A C0
add primary input -internal /g36049/B
add pin constraint /g36049/B C1
add primary input -internal /g36049/S0
add pin constraint /g36049/S0 C0
add primary input -internal /g37142/A
add pin constraint /g37142/A C1
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C0
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================485=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:B0(pi:in_slt_404) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36062 [MX2X1 @ clk_i]:B(n_6560) ===> g31113 [MX2X1 @ clk_i]:A(n_6538) ===> u9_mem_reg_b1_b_b8_b[clk_i](n_10291) -- g42088:A

add primary input -internal /g31113/A
add pin constraint /g31113/A C0
add primary input -internal /g31113/B
add pin constraint /g31113/B C1
add primary input -internal /g31113/S0
add pin constraint /g31113/S0 C0
add primary input -internal /g36062/A
add pin constraint /g36062/A C1
add primary input -internal /g36062/B
add pin constraint /g36062/B C0
add primary input -internal /g36062/S0
add pin constraint /g36062/S0 C1
add primary input -internal /g37142/A
add pin constraint /g37142/A C1
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C0
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================486=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g37673 [AOI22X1 @ clk_i]:B0(pi:in_slt_404) ===> g37142 [NAND2X1 @ clk_i]:A(n_3932) ===> g36148 [MX2X1 @ clk_i]:B(n_6560) ===> g31276 [MX2X1 @ clk_i]:A(n_6395) ===> u9_mem_reg_b0_b_b8_b[clk_i](n_10142) -- g42011:A

add primary input -internal /g31276/A
add pin constraint /g31276/A C0
add primary input -internal /g31276/B
add pin constraint /g31276/B C1
add primary input -internal /g31276/S0
add pin constraint /g31276/S0 C0
add primary input -internal /g36148/A
add pin constraint /g36148/A C1
add primary input -internal /g36148/B
add pin constraint /g36148/B C0
add primary input -internal /g36148/S0
add pin constraint /g36148/S0 C1
add primary input -internal /g37142/A
add pin constraint /g37142/A C1
add primary input -internal /g37142/B
add pin constraint /g37142/B C1
add primary input -internal /g37673/A1
add pin constraint /g37673/A1 C1
add pin constraint /g37673/A0 C0
add pin constraint /g37673/B0 C0
add primary input -internal /g37673/B1
add pin constraint /g37673/B1 C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================487=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39233 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37155 [NAND2X1 @ clk_i]:B(n_3347) ===> g35993 [MX2X1 @ clk_i]:B(n_6899) ===> g31111 [MX2X1 @ clk_i]:A(n_6943) ===> u9_mem_reg_b1_b_b6_b[clk_i](n_10295) -- g42700:A

add primary input -internal /g31111/A
add pin constraint /g31111/A C0
add primary input -internal /g31111/B
add pin constraint /g31111/B C1
add primary input -internal /g31111/S0
add pin constraint /g31111/S0 C0
add primary input -internal /g35993/A
add pin constraint /g35993/A C1
add primary input -internal /g35993/B
add pin constraint /g35993/B C0
add primary input -internal /g35993/S0
add pin constraint /g35993/S0 C1
add primary input -internal /g37155/A
add pin constraint /g37155/A C1
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add pin constraint /g39233/A C0
add primary input -internal /g39233/B
add pin constraint /g39233/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================488=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39233 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37155 [NAND2X1 @ clk_i]:B(n_3347) ===> g36035 [MX2X1 @ clk_i]:B(n_6899) ===> g31131 [MX2X1 @ clk_i]:A(n_6901) ===> u9_mem_reg_b2_b_b6_b[clk_i](n_10268) -- g41952:A

add primary input -internal /g31131/A
add pin constraint /g31131/A C0
add primary input -internal /g31131/B
add pin constraint /g31131/B C1
add primary input -internal /g31131/S0
add pin constraint /g31131/S0 C0
add primary input -internal /g36035/A
add pin constraint /g36035/A C1
add primary input -internal /g36035/B
add pin constraint /g36035/B C0
add primary input -internal /g36035/S0
add pin constraint /g36035/S0 C1
add primary input -internal /g37155/A
add pin constraint /g37155/A C1
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add pin constraint /g39233/A C0
add primary input -internal /g39233/B
add pin constraint /g39233/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================489=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39233 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37155 [NAND2X1 @ clk_i]:B(n_3347) ===> g36056 [MX2X1 @ clk_i]:A(n_6899) ===> g31153 [MX2X1 @ clk_i]:A(n_6887) ===> u9_mem_reg_b3_b_b6_b[clk_i](n_10241) -- g41874:A

add primary input -internal /g31153/A
add pin constraint /g31153/A C0
add primary input -internal /g31153/B
add pin constraint /g31153/B C1
add primary input -internal /g31153/S0
add pin constraint /g31153/S0 C0
add primary input -internal /g36056/A
add pin constraint /g36056/A C0
add primary input -internal /g36056/B
add pin constraint /g36056/B C1
add primary input -internal /g36056/S0
add pin constraint /g36056/S0 C0
add primary input -internal /g37155/A
add pin constraint /g37155/A C1
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add pin constraint /g39233/A C0
add primary input -internal /g39233/B
add pin constraint /g39233/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================490=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39233 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37155 [NAND2X1 @ clk_i]:B(n_3347) ===> g36146 [MX2X1 @ clk_i]:B(n_6899) ===> g31274 [MX2X1 @ clk_i]:A(n_6850) ===> u9_mem_reg_b0_b_b6_b[clk_i](n_10145) -- g42218:A

add primary input -internal /g31274/A
add pin constraint /g31274/A C0
add primary input -internal /g31274/B
add pin constraint /g31274/B C1
add primary input -internal /g31274/S0
add pin constraint /g31274/S0 C0
add primary input -internal /g36146/A
add pin constraint /g36146/A C1
add primary input -internal /g36146/B
add pin constraint /g36146/B C0
add primary input -internal /g36146/S0
add pin constraint /g36146/S0 C1
add primary input -internal /g37155/A
add pin constraint /g37155/A C1
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add pin constraint /g39233/A C0
add primary input -internal /g39233/B
add pin constraint /g39233/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================491=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39037 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37218 [MX2X1 @ clk_i]:B(n_4778) ===> g30961 [OAI21X1 @ clk_i]:A0(n_4791) ===> u9_mem_reg_b1_b_b20_b[clk_i](n_10754) -- g37218:A

add primary input -internal /g30961/A1
add pin constraint /g30961/A1 C0
add primary input -internal /g30961/A0
add pin constraint /g30961/A0 C1
add primary input -internal /g30961/B0
add pin constraint /g30961/B0 C0
add primary input -internal /g37218/A
add pin constraint /g37218/A C0
add primary input -internal /g37218/B
add pin constraint /g37218/B C1
add primary input -internal /g37218/S0
add pin constraint /g37218/S0 C1
add pin constraint /g39037/A C0
add primary input -internal /g39037/B
add pin constraint /g39037/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================492=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39037 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37228 [MX2X1 @ clk_i]:B(n_4778) ===> g30978 [OAI21X1 @ clk_i]:A0(n_4779) ===> u9_mem_reg_b2_b_b20_b[clk_i](n_10730) -- g37228:A

add primary input -internal /g30978/A1
add pin constraint /g30978/A1 C0
add primary input -internal /g30978/A0
add pin constraint /g30978/A0 C1
add primary input -internal /g30978/B0
add pin constraint /g30978/B0 C0
add primary input -internal /g37228/A
add pin constraint /g37228/A C0
add primary input -internal /g37228/B
add pin constraint /g37228/B C1
add primary input -internal /g37228/S0
add pin constraint /g37228/S0 C1
add pin constraint /g39037/A C0
add primary input -internal /g39037/B
add pin constraint /g39037/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================493=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39037 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g37580 [NOR2X1 @ clk_i]:A(n_4778) ===> g37305 [AOI21X1 @ clk_i]:B0(n_3946) ===> g30992 [OAI21X1 @ clk_i]:A0(n_5295) ===> u9_mem_reg_b3_b_b20_b[clk_i](n_10711) -- g42020:A

add primary input -internal /g30992/A1
add pin constraint /g30992/A1 C0
add primary input -internal /g30992/A0
add pin constraint /g30992/A0 C1
add primary input -internal /g30992/B0
add pin constraint /g30992/B0 C0
add primary input -internal /g37305/A1
add pin constraint /g37305/A1 C1
add primary input -internal /g37305/A0
add pin constraint /g37305/A0 C0
add primary input -internal /g37305/B0
add pin constraint /g37305/B0 C0
add primary input -internal /g37580/A
add pin constraint /g37580/A C1
add primary input -internal /g37580/B
add pin constraint /g37580/B C1
add pin constraint /g39037/A C0
add primary input -internal /g39037/B
add pin constraint /g39037/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================494=================
g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] ===> g39037 [NAND2X1 @ clk_i]:A(pi:in_slt_404) ===> g39036 [INVX1 @ clk_i]:A(n_4778) ===> g37546 [NAND2X1 @ clk_i]:B(n_3492) ===> g37380 [OAI21X1 @ clk_i]:B0(n_4646) ===> g31257 [MX2X1 @ clk_i]:A(n_5486) ===> u9_mem_reg_b0_b_b20_b[clk_i](n_10164) -- g37380:A0

add primary input -internal /g31257/A
add pin constraint /g31257/A C0
add primary input -internal /g31257/B
add pin constraint /g31257/B C1
add primary input -internal /g31257/S0
add pin constraint /g31257/S0 C0
add primary input -internal /g37380/A1
add pin constraint /g37380/A1 C1
add primary input -internal /g37380/A0
add pin constraint /g37380/A0 C0
add primary input -internal /g37380/B0
add pin constraint /g37380/B0 C1
add primary input -internal /g37546/A
add pin constraint /g37546/A C1
add primary input -internal /g37546/B
add pin constraint /g37546/B C0
add primary input -internal /g39036/A
add pin constraint /g39036/A C1
add pin constraint /g39037/A C0
add primary input -internal /g39037/B
add pin constraint /g39037/B C1
For sender domain g33187:Y(n_9355) --  u1_slt3_reg_b8_b[bit_clk_pad_i] 0
===================495=================
g34070:Y(n_8258) --  u1_slt1_reg_b7_b[bit_clk_pad_i] ===> g40067 [AOI21X1 @ clk_i]:A1(pi:in_slt_749) ===> g37543 [NAND2X1 @ clk_i]:A(n_553) ===> g33386 [AOI21X1 @ clk_i]:B0(n_1023) ===> g32760 [OR2X1 @ clk_i]:A(n_9509) ===> u14_u3_en_out_l_reg[clk_i](n_9637) -- g29515:A

add primary input -internal /g32760/A
add pin constraint /g32760/A C0
add primary input -internal /g32760/B
add pin constraint /g32760/B C0
add primary input -internal /g33386/A1
add pin constraint /g33386/A1 C0
add primary input -internal /g33386/A0
add pin constraint /g33386/A0 C0
add primary input -internal /g33386/B0
add pin constraint /g33386/B0 C1
add primary input -internal /g37543/A
add pin constraint /g37543/A C0
add pin constraint /g37543/B C1
add pin constraint /g40067/A1 C1
add primary input -internal /g40067/A0
add pin constraint /g40067/A0 C1
add primary input -internal /g40067/B0
add pin constraint /g40067/B0 C0
For sender domain g34070:Y(n_8258) --  u1_slt1_reg_b7_b[bit_clk_pad_i] 1
===================496=================
g34080:Y(n_8257) --  u1_slt2_reg_b7_b[bit_clk_pad_i] ===> g40429 [MX2X1 @ clk_i]:B(pi:in_slt_833) ===> u15_crac_din_reg_b3_b[clk_i](n_1047) -- g37345:B1

add primary input -internal /g40429/A
add pin constraint /g40429/A C0
add pin constraint /g40429/B C1
add primary input -internal /g40429/S0
add pin constraint /g40429/S0 C1
For sender domain g34080:Y(n_8257) --  u1_slt2_reg_b7_b[bit_clk_pad_i] 1
===================497=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g31348 [MX2X1 @ clk_i]:B(pi:in_slt_425) ===> u10_din_tmp1_reg_b3_b[clk_i](n_9871) -- g31348:A

add primary input -internal /g31348/A
add pin constraint /g31348/A C0
add pin constraint /g31348/B C1
add primary input -internal /g31348/S0
add pin constraint /g31348/S0 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================498=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37701 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g37187 [NAND2X1 @ clk_i]:A(n_3928) ===> g36010 [MX2X1 @ clk_i]:B(n_6570) ===> g31132 [MX2X1 @ clk_i]:A(n_6624) ===> u10_mem_reg_b2_b_b5_b[clk_i](n_10651) -- g42256:A

add primary input -internal /g31132/A
add pin constraint /g31132/A C1
add primary input -internal /g31132/B
add pin constraint /g31132/B C0
add primary input -internal /g31132/S0
add pin constraint /g31132/S0 C0
add primary input -internal /g36010/A
add pin constraint /g36010/A C0
add primary input -internal /g36010/B
add pin constraint /g36010/B C1
add primary input -internal /g36010/S0
add pin constraint /g36010/S0 C1
add primary input -internal /g37187/A
add pin constraint /g37187/A C0
add primary input -internal /g37187/B
add pin constraint /g37187/B C1
add primary input -internal /g37701/A1
add pin constraint /g37701/A1 C0
add primary input -internal /g37701/A0
add pin constraint /g37701/A0 C0
add primary input -internal /g37701/B0
add pin constraint /g37701/B0 C1
add pin constraint /g37701/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================499=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37701 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g37187 [NAND2X1 @ clk_i]:A(n_3928) ===> g36042 [MX2X1 @ clk_i]:A(n_6570) ===> g31171 [MX2X1 @ clk_i]:A(n_6571) ===> u10_mem_reg_b3_b_b5_b[clk_i](n_10220) -- g43051:A

add primary input -internal /g31171/A
add pin constraint /g31171/A C1
add primary input -internal /g31171/B
add pin constraint /g31171/B C0
add primary input -internal /g31171/S0
add pin constraint /g31171/S0 C0
add primary input -internal /g36042/A
add pin constraint /g36042/A C1
add primary input -internal /g36042/B
add pin constraint /g36042/B C0
add primary input -internal /g36042/S0
add pin constraint /g36042/S0 C0
add primary input -internal /g37187/A
add pin constraint /g37187/A C0
add primary input -internal /g37187/B
add pin constraint /g37187/B C1
add primary input -internal /g37701/A1
add pin constraint /g37701/A1 C0
add primary input -internal /g37701/A0
add pin constraint /g37701/A0 C0
add primary input -internal /g37701/B0
add pin constraint /g37701/B0 C1
add pin constraint /g37701/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================500=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37701 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g37187 [NAND2X1 @ clk_i]:A(n_3928) ===> g36129 [MX2X1 @ clk_i]:B(n_6570) ===> g31235 [MX2X1 @ clk_i]:A(n_6412) ===> u10_mem_reg_b1_b_b5_b[clk_i](n_10182) -- g43071:A

add primary input -internal /g31235/A
add pin constraint /g31235/A C1
add primary input -internal /g31235/B
add pin constraint /g31235/B C0
add primary input -internal /g31235/S0
add pin constraint /g31235/S0 C0
add primary input -internal /g36129/A
add pin constraint /g36129/A C0
add primary input -internal /g36129/B
add pin constraint /g36129/B C1
add primary input -internal /g36129/S0
add pin constraint /g36129/S0 C1
add primary input -internal /g37187/A
add pin constraint /g37187/A C0
add primary input -internal /g37187/B
add pin constraint /g37187/B C1
add primary input -internal /g37701/A1
add pin constraint /g37701/A1 C0
add primary input -internal /g37701/A0
add pin constraint /g37701/A0 C0
add primary input -internal /g37701/B0
add pin constraint /g37701/B0 C1
add pin constraint /g37701/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================501=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37701 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g37187 [NAND2X1 @ clk_i]:A(n_3928) ===> g36183 [MX2X1 @ clk_i]:B(n_6570) ===> g31341 [MX2X1 @ clk_i]:A(n_6336) ===> u10_mem_reg_b0_b_b5_b[clk_i](n_10411) -- g42359:A

add primary input -internal /g31341/A
add pin constraint /g31341/A C1
add primary input -internal /g31341/B
add pin constraint /g31341/B C0
add primary input -internal /g31341/S0
add pin constraint /g31341/S0 C0
add primary input -internal /g36183/A
add pin constraint /g36183/A C0
add primary input -internal /g36183/B
add pin constraint /g36183/B C1
add primary input -internal /g36183/S0
add pin constraint /g36183/S0 C1
add primary input -internal /g37187/A
add pin constraint /g37187/A C0
add primary input -internal /g37187/B
add pin constraint /g37187/B C1
add primary input -internal /g37701/A1
add pin constraint /g37701/A1 C0
add primary input -internal /g37701/A0
add pin constraint /g37701/A0 C0
add primary input -internal /g37701/B0
add pin constraint /g37701/B0 C1
add pin constraint /g37701/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================502=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g36716 [MX2X1 @ clk_i]:B(n_5422) ===> g30947 [OAI21X1 @ clk_i]:A0(n_5425) ===> u10_mem_reg_b2_b_b19_b[clk_i](n_10771) -- g36716:A

add primary input -internal /g30947/A1
add pin constraint /g30947/A1 C0
add primary input -internal /g30947/A0
add pin constraint /g30947/A0 C0
add primary input -internal /g30947/B0
add pin constraint /g30947/B0 C1
add primary input -internal /g36716/A
add pin constraint /g36716/A C1
add primary input -internal /g36716/B
add pin constraint /g36716/B C0
add primary input -internal /g36716/S0
add pin constraint /g36716/S0 C1
add pin constraint /g37900/A1 C0
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C0
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C1
add pin constraint /g37900/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================503=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g36721 [MX2X1 @ clk_i]:B(n_5422) ===> g31047 [OAI21X1 @ clk_i]:A0(n_5423) ===> u10_mem_reg_b1_b_b19_b[clk_i](n_10675) -- g36721:A

add primary input -internal /g31047/A1
add pin constraint /g31047/A1 C0
add primary input -internal /g31047/A0
add pin constraint /g31047/A0 C0
add primary input -internal /g31047/B0
add pin constraint /g31047/B0 C1
add primary input -internal /g36721/A
add pin constraint /g36721/A C1
add primary input -internal /g36721/B
add pin constraint /g36721/B C0
add primary input -internal /g36721/S0
add pin constraint /g36721/S0 C1
add pin constraint /g37900/A1 C0
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C0
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C1
add pin constraint /g37900/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================504=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g36733 [MX2X1 @ clk_i]:B(n_5422) ===> g31021 [OAI21X1 @ clk_i]:A0(n_5415) ===> u10_mem_reg_b0_b_b19_b[clk_i](n_10677) -- g36733:A

add primary input -internal /g31021/A1
add pin constraint /g31021/A1 C0
add primary input -internal /g31021/A0
add pin constraint /g31021/A0 C0
add primary input -internal /g31021/B0
add pin constraint /g31021/B0 C1
add primary input -internal /g36733/A
add pin constraint /g36733/A C1
add primary input -internal /g36733/B
add pin constraint /g36733/B C0
add primary input -internal /g36733/S0
add pin constraint /g36733/S0 C1
add pin constraint /g37900/A1 C0
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C0
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C1
add pin constraint /g37900/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================505=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g37900 [AOI22X1 @ clk_i]:B1(pi:in_slt_425) ===> g36858 [NOR2X1 @ clk_i]:A(n_5422) ===> g36728 [AOI21X1 @ clk_i]:B0(n_4819) ===> g31005 [OAI21X1 @ clk_i]:A0(n_5576) ===> u10_mem_reg_b3_b_b19_b[clk_i](n_10697) -- g42635:A

add primary input -internal /g31005/A1
add pin constraint /g31005/A1 C0
add primary input -internal /g31005/A0
add pin constraint /g31005/A0 C0
add primary input -internal /g31005/B0
add pin constraint /g31005/B0 C1
add primary input -internal /g36728/A1
add pin constraint /g36728/A1 C0
add primary input -internal /g36728/A0
add pin constraint /g36728/A0 C0
add primary input -internal /g36728/B0
add pin constraint /g36728/B0 C1
add primary input -internal /g36858/A
add pin constraint /g36858/A C0
add primary input -internal /g36858/B
add pin constraint /g36858/B C1
add pin constraint /g37900/A1 C0
add primary input -internal /g37900/A0
add pin constraint /g37900/A0 C0
add primary input -internal /g37900/B0
add pin constraint /g37900/B0 C1
add pin constraint /g37900/B1 C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================506=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g39473 [NAND2X1 @ clk_i]:B(pi:in_slt_425) ===> g37190 [NAND2X1 @ clk_i]:B(n_1796) ===> g36018 [MX2X1 @ clk_i]:B(n_6563) ===> g31147 [MX2X1 @ clk_i]:A(n_6608) ===> u10_mem_reg_b2_b_b7_b[clk_i](n_10249) -- g43056:A

add primary input -internal /g31147/A
add pin constraint /g31147/A C1
add primary input -internal /g31147/B
add pin constraint /g31147/B C0
add primary input -internal /g31147/S0
add pin constraint /g31147/S0 C0
add primary input -internal /g36018/A
add pin constraint /g36018/A C0
add primary input -internal /g36018/B
add pin constraint /g36018/B C1
add primary input -internal /g36018/S0
add pin constraint /g36018/S0 C1
add primary input -internal /g37190/A
add pin constraint /g37190/A C1
add primary input -internal /g37190/B
add pin constraint /g37190/B C0
add primary input -internal /g39473/A
add pin constraint /g39473/A C1
add pin constraint /g39473/B C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================507=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g39473 [NAND2X1 @ clk_i]:B(pi:in_slt_425) ===> g37190 [NAND2X1 @ clk_i]:B(n_1796) ===> g36044 [MX2X1 @ clk_i]:A(n_6563) ===> g31173 [MX2X1 @ clk_i]:A(n_6564) ===> u10_mem_reg_b3_b_b7_b[clk_i](n_10217) -- g42122:A

add primary input -internal /g31173/A
add pin constraint /g31173/A C1
add primary input -internal /g31173/B
add pin constraint /g31173/B C0
add primary input -internal /g31173/S0
add pin constraint /g31173/S0 C0
add primary input -internal /g36044/A
add pin constraint /g36044/A C1
add primary input -internal /g36044/B
add pin constraint /g36044/B C0
add primary input -internal /g36044/S0
add pin constraint /g36044/S0 C0
add primary input -internal /g37190/A
add pin constraint /g37190/A C1
add primary input -internal /g37190/B
add pin constraint /g37190/B C0
add primary input -internal /g39473/A
add pin constraint /g39473/A C1
add pin constraint /g39473/B C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================508=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g39473 [NAND2X1 @ clk_i]:B(pi:in_slt_425) ===> g37190 [NAND2X1 @ clk_i]:B(n_1796) ===> g36131 [MX2X1 @ clk_i]:B(n_6563) ===> g31239 [MX2X1 @ clk_i]:A(n_6407) ===> u10_mem_reg_b1_b_b7_b[clk_i](n_10180) -- g43011:A

add primary input -internal /g31239/A
add pin constraint /g31239/A C1
add primary input -internal /g31239/B
add pin constraint /g31239/B C0
add primary input -internal /g31239/S0
add pin constraint /g31239/S0 C0
add primary input -internal /g36131/A
add pin constraint /g36131/A C0
add primary input -internal /g36131/B
add pin constraint /g36131/B C1
add primary input -internal /g36131/S0
add pin constraint /g36131/S0 C1
add primary input -internal /g37190/A
add pin constraint /g37190/A C1
add primary input -internal /g37190/B
add pin constraint /g37190/B C0
add primary input -internal /g39473/A
add pin constraint /g39473/A C1
add pin constraint /g39473/B C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================509=================
g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] ===> g39473 [NAND2X1 @ clk_i]:B(pi:in_slt_425) ===> g37190 [NAND2X1 @ clk_i]:B(n_1796) ===> g36185 [MX2X1 @ clk_i]:B(n_6563) ===> g31343 [MX2X1 @ clk_i]:A(n_6334) ===> u10_mem_reg_b0_b_b7_b[clk_i](n_10120) -- g42779:A

add primary input -internal /g31343/A
add pin constraint /g31343/A C1
add primary input -internal /g31343/B
add pin constraint /g31343/B C0
add primary input -internal /g31343/S0
add pin constraint /g31343/S0 C0
add primary input -internal /g36185/A
add pin constraint /g36185/A C0
add primary input -internal /g36185/B
add pin constraint /g36185/B C1
add primary input -internal /g36185/S0
add pin constraint /g36185/S0 C1
add primary input -internal /g37190/A
add pin constraint /g37190/A C1
add primary input -internal /g37190/B
add pin constraint /g37190/B C0
add primary input -internal /g39473/A
add pin constraint /g39473/A C1
add pin constraint /g39473/B C1
For sender domain g34082:Y(n_8255) --  u1_slt4_reg_b7_b[bit_clk_pad_i] 1
===================510=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g31360 [MX2X1 @ clk_i]:B(pi:in_slt_403) ===> u9_din_tmp1_reg_b3_b[clk_i](n_9776) -- g31360:A

add primary input -internal /g31360/A
add pin constraint /g31360/A C0
add pin constraint /g31360/B C1
add primary input -internal /g31360/S0
add pin constraint /g31360/S0 C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================511=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:B0(pi:in_slt_403) ===> g36719 [MX2X1 @ clk_i]:B(n_5733) ===> g30953 [OAI21X1 @ clk_i]:A0(n_5738) ===> u9_mem_reg_b0_b_b19_b[clk_i](n_10764) -- g36719:A

add primary input -internal /g30953/A1
add pin constraint /g30953/A1 C0
add primary input -internal /g30953/A0
add pin constraint /g30953/A0 C0
add primary input -internal /g30953/B0
add pin constraint /g30953/B0 C1
add primary input -internal /g36719/A
add pin constraint /g36719/A C1
add primary input -internal /g36719/B
add pin constraint /g36719/B C0
add primary input -internal /g36719/S0
add pin constraint /g36719/S0 C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C0
add pin constraint /g37662/A0 C0
add pin constraint /g37662/B0 C1
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================512=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:B0(pi:in_slt_403) ===> g36723 [MX2X1 @ clk_i]:B(n_5733) ===> g30977 [OAI21X1 @ clk_i]:A0(n_5734) ===> u9_mem_reg_b2_b_b19_b[clk_i](n_10731) -- g36723:A

add primary input -internal /g30977/A1
add pin constraint /g30977/A1 C0
add primary input -internal /g30977/A0
add pin constraint /g30977/A0 C0
add primary input -internal /g30977/B0
add pin constraint /g30977/B0 C1
add primary input -internal /g36723/A
add pin constraint /g36723/A C1
add primary input -internal /g36723/B
add pin constraint /g36723/B C0
add primary input -internal /g36723/S0
add pin constraint /g36723/S0 C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C0
add pin constraint /g37662/A0 C0
add pin constraint /g37662/B0 C1
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================513=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:B0(pi:in_slt_403) ===> g36739 [MX2X1 @ clk_i]:B(n_5733) ===> g30960 [OAI21X1 @ clk_i]:A0(n_5731) ===> u9_mem_reg_b1_b_b19_b[clk_i](n_10755) -- g36739:A

add primary input -internal /g30960/A1
add pin constraint /g30960/A1 C0
add primary input -internal /g30960/A0
add pin constraint /g30960/A0 C0
add primary input -internal /g30960/B0
add pin constraint /g30960/B0 C1
add primary input -internal /g36739/A
add pin constraint /g36739/A C1
add primary input -internal /g36739/B
add pin constraint /g36739/B C0
add primary input -internal /g36739/S0
add pin constraint /g36739/S0 C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C0
add pin constraint /g37662/A0 C0
add pin constraint /g37662/B0 C1
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================514=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37662 [AOI22X1 @ clk_i]:B0(pi:in_slt_403) ===> g36829 [NOR2X1 @ clk_i]:A(n_5733) ===> g36725 [AOI21X1 @ clk_i]:B0(n_5569) ===> g30991 [OAI21X1 @ clk_i]:A0(n_6088) ===> u9_mem_reg_b3_b_b19_b[clk_i](n_10712) -- g42358:A

add primary input -internal /g30991/A1
add pin constraint /g30991/A1 C0
add primary input -internal /g30991/A0
add pin constraint /g30991/A0 C0
add primary input -internal /g30991/B0
add pin constraint /g30991/B0 C1
add primary input -internal /g36725/A1
add pin constraint /g36725/A1 C0
add primary input -internal /g36725/A0
add pin constraint /g36725/A0 C0
add primary input -internal /g36725/B0
add pin constraint /g36725/B0 C1
add primary input -internal /g36829/A
add pin constraint /g36829/A C0
add primary input -internal /g36829/B
add pin constraint /g36829/B C1
add primary input -internal /g37662/A1
add pin constraint /g37662/A1 C0
add pin constraint /g37662/A0 C0
add pin constraint /g37662/B0 C1
add primary input -internal /g37662/B1
add pin constraint /g37662/B1 C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================515=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37672 [AOI22X1 @ clk_i]:A0(pi:in_slt_403) ===> g37160 [NAND2X1 @ clk_i]:A(n_4614) ===> g35994 [MX2X1 @ clk_i]:B(n_6927) ===> g31112 [MX2X1 @ clk_i]:A(n_6941) ===> u9_mem_reg_b1_b_b7_b[clk_i](n_10293) -- g42080:A

add primary input -internal /g31112/A
add pin constraint /g31112/A C1
add primary input -internal /g31112/B
add pin constraint /g31112/B C0
add primary input -internal /g31112/S0
add pin constraint /g31112/S0 C0
add primary input -internal /g35994/A
add pin constraint /g35994/A C0
add primary input -internal /g35994/B
add pin constraint /g35994/B C1
add primary input -internal /g35994/S0
add pin constraint /g35994/S0 C1
add primary input -internal /g37160/A
add pin constraint /g37160/A C0
add primary input -internal /g37160/B
add pin constraint /g37160/B C1
add primary input -internal /g37672/A1
add pin constraint /g37672/A1 C1
add pin constraint /g37672/A0 C1
add primary input -internal /g37672/B0
add pin constraint /g37672/B0 C0
add primary input -internal /g37672/B1
add pin constraint /g37672/B1 C0
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================516=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37672 [AOI22X1 @ clk_i]:A0(pi:in_slt_403) ===> g37160 [NAND2X1 @ clk_i]:A(n_4614) ===> g36006 [MX2X1 @ clk_i]:B(n_6927) ===> g31133 [MX2X1 @ clk_i]:A(n_6929) ===> u9_mem_reg_b2_b_b7_b[clk_i](n_10266) -- g41885:A

add primary input -internal /g31133/A
add pin constraint /g31133/A C1
add primary input -internal /g31133/B
add pin constraint /g31133/B C0
add primary input -internal /g31133/S0
add pin constraint /g31133/S0 C0
add primary input -internal /g36006/A
add pin constraint /g36006/A C0
add primary input -internal /g36006/B
add pin constraint /g36006/B C1
add primary input -internal /g36006/S0
add pin constraint /g36006/S0 C1
add primary input -internal /g37160/A
add pin constraint /g37160/A C0
add primary input -internal /g37160/B
add pin constraint /g37160/B C1
add primary input -internal /g37672/A1
add pin constraint /g37672/A1 C1
add pin constraint /g37672/A0 C1
add primary input -internal /g37672/B0
add pin constraint /g37672/B0 C0
add primary input -internal /g37672/B1
add pin constraint /g37672/B1 C0
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================517=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37672 [AOI22X1 @ clk_i]:A0(pi:in_slt_403) ===> g37160 [NAND2X1 @ clk_i]:A(n_4614) ===> g36023 [MX2X1 @ clk_i]:A(n_6927) ===> g31154 [MX2X1 @ clk_i]:A(n_6910) ===> u9_mem_reg_b3_b_b7_b[clk_i](n_10239) -- g42776:A

add primary input -internal /g31154/A
add pin constraint /g31154/A C1
add primary input -internal /g31154/B
add pin constraint /g31154/B C0
add primary input -internal /g31154/S0
add pin constraint /g31154/S0 C0
add primary input -internal /g36023/A
add pin constraint /g36023/A C1
add primary input -internal /g36023/B
add pin constraint /g36023/B C0
add primary input -internal /g36023/S0
add pin constraint /g36023/S0 C0
add primary input -internal /g37160/A
add pin constraint /g37160/A C0
add primary input -internal /g37160/B
add pin constraint /g37160/B C1
add primary input -internal /g37672/A1
add pin constraint /g37672/A1 C1
add pin constraint /g37672/A0 C1
add primary input -internal /g37672/B0
add pin constraint /g37672/B0 C0
add primary input -internal /g37672/B1
add pin constraint /g37672/B1 C0
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================518=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g37672 [AOI22X1 @ clk_i]:A0(pi:in_slt_403) ===> g37160 [NAND2X1 @ clk_i]:A(n_4614) ===> g36147 [MX2X1 @ clk_i]:B(n_6927) ===> g31275 [MX2X1 @ clk_i]:A(n_6848) ===> u9_mem_reg_b0_b_b7_b[clk_i](n_10143) -- g41868:A

add primary input -internal /g31275/A
add pin constraint /g31275/A C1
add primary input -internal /g31275/B
add pin constraint /g31275/B C0
add primary input -internal /g31275/S0
add pin constraint /g31275/S0 C0
add primary input -internal /g36147/A
add pin constraint /g36147/A C0
add primary input -internal /g36147/B
add pin constraint /g36147/B C1
add primary input -internal /g36147/S0
add pin constraint /g36147/S0 C1
add primary input -internal /g37160/A
add pin constraint /g37160/A C0
add primary input -internal /g37160/B
add pin constraint /g37160/B C1
add primary input -internal /g37672/A1
add pin constraint /g37672/A1 C1
add pin constraint /g37672/A0 C1
add primary input -internal /g37672/B0
add pin constraint /g37672/B0 C0
add primary input -internal /g37672/B1
add pin constraint /g37672/B1 C0
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================519=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g39822 [NAND2X1 @ clk_i]:A(pi:in_slt_403) ===> g37162 [NAND2X1 @ clk_i]:B(n_2940) ===> g35992 [MX2X1 @ clk_i]:B(n_6913) ===> g31110 [MX2X1 @ clk_i]:A(n_6946) ===> u9_mem_reg_b1_b_b5_b[clk_i](n_10296) -- g42906:A

add primary input -internal /g31110/A
add pin constraint /g31110/A C1
add primary input -internal /g31110/B
add pin constraint /g31110/B C0
add primary input -internal /g31110/S0
add pin constraint /g31110/S0 C0
add primary input -internal /g35992/A
add pin constraint /g35992/A C0
add primary input -internal /g35992/B
add pin constraint /g35992/B C1
add primary input -internal /g35992/S0
add pin constraint /g35992/S0 C1
add primary input -internal /g37162/A
add pin constraint /g37162/A C1
add primary input -internal /g37162/B
add pin constraint /g37162/B C0
add pin constraint /g39822/A C1
add primary input -internal /g39822/B
add pin constraint /g39822/B C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================520=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g39822 [NAND2X1 @ clk_i]:A(pi:in_slt_403) ===> g37162 [NAND2X1 @ clk_i]:B(n_2940) ===> g36022 [MX2X1 @ clk_i]:A(n_6913) ===> g31152 [MX2X1 @ clk_i]:A(n_6914) ===> u9_mem_reg_b3_b_b5_b[clk_i](n_10242) -- g41883:A

add primary input -internal /g31152/A
add pin constraint /g31152/A C1
add primary input -internal /g31152/B
add pin constraint /g31152/B C0
add primary input -internal /g31152/S0
add pin constraint /g31152/S0 C0
add primary input -internal /g36022/A
add pin constraint /g36022/A C1
add primary input -internal /g36022/B
add pin constraint /g36022/B C0
add primary input -internal /g36022/S0
add pin constraint /g36022/S0 C0
add primary input -internal /g37162/A
add pin constraint /g37162/A C1
add primary input -internal /g37162/B
add pin constraint /g37162/B C0
add pin constraint /g39822/A C1
add primary input -internal /g39822/B
add pin constraint /g39822/B C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================521=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g39822 [NAND2X1 @ clk_i]:A(pi:in_slt_403) ===> g37162 [NAND2X1 @ clk_i]:B(n_2940) ===> g36029 [MX2X1 @ clk_i]:B(n_6913) ===> g31130 [MX2X1 @ clk_i]:A(n_6903) ===> u9_mem_reg_b2_b_b5_b[clk_i](n_10269) -- g42334:A

add primary input -internal /g31130/A
add pin constraint /g31130/A C1
add primary input -internal /g31130/B
add pin constraint /g31130/B C0
add primary input -internal /g31130/S0
add pin constraint /g31130/S0 C0
add primary input -internal /g36029/A
add pin constraint /g36029/A C0
add primary input -internal /g36029/B
add pin constraint /g36029/B C1
add primary input -internal /g36029/S0
add pin constraint /g36029/S0 C1
add primary input -internal /g37162/A
add pin constraint /g37162/A C1
add primary input -internal /g37162/B
add pin constraint /g37162/B C0
add pin constraint /g39822/A C1
add primary input -internal /g39822/B
add pin constraint /g39822/B C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================522=================
g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] ===> g39822 [NAND2X1 @ clk_i]:A(pi:in_slt_403) ===> g37162 [NAND2X1 @ clk_i]:B(n_2940) ===> g36145 [MX2X1 @ clk_i]:B(n_6913) ===> g31273 [MX2X1 @ clk_i]:A(n_6853) ===> u9_mem_reg_b0_b_b5_b[clk_i](n_10146) -- g43050:A

add primary input -internal /g31273/A
add pin constraint /g31273/A C1
add primary input -internal /g31273/B
add pin constraint /g31273/B C0
add primary input -internal /g31273/S0
add pin constraint /g31273/S0 C0
add primary input -internal /g36145/A
add pin constraint /g36145/A C0
add primary input -internal /g36145/B
add pin constraint /g36145/B C1
add primary input -internal /g36145/S0
add pin constraint /g36145/S0 C1
add primary input -internal /g37162/A
add pin constraint /g37162/A C1
add primary input -internal /g37162/B
add pin constraint /g37162/B C0
add pin constraint /g39822/A C1
add primary input -internal /g39822/B
add pin constraint /g39822/B C1
For sender domain g34081:Y(n_8256) --  u1_slt3_reg_b7_b[bit_clk_pad_i] 1
===================523=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g31380 [MX2X1 @ clk_i]:B(pi:in_slt_447) ===> u11_din_tmp1_reg_b3_b[clk_i](n_10102) -- g31380:A

add primary input -internal /g31380/A
add pin constraint /g31380/A C0
add pin constraint /g31380/B C1
add primary input -internal /g31380/S0
add pin constraint /g31380/S0 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================524=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37911 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g37179 [NAND2X1 @ clk_i]:A(n_4566) ===> g36053 [MX2X1 @ clk_i]:A(n_6544) ===> g31242 [MX2X1 @ clk_i]:A(n_6557) ===> u11_mem_reg_b3_b_b5_b[clk_i](n_10829) -- g41913:A

add primary input -internal /g31242/A
add pin constraint /g31242/A C1
add primary input -internal /g31242/B
add pin constraint /g31242/B C0
add primary input -internal /g31242/S0
add pin constraint /g31242/S0 C0
add primary input -internal /g36053/A
add pin constraint /g36053/A C1
add primary input -internal /g36053/B
add pin constraint /g36053/B C0
add primary input -internal /g36053/S0
add pin constraint /g36053/S0 C0
add primary input -internal /g37179/A
add pin constraint /g37179/A C0
add primary input -internal /g37179/B
add pin constraint /g37179/B C1
add primary input -internal /g37911/A1
add pin constraint /g37911/A1 C0
add primary input -internal /g37911/A0
add pin constraint /g37911/A0 C0
add primary input -internal /g37911/B0
add pin constraint /g37911/B0 C1
add pin constraint /g37911/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================525=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37911 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g37179 [NAND2X1 @ clk_i]:A(n_4566) ===> g36058 [MX2X1 @ clk_i]:B(n_6544) ===> g31189 [MX2X1 @ clk_i]:A(n_6546) ===> u11_mem_reg_b1_b_b5_b[clk_i](n_10549) -- g42757:A

add primary input -internal /g31189/A
add pin constraint /g31189/A C1
add primary input -internal /g31189/B
add pin constraint /g31189/B C0
add primary input -internal /g31189/S0
add pin constraint /g31189/S0 C0
add primary input -internal /g36058/A
add pin constraint /g36058/A C0
add primary input -internal /g36058/B
add pin constraint /g36058/B C1
add primary input -internal /g36058/S0
add pin constraint /g36058/S0 C1
add primary input -internal /g37179/A
add pin constraint /g37179/A C0
add primary input -internal /g37179/B
add pin constraint /g37179/B C1
add primary input -internal /g37911/A1
add pin constraint /g37911/A1 C0
add primary input -internal /g37911/A0
add pin constraint /g37911/A0 C0
add primary input -internal /g37911/B0
add pin constraint /g37911/B0 C1
add pin constraint /g37911/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================526=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37911 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g37179 [NAND2X1 @ clk_i]:A(n_4566) ===> g36117 [MX2X1 @ clk_i]:B(n_6544) ===> g31217 [MX2X1 @ clk_i]:A(n_6438) ===> u11_mem_reg_b2_b_b5_b[clk_i](n_10494) -- g41861:A

add primary input -internal /g31217/A
add pin constraint /g31217/A C1
add primary input -internal /g31217/B
add pin constraint /g31217/B C0
add primary input -internal /g31217/S0
add pin constraint /g31217/S0 C0
add primary input -internal /g36117/A
add pin constraint /g36117/A C0
add primary input -internal /g36117/B
add pin constraint /g36117/B C1
add primary input -internal /g36117/S0
add pin constraint /g36117/S0 C1
add primary input -internal /g37179/A
add pin constraint /g37179/A C0
add primary input -internal /g37179/B
add pin constraint /g37179/B C1
add primary input -internal /g37911/A1
add pin constraint /g37911/A1 C0
add primary input -internal /g37911/A0
add pin constraint /g37911/A0 C0
add primary input -internal /g37911/B0
add pin constraint /g37911/B0 C1
add pin constraint /g37911/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================527=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37911 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g37179 [NAND2X1 @ clk_i]:A(n_4566) ===> g36175 [MX2X1 @ clk_i]:B(n_6544) ===> g31328 [MX2X1 @ clk_i]:A(n_6352) ===> u11_mem_reg_b0_b_b5_b[clk_i](n_10422) -- g42410:A

add primary input -internal /g31328/A
add pin constraint /g31328/A C1
add primary input -internal /g31328/B
add pin constraint /g31328/B C0
add primary input -internal /g31328/S0
add pin constraint /g31328/S0 C0
add primary input -internal /g36175/A
add pin constraint /g36175/A C0
add primary input -internal /g36175/B
add pin constraint /g36175/B C1
add primary input -internal /g36175/S0
add pin constraint /g36175/S0 C1
add primary input -internal /g37179/A
add pin constraint /g37179/A C0
add primary input -internal /g37179/B
add pin constraint /g37179/B C1
add primary input -internal /g37911/A1
add pin constraint /g37911/A1 C0
add primary input -internal /g37911/A0
add pin constraint /g37911/A0 C0
add primary input -internal /g37911/B0
add pin constraint /g37911/B0 C1
add pin constraint /g37911/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================528=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g36732 [MX2X1 @ clk_i]:B(n_5410) ===> g31020 [OAI21X1 @ clk_i]:A0(n_5416) ===> u11_mem_reg_b0_b_b19_b[clk_i](n_10898) -- g36732:A

add primary input -internal /g31020/A1
add pin constraint /g31020/A1 C0
add primary input -internal /g31020/A0
add pin constraint /g31020/A0 C0
add primary input -internal /g31020/B0
add pin constraint /g31020/B0 C1
add primary input -internal /g36732/A
add pin constraint /g36732/A C1
add primary input -internal /g36732/B
add pin constraint /g36732/B C0
add primary input -internal /g36732/S0
add pin constraint /g36732/S0 C1
add pin constraint /g37899/A1 C0
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C0
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C1
add pin constraint /g37899/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================529=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g36738 [MX2X1 @ clk_i]:B(n_5410) ===> g31037 [OAI21X1 @ clk_i]:A0(n_5411) ===> u11_mem_reg_b2_b_b19_b[clk_i](n_10876) -- g36738:A

add primary input -internal /g31037/A1
add pin constraint /g31037/A1 C0
add primary input -internal /g31037/A0
add pin constraint /g31037/A0 C0
add primary input -internal /g31037/B0
add pin constraint /g31037/B0 C1
add primary input -internal /g36738/A
add pin constraint /g36738/A C1
add primary input -internal /g36738/B
add pin constraint /g36738/B C0
add primary input -internal /g36738/S0
add pin constraint /g36738/S0 C1
add pin constraint /g37899/A1 C0
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C0
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C1
add pin constraint /g37899/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================530=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g36742 [MX2X1 @ clk_i]:B(n_5410) ===> g31023 [OAI21X1 @ clk_i]:A0(n_5406) ===> u11_mem_reg_b1_b_b19_b[clk_i](n_10896) -- g36742:A

add primary input -internal /g31023/A1
add pin constraint /g31023/A1 C0
add primary input -internal /g31023/A0
add pin constraint /g31023/A0 C0
add primary input -internal /g31023/B0
add pin constraint /g31023/B0 C1
add primary input -internal /g36742/A
add pin constraint /g36742/A C1
add primary input -internal /g36742/B
add pin constraint /g36742/B C0
add primary input -internal /g36742/S0
add pin constraint /g36742/S0 C1
add pin constraint /g37899/A1 C0
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C0
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C1
add pin constraint /g37899/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================531=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g37899 [AOI22X1 @ clk_i]:B1(pi:in_slt_447) ===> g37125 [NOR2X1 @ clk_i]:A(n_5410) ===> g36714 [AOI21X1 @ clk_i]:B0(n_4803) ===> g31063 [OAI21X1 @ clk_i]:A0(n_5583) ===> u11_mem_reg_b3_b_b19_b[clk_i](n_10857) -- g42247:A

add primary input -internal /g31063/A1
add pin constraint /g31063/A1 C0
add primary input -internal /g31063/A0
add pin constraint /g31063/A0 C0
add primary input -internal /g31063/B0
add pin constraint /g31063/B0 C1
add primary input -internal /g36714/A1
add pin constraint /g36714/A1 C0
add primary input -internal /g36714/A0
add pin constraint /g36714/A0 C0
add primary input -internal /g36714/B0
add pin constraint /g36714/B0 C1
add primary input -internal /g37125/A
add pin constraint /g37125/A C0
add primary input -internal /g37125/B
add pin constraint /g37125/B C1
add pin constraint /g37899/A1 C0
add primary input -internal /g37899/A0
add pin constraint /g37899/A0 C0
add primary input -internal /g37899/B0
add pin constraint /g37899/B0 C1
add pin constraint /g37899/B1 C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================532=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g39775 [NAND2X1 @ clk_i]:B(pi:in_slt_447) ===> g37181 [NAND2X1 @ clk_i]:B(n_2249) ===> g36008 [MX2X1 @ clk_i]:A(n_6547) ===> g31245 [MX2X1 @ clk_i]:A(n_6626) ===> u11_mem_reg_b3_b_b7_b[clk_i](n_10827) -- g42194:A

add primary input -internal /g31245/A
add pin constraint /g31245/A C1
add primary input -internal /g31245/B
add pin constraint /g31245/B C0
add primary input -internal /g31245/S0
add pin constraint /g31245/S0 C0
add primary input -internal /g36008/A
add pin constraint /g36008/A C1
add primary input -internal /g36008/B
add pin constraint /g36008/B C0
add primary input -internal /g36008/S0
add pin constraint /g36008/S0 C0
add primary input -internal /g37181/A
add pin constraint /g37181/A C1
add primary input -internal /g37181/B
add pin constraint /g37181/B C0
add primary input -internal /g39775/A
add pin constraint /g39775/A C1
add pin constraint /g39775/B C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================533=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g39775 [NAND2X1 @ clk_i]:B(pi:in_slt_447) ===> g37181 [NAND2X1 @ clk_i]:B(n_2249) ===> g36057 [MX2X1 @ clk_i]:B(n_6547) ===> g31191 [MX2X1 @ clk_i]:A(n_6549) ===> u11_mem_reg_b1_b_b7_b[clk_i](n_10546) -- g42308:A

add primary input -internal /g31191/A
add pin constraint /g31191/A C1
add primary input -internal /g31191/B
add pin constraint /g31191/B C0
add primary input -internal /g31191/S0
add pin constraint /g31191/S0 C0
add primary input -internal /g36057/A
add pin constraint /g36057/A C0
add primary input -internal /g36057/B
add pin constraint /g36057/B C1
add primary input -internal /g36057/S0
add pin constraint /g36057/S0 C1
add primary input -internal /g37181/A
add pin constraint /g37181/A C1
add primary input -internal /g37181/B
add pin constraint /g37181/B C0
add primary input -internal /g39775/A
add pin constraint /g39775/A C1
add pin constraint /g39775/B C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================534=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g39775 [NAND2X1 @ clk_i]:B(pi:in_slt_447) ===> g37181 [NAND2X1 @ clk_i]:B(n_2249) ===> g36068 [MX2X1 @ clk_i]:B(n_6547) ===> g31219 [MX2X1 @ clk_i]:A(n_6531) ===> u11_mem_reg_b2_b_b7_b[clk_i](n_10838) -- g42798:A

add primary input -internal /g31219/A
add pin constraint /g31219/A C1
add primary input -internal /g31219/B
add pin constraint /g31219/B C0
add primary input -internal /g31219/S0
add pin constraint /g31219/S0 C0
add primary input -internal /g36068/A
add pin constraint /g36068/A C0
add primary input -internal /g36068/B
add pin constraint /g36068/B C1
add primary input -internal /g36068/S0
add pin constraint /g36068/S0 C1
add primary input -internal /g37181/A
add pin constraint /g37181/A C1
add primary input -internal /g37181/B
add pin constraint /g37181/B C0
add primary input -internal /g39775/A
add pin constraint /g39775/A C1
add pin constraint /g39775/B C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================535=================
g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] ===> g39775 [NAND2X1 @ clk_i]:B(pi:in_slt_447) ===> g37181 [NAND2X1 @ clk_i]:B(n_2249) ===> g36177 [MX2X1 @ clk_i]:B(n_6547) ===> g31332 [MX2X1 @ clk_i]:A(n_6348) ===> u11_mem_reg_b0_b_b7_b[clk_i](n_10417) -- g42687:A

add primary input -internal /g31332/A
add pin constraint /g31332/A C1
add primary input -internal /g31332/B
add pin constraint /g31332/B C0
add primary input -internal /g31332/S0
add pin constraint /g31332/S0 C0
add primary input -internal /g36177/A
add pin constraint /g36177/A C0
add primary input -internal /g36177/B
add pin constraint /g36177/B C1
add primary input -internal /g36177/S0
add pin constraint /g36177/S0 C1
add primary input -internal /g37181/A
add pin constraint /g37181/A C1
add primary input -internal /g37181/B
add pin constraint /g37181/B C0
add primary input -internal /g39775/A
add pin constraint /g39775/A C1
add pin constraint /g39775/B C1
For sender domain g34083:Y(n_8254) --  u1_slt6_reg_b7_b[bit_clk_pad_i] 1
===================536=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g31359 [MX2X1 @ clk_i]:B(pi:in_slt_402) ===> u9_din_tmp1_reg_b2_b[clk_i](n_9778) -- g31359:A

add primary input -internal /g31359/A
add pin constraint /g31359/A C0
add pin constraint /g31359/B C1
add primary input -internal /g31359/S0
add pin constraint /g31359/S0 C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================537=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:B0(pi:in_slt_402) ===> g36718 [MX2X1 @ clk_i]:B(n_5736) ===> g30952 [OAI21X1 @ clk_i]:A0(n_5740) ===> u9_mem_reg_b0_b_b18_b[clk_i](n_10765) -- g36718:A

add primary input -internal /g30952/A1
add pin constraint /g30952/A1 C0
add primary input -internal /g30952/A0
add pin constraint /g30952/A0 C0
add primary input -internal /g30952/B0
add pin constraint /g30952/B0 C1
add primary input -internal /g36718/A
add pin constraint /g36718/A C1
add primary input -internal /g36718/B
add pin constraint /g36718/B C0
add primary input -internal /g36718/S0
add pin constraint /g36718/S0 C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C0
add pin constraint /g37609/A0 C0
add pin constraint /g37609/B0 C1
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================538=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:B0(pi:in_slt_402) ===> g36720 [MX2X1 @ clk_i]:B(n_5736) ===> g30959 [OAI21X1 @ clk_i]:A0(n_5737) ===> u9_mem_reg_b1_b_b18_b[clk_i](n_10756) -- g36720:A

add primary input -internal /g30959/A1
add pin constraint /g30959/A1 C0
add primary input -internal /g30959/A0
add pin constraint /g30959/A0 C0
add primary input -internal /g30959/B0
add pin constraint /g30959/B0 C1
add primary input -internal /g36720/A
add pin constraint /g36720/A C1
add primary input -internal /g36720/B
add pin constraint /g36720/B C0
add primary input -internal /g36720/S0
add pin constraint /g36720/S0 C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C0
add pin constraint /g37609/A0 C0
add pin constraint /g37609/B0 C1
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================539=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:B0(pi:in_slt_402) ===> g36722 [MX2X1 @ clk_i]:B(n_5736) ===> g30976 [OAI21X1 @ clk_i]:A0(n_5735) ===> u9_mem_reg_b2_b_b18_b[clk_i](n_10732) -- g36722:A

add primary input -internal /g30976/A1
add pin constraint /g30976/A1 C0
add primary input -internal /g30976/A0
add pin constraint /g30976/A0 C0
add primary input -internal /g30976/B0
add pin constraint /g30976/B0 C1
add primary input -internal /g36722/A
add pin constraint /g36722/A C1
add primary input -internal /g36722/B
add pin constraint /g36722/B C0
add primary input -internal /g36722/S0
add pin constraint /g36722/S0 C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C0
add pin constraint /g37609/A0 C0
add pin constraint /g37609/B0 C1
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================540=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37609 [AOI22X1 @ clk_i]:B0(pi:in_slt_402) ===> g36828 [NOR2X1 @ clk_i]:A(n_5736) ===> g36724 [AOI21X1 @ clk_i]:B0(n_5570) ===> g30990 [OAI21X1 @ clk_i]:A0(n_6090) ===> u9_mem_reg_b3_b_b18_b[clk_i](n_10713) -- g42544:A

add primary input -internal /g30990/A1
add pin constraint /g30990/A1 C0
add primary input -internal /g30990/A0
add pin constraint /g30990/A0 C0
add primary input -internal /g30990/B0
add pin constraint /g30990/B0 C1
add primary input -internal /g36724/A1
add pin constraint /g36724/A1 C0
add primary input -internal /g36724/A0
add pin constraint /g36724/A0 C0
add primary input -internal /g36724/B0
add pin constraint /g36724/B0 C1
add primary input -internal /g36828/A
add pin constraint /g36828/A C0
add primary input -internal /g36828/B
add pin constraint /g36828/B C1
add primary input -internal /g37609/A1
add pin constraint /g37609/A1 C0
add pin constraint /g37609/A0 C0
add pin constraint /g37609/B0 C1
add primary input -internal /g37609/B1
add pin constraint /g37609/B1 C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================541=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37670 [AOI22X1 @ clk_i]:A0(pi:in_slt_402) ===> g37155 [NAND2X1 @ clk_i]:A(n_4615) ===> g35993 [MX2X1 @ clk_i]:B(n_6899) ===> g31111 [MX2X1 @ clk_i]:A(n_6943) ===> u9_mem_reg_b1_b_b6_b[clk_i](n_10295) -- g42700:A

add primary input -internal /g31111/A
add pin constraint /g31111/A C1
add primary input -internal /g31111/B
add pin constraint /g31111/B C0
add primary input -internal /g31111/S0
add pin constraint /g31111/S0 C0
add primary input -internal /g35993/A
add pin constraint /g35993/A C0
add primary input -internal /g35993/B
add pin constraint /g35993/B C1
add primary input -internal /g35993/S0
add pin constraint /g35993/S0 C1
add primary input -internal /g37155/A
add pin constraint /g37155/A C0
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add primary input -internal /g37670/A1
add pin constraint /g37670/A1 C1
add pin constraint /g37670/A0 C1
add primary input -internal /g37670/B0
add pin constraint /g37670/B0 C0
add primary input -internal /g37670/B1
add pin constraint /g37670/B1 C0
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================542=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37670 [AOI22X1 @ clk_i]:A0(pi:in_slt_402) ===> g37155 [NAND2X1 @ clk_i]:A(n_4615) ===> g36035 [MX2X1 @ clk_i]:B(n_6899) ===> g31131 [MX2X1 @ clk_i]:A(n_6901) ===> u9_mem_reg_b2_b_b6_b[clk_i](n_10268) -- g41952:A

add primary input -internal /g31131/A
add pin constraint /g31131/A C1
add primary input -internal /g31131/B
add pin constraint /g31131/B C0
add primary input -internal /g31131/S0
add pin constraint /g31131/S0 C0
add primary input -internal /g36035/A
add pin constraint /g36035/A C0
add primary input -internal /g36035/B
add pin constraint /g36035/B C1
add primary input -internal /g36035/S0
add pin constraint /g36035/S0 C1
add primary input -internal /g37155/A
add pin constraint /g37155/A C0
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add primary input -internal /g37670/A1
add pin constraint /g37670/A1 C1
add pin constraint /g37670/A0 C1
add primary input -internal /g37670/B0
add pin constraint /g37670/B0 C0
add primary input -internal /g37670/B1
add pin constraint /g37670/B1 C0
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================543=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37670 [AOI22X1 @ clk_i]:A0(pi:in_slt_402) ===> g37155 [NAND2X1 @ clk_i]:A(n_4615) ===> g36056 [MX2X1 @ clk_i]:A(n_6899) ===> g31153 [MX2X1 @ clk_i]:A(n_6887) ===> u9_mem_reg_b3_b_b6_b[clk_i](n_10241) -- g41874:A

add primary input -internal /g31153/A
add pin constraint /g31153/A C1
add primary input -internal /g31153/B
add pin constraint /g31153/B C0
add primary input -internal /g31153/S0
add pin constraint /g31153/S0 C0
add primary input -internal /g36056/A
add pin constraint /g36056/A C1
add primary input -internal /g36056/B
add pin constraint /g36056/B C0
add primary input -internal /g36056/S0
add pin constraint /g36056/S0 C0
add primary input -internal /g37155/A
add pin constraint /g37155/A C0
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add primary input -internal /g37670/A1
add pin constraint /g37670/A1 C1
add pin constraint /g37670/A0 C1
add primary input -internal /g37670/B0
add pin constraint /g37670/B0 C0
add primary input -internal /g37670/B1
add pin constraint /g37670/B1 C0
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================544=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g37670 [AOI22X1 @ clk_i]:A0(pi:in_slt_402) ===> g37155 [NAND2X1 @ clk_i]:A(n_4615) ===> g36146 [MX2X1 @ clk_i]:B(n_6899) ===> g31274 [MX2X1 @ clk_i]:A(n_6850) ===> u9_mem_reg_b0_b_b6_b[clk_i](n_10145) -- g42218:A

add primary input -internal /g31274/A
add pin constraint /g31274/A C1
add primary input -internal /g31274/B
add pin constraint /g31274/B C0
add primary input -internal /g31274/S0
add pin constraint /g31274/S0 C0
add primary input -internal /g36146/A
add pin constraint /g36146/A C0
add primary input -internal /g36146/B
add pin constraint /g36146/B C1
add primary input -internal /g36146/S0
add pin constraint /g36146/S0 C1
add primary input -internal /g37155/A
add pin constraint /g37155/A C0
add primary input -internal /g37155/B
add pin constraint /g37155/B C1
add primary input -internal /g37670/A1
add pin constraint /g37670/A1 C1
add pin constraint /g37670/A0 C1
add primary input -internal /g37670/B0
add pin constraint /g37670/B0 C0
add primary input -internal /g37670/B1
add pin constraint /g37670/B1 C0
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================545=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g39149 [NAND2X1 @ clk_i]:A(pi:in_slt_402) ===> g37194 [NAND2X1 @ clk_i]:B(n_3416) ===> g36005 [MX2X1 @ clk_i]:B(n_6896) ===> g31129 [MX2X1 @ clk_i]:A(n_6932) ===> u9_mem_reg_b2_b_b4_b[clk_i](n_10270) -- g43083:A

add primary input -internal /g31129/A
add pin constraint /g31129/A C1
add primary input -internal /g31129/B
add pin constraint /g31129/B C0
add primary input -internal /g31129/S0
add pin constraint /g31129/S0 C0
add primary input -internal /g36005/A
add pin constraint /g36005/A C0
add primary input -internal /g36005/B
add pin constraint /g36005/B C1
add primary input -internal /g36005/S0
add pin constraint /g36005/S0 C1
add primary input -internal /g37194/A
add pin constraint /g37194/A C1
add primary input -internal /g37194/B
add pin constraint /g37194/B C0
add pin constraint /g39149/A C1
add primary input -internal /g39149/B
add pin constraint /g39149/B C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================546=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g39149 [NAND2X1 @ clk_i]:A(pi:in_slt_402) ===> g37194 [NAND2X1 @ clk_i]:B(n_3416) ===> g36047 [MX2X1 @ clk_i]:A(n_6896) ===> g31151 [MX2X1 @ clk_i]:A(n_6897) ===> u9_mem_reg_b3_b_b4_b[clk_i](n_10243) -- g41924:A

add primary input -internal /g31151/A
add pin constraint /g31151/A C1
add primary input -internal /g31151/B
add pin constraint /g31151/B C0
add primary input -internal /g31151/S0
add pin constraint /g31151/S0 C0
add primary input -internal /g36047/A
add pin constraint /g36047/A C1
add primary input -internal /g36047/B
add pin constraint /g36047/B C0
add primary input -internal /g36047/S0
add pin constraint /g36047/S0 C0
add primary input -internal /g37194/A
add pin constraint /g37194/A C1
add primary input -internal /g37194/B
add pin constraint /g37194/B C0
add pin constraint /g39149/A C1
add primary input -internal /g39149/B
add pin constraint /g39149/B C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================547=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g39149 [NAND2X1 @ clk_i]:A(pi:in_slt_402) ===> g37194 [NAND2X1 @ clk_i]:B(n_3416) ===> g36067 [MX2X1 @ clk_i]:B(n_6896) ===> g31109 [MX2X1 @ clk_i]:A(n_6877) ===> u9_mem_reg_b1_b_b4_b[clk_i](n_10298) -- g42051:A

add primary input -internal /g31109/A
add pin constraint /g31109/A C1
add primary input -internal /g31109/B
add pin constraint /g31109/B C0
add primary input -internal /g31109/S0
add pin constraint /g31109/S0 C0
add primary input -internal /g36067/A
add pin constraint /g36067/A C0
add primary input -internal /g36067/B
add pin constraint /g36067/B C1
add primary input -internal /g36067/S0
add pin constraint /g36067/S0 C1
add primary input -internal /g37194/A
add pin constraint /g37194/A C1
add primary input -internal /g37194/B
add pin constraint /g37194/B C0
add pin constraint /g39149/A C1
add primary input -internal /g39149/B
add pin constraint /g39149/B C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================548=================
g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] ===> g39149 [NAND2X1 @ clk_i]:A(pi:in_slt_402) ===> g37194 [NAND2X1 @ clk_i]:B(n_3416) ===> g36144 [MX2X1 @ clk_i]:B(n_6896) ===> g31271 [MX2X1 @ clk_i]:A(n_6855) ===> u9_mem_reg_b0_b_b4_b[clk_i](n_10147) -- g42137:A

add primary input -internal /g31271/A
add pin constraint /g31271/A C1
add primary input -internal /g31271/B
add pin constraint /g31271/B C0
add primary input -internal /g31271/S0
add pin constraint /g31271/S0 C0
add primary input -internal /g36144/A
add pin constraint /g36144/A C0
add primary input -internal /g36144/B
add pin constraint /g36144/B C1
add primary input -internal /g36144/S0
add pin constraint /g36144/S0 C1
add primary input -internal /g37194/A
add pin constraint /g37194/A C1
add primary input -internal /g37194/B
add pin constraint /g37194/B C0
add pin constraint /g39149/A C1
add primary input -internal /g39149/B
add pin constraint /g39149/B C1
For sender domain g34913:Y(n_7509) --  u1_slt3_reg_b6_b[bit_clk_pad_i] 1
===================549=================
g34915:Y(n_7507) --  u1_slt1_reg_b6_b[bit_clk_pad_i] ===> g40208 [AOI21X1 @ clk_i]:A1(pi:in_slt_748) ===> g37544 [NAND2X1 @ clk_i]:A(n_539) ===> g33387 [AOI21X1 @ clk_i]:B0(n_1008) ===> g32761 [OR2X1 @ clk_i]:A(n_9508) ===> u14_u4_en_out_l_reg[clk_i](n_9636) -- g29517:A

add primary input -internal /g32761/A
add pin constraint /g32761/A C1
add primary input -internal /g32761/B
add pin constraint /g32761/B C0
add primary input -internal /g33387/A1
add pin constraint /g33387/A1 C1
add primary input -internal /g33387/A0
add pin constraint /g33387/A0 C0
add primary input -internal /g33387/B0
add pin constraint /g33387/B0 C0
add primary input -internal /g37544/A
add pin constraint /g37544/A C1
add pin constraint /g37544/B C1
add pin constraint /g40208/A1 C0
add primary input -internal /g40208/A0
add pin constraint /g40208/A0 C1
add primary input -internal /g40208/B0
add pin constraint /g40208/B0 C0
For sender domain g34915:Y(n_7507) --  u1_slt1_reg_b6_b[bit_clk_pad_i] 0
===================550=================
g34912:Y(n_7510) --  u1_slt2_reg_b6_b[bit_clk_pad_i] ===> g40427 [MX2X1 @ clk_i]:B(pi:in_slt_832) ===> u15_crac_din_reg_b2_b[clk_i](n_1194) -- g37342:B1

add primary input -internal /g40427/A
add pin constraint /g40427/A C1
add pin constraint /g40427/B C0
add primary input -internal /g40427/S0
add pin constraint /g40427/S0 C1
For sender domain g34912:Y(n_7510) --  u1_slt2_reg_b6_b[bit_clk_pad_i] 0
===================551=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g31347 [MX2X1 @ clk_i]:B(pi:in_slt_424) ===> u10_din_tmp1_reg_b2_b[clk_i](n_9872) -- g31347:A

add primary input -internal /g31347/A
add pin constraint /g31347/A C1
add pin constraint /g31347/B C0
add primary input -internal /g31347/S0
add pin constraint /g31347/S0 C1
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================552=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37933 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g37185 [NAND2X1 @ clk_i]:A(n_4557) ===> g36004 [MX2X1 @ clk_i]:B(n_6573) ===> g31127 [MX2X1 @ clk_i]:A(n_6631) ===> u10_mem_reg_b2_b_b4_b[clk_i](n_10274) -- g42494:A

add primary input -internal /g31127/A
add pin constraint /g31127/A C0
add primary input -internal /g31127/B
add pin constraint /g31127/B C1
add primary input -internal /g31127/S0
add pin constraint /g31127/S0 C0
add primary input -internal /g36004/A
add pin constraint /g36004/A C1
add primary input -internal /g36004/B
add pin constraint /g36004/B C0
add primary input -internal /g36004/S0
add pin constraint /g36004/S0 C1
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C1
add primary input -internal /g37933/A1
add pin constraint /g37933/A1 C1
add primary input -internal /g37933/A0
add pin constraint /g37933/A0 C0
add primary input -internal /g37933/B0
add pin constraint /g37933/B0 C1
add pin constraint /g37933/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================553=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37933 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g37185 [NAND2X1 @ clk_i]:A(n_4557) ===> g36041 [MX2X1 @ clk_i]:A(n_6573) ===> g31170 [MX2X1 @ clk_i]:A(n_6574) ===> u10_mem_reg_b3_b_b4_b[clk_i](n_10221) -- g42921:A

add primary input -internal /g31170/A
add pin constraint /g31170/A C0
add primary input -internal /g31170/B
add pin constraint /g31170/B C1
add primary input -internal /g31170/S0
add pin constraint /g31170/S0 C0
add primary input -internal /g36041/A
add pin constraint /g36041/A C0
add primary input -internal /g36041/B
add pin constraint /g36041/B C1
add primary input -internal /g36041/S0
add pin constraint /g36041/S0 C0
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C1
add primary input -internal /g37933/A1
add pin constraint /g37933/A1 C1
add primary input -internal /g37933/A0
add pin constraint /g37933/A0 C0
add primary input -internal /g37933/B0
add pin constraint /g37933/B0 C1
add pin constraint /g37933/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================554=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37933 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g37185 [NAND2X1 @ clk_i]:A(n_4557) ===> g36060 [MX2X1 @ clk_i]:B(n_6573) ===> g31234 [MX2X1 @ clk_i]:A(n_6543) ===> u10_mem_reg_b1_b_b4_b[clk_i](n_10183) -- g42912:A

add primary input -internal /g31234/A
add pin constraint /g31234/A C0
add primary input -internal /g31234/B
add pin constraint /g31234/B C1
add primary input -internal /g31234/S0
add pin constraint /g31234/S0 C0
add primary input -internal /g36060/A
add pin constraint /g36060/A C1
add primary input -internal /g36060/B
add pin constraint /g36060/B C0
add primary input -internal /g36060/S0
add pin constraint /g36060/S0 C1
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C1
add primary input -internal /g37933/A1
add pin constraint /g37933/A1 C1
add primary input -internal /g37933/A0
add pin constraint /g37933/A0 C0
add primary input -internal /g37933/B0
add pin constraint /g37933/B0 C1
add pin constraint /g37933/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================555=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37933 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g37185 [NAND2X1 @ clk_i]:A(n_4557) ===> g36182 [MX2X1 @ clk_i]:B(n_6573) ===> g31340 [MX2X1 @ clk_i]:A(n_6338) ===> u10_mem_reg_b0_b_b4_b[clk_i](n_10123) -- g43010:A

add primary input -internal /g31340/A
add pin constraint /g31340/A C0
add primary input -internal /g31340/B
add pin constraint /g31340/B C1
add primary input -internal /g31340/S0
add pin constraint /g31340/S0 C0
add primary input -internal /g36182/A
add pin constraint /g36182/A C1
add primary input -internal /g36182/B
add pin constraint /g36182/B C0
add primary input -internal /g36182/S0
add pin constraint /g36182/S0 C1
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C1
add primary input -internal /g37933/A1
add pin constraint /g37933/A1 C1
add primary input -internal /g37933/A0
add pin constraint /g37933/A0 C0
add primary input -internal /g37933/B0
add pin constraint /g37933/B0 C1
add pin constraint /g37933/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================556=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g36715 [MX2X1 @ clk_i]:B(n_5418) ===> g30946 [OAI21X1 @ clk_i]:A0(n_5426) ===> u10_mem_reg_b2_b_b18_b[clk_i](n_10772) -- g36715:A

add primary input -internal /g30946/A1
add pin constraint /g30946/A1 C0
add primary input -internal /g30946/A0
add pin constraint /g30946/A0 C1
add primary input -internal /g30946/B0
add pin constraint /g30946/B0 C0
add primary input -internal /g36715/A
add pin constraint /g36715/A C0
add primary input -internal /g36715/B
add pin constraint /g36715/B C1
add primary input -internal /g36715/S0
add pin constraint /g36715/S0 C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C0
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C1
add pin constraint /g37834/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================557=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g36731 [MX2X1 @ clk_i]:B(n_5418) ===> g31018 [OAI21X1 @ clk_i]:A0(n_5419) ===> u10_mem_reg_b0_b_b18_b[clk_i](n_10678) -- g36731:A

add primary input -internal /g31018/A1
add pin constraint /g31018/A1 C0
add primary input -internal /g31018/A0
add pin constraint /g31018/A0 C1
add primary input -internal /g31018/B0
add pin constraint /g31018/B0 C0
add primary input -internal /g36731/A
add pin constraint /g36731/A C0
add primary input -internal /g36731/B
add pin constraint /g36731/B C1
add primary input -internal /g36731/S0
add pin constraint /g36731/S0 C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C0
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C1
add pin constraint /g37834/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================558=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g36740 [MX2X1 @ clk_i]:B(n_5418) ===> g31044 [OAI21X1 @ clk_i]:A0(n_5408) ===> u10_mem_reg_b1_b_b18_b[clk_i](n_10676) -- g36740:A

add primary input -internal /g31044/A1
add pin constraint /g31044/A1 C0
add primary input -internal /g31044/A0
add pin constraint /g31044/A0 C1
add primary input -internal /g31044/B0
add pin constraint /g31044/B0 C0
add primary input -internal /g36740/A
add pin constraint /g36740/A C0
add primary input -internal /g36740/B
add pin constraint /g36740/B C1
add primary input -internal /g36740/S0
add pin constraint /g36740/S0 C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C0
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C1
add pin constraint /g37834/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================559=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g37834 [AOI22X1 @ clk_i]:B1(pi:in_slt_424) ===> g36856 [NOR2X1 @ clk_i]:A(n_5418) ===> g36727 [AOI21X1 @ clk_i]:B0(n_4820) ===> g31004 [OAI21X1 @ clk_i]:A0(n_5578) ===> u10_mem_reg_b3_b_b18_b[clk_i](n_10699) -- g42217:A

add primary input -internal /g31004/A1
add pin constraint /g31004/A1 C0
add primary input -internal /g31004/A0
add pin constraint /g31004/A0 C1
add primary input -internal /g31004/B0
add pin constraint /g31004/B0 C0
add primary input -internal /g36727/A1
add pin constraint /g36727/A1 C1
add primary input -internal /g36727/A0
add pin constraint /g36727/A0 C0
add primary input -internal /g36727/B0
add pin constraint /g36727/B0 C0
add primary input -internal /g36856/A
add pin constraint /g36856/A C1
add primary input -internal /g36856/B
add pin constraint /g36856/B C1
add pin constraint /g37834/A1 C1
add primary input -internal /g37834/A0
add pin constraint /g37834/A0 C0
add primary input -internal /g37834/B0
add pin constraint /g37834/B0 C1
add pin constraint /g37834/B1 C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================560=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g39274 [NAND2X1 @ clk_i]:B(pi:in_slt_424) ===> g37188 [NAND2X1 @ clk_i]:B(n_2334) ===> g36015 [MX2X1 @ clk_i]:B(n_6566) ===> g31142 [MX2X1 @ clk_i]:A(n_6613) ===> u10_mem_reg_b2_b_b6_b[clk_i](n_10649) -- g41863:A

add primary input -internal /g31142/A
add pin constraint /g31142/A C0
add primary input -internal /g31142/B
add pin constraint /g31142/B C1
add primary input -internal /g31142/S0
add pin constraint /g31142/S0 C0
add primary input -internal /g36015/A
add pin constraint /g36015/A C1
add primary input -internal /g36015/B
add pin constraint /g36015/B C0
add primary input -internal /g36015/S0
add pin constraint /g36015/S0 C1
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g39274/A
add pin constraint /g39274/A C1
add pin constraint /g39274/B C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================561=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g39274 [NAND2X1 @ clk_i]:B(pi:in_slt_424) ===> g37188 [NAND2X1 @ clk_i]:B(n_2334) ===> g36043 [MX2X1 @ clk_i]:A(n_6566) ===> g31172 [MX2X1 @ clk_i]:A(n_6567) ===> u10_mem_reg_b3_b_b6_b[clk_i](n_10219) -- g41919:A

add primary input -internal /g31172/A
add pin constraint /g31172/A C0
add primary input -internal /g31172/B
add pin constraint /g31172/B C1
add primary input -internal /g31172/S0
add pin constraint /g31172/S0 C0
add primary input -internal /g36043/A
add pin constraint /g36043/A C0
add primary input -internal /g36043/B
add pin constraint /g36043/B C1
add primary input -internal /g36043/S0
add pin constraint /g36043/S0 C0
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g39274/A
add pin constraint /g39274/A C1
add pin constraint /g39274/B C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================562=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g39274 [NAND2X1 @ clk_i]:B(pi:in_slt_424) ===> g37188 [NAND2X1 @ clk_i]:B(n_2334) ===> g36130 [MX2X1 @ clk_i]:B(n_6566) ===> g31237 [MX2X1 @ clk_i]:A(n_6409) ===> u10_mem_reg_b1_b_b6_b[clk_i](n_10181) -- g42973:A

add primary input -internal /g31237/A
add pin constraint /g31237/A C0
add primary input -internal /g31237/B
add pin constraint /g31237/B C1
add primary input -internal /g31237/S0
add pin constraint /g31237/S0 C0
add primary input -internal /g36130/A
add pin constraint /g36130/A C1
add primary input -internal /g36130/B
add pin constraint /g36130/B C0
add primary input -internal /g36130/S0
add pin constraint /g36130/S0 C1
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g39274/A
add pin constraint /g39274/A C1
add pin constraint /g39274/B C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================563=================
g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] ===> g39274 [NAND2X1 @ clk_i]:B(pi:in_slt_424) ===> g37188 [NAND2X1 @ clk_i]:B(n_2334) ===> g36186 [MX2X1 @ clk_i]:B(n_6566) ===> g31342 [MX2X1 @ clk_i]:A(n_6332) ===> u10_mem_reg_b0_b_b6_b[clk_i](n_10122) -- g41925:A

add primary input -internal /g31342/A
add pin constraint /g31342/A C0
add primary input -internal /g31342/B
add pin constraint /g31342/B C1
add primary input -internal /g31342/S0
add pin constraint /g31342/S0 C0
add primary input -internal /g36186/A
add pin constraint /g36186/A C1
add primary input -internal /g36186/B
add pin constraint /g36186/B C0
add primary input -internal /g36186/S0
add pin constraint /g36186/S0 C1
add primary input -internal /g37188/A
add pin constraint /g37188/A C1
add primary input -internal /g37188/B
add pin constraint /g37188/B C1
add primary input -internal /g39274/A
add pin constraint /g39274/A C1
add pin constraint /g39274/B C0
For sender domain g34908:Y(n_7511) --  u1_slt4_reg_b6_b[bit_clk_pad_i] 0
===================564=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g31379 [MX2X1 @ clk_i]:B(pi:in_slt_446) ===> u11_din_tmp1_reg_b2_b[clk_i](n_10104) -- g31379:A

add primary input -internal /g31379/A
add pin constraint /g31379/A C1
add pin constraint /g31379/B C0
add primary input -internal /g31379/S0
add pin constraint /g31379/S0 C1
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================565=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37910 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g37178 [NAND2X1 @ clk_i]:A(n_4567) ===> g36090 [MX2X1 @ clk_i]:B(n_6442) ===> g31188 [MX2X1 @ clk_i]:A(n_6491) ===> u11_mem_reg_b1_b_b4_b[clk_i](n_10551) -- g41808:A

add primary input -internal /g31188/A
add pin constraint /g31188/A C0
add primary input -internal /g31188/B
add pin constraint /g31188/B C1
add primary input -internal /g31188/S0
add pin constraint /g31188/S0 C0
add primary input -internal /g36090/A
add pin constraint /g36090/A C1
add primary input -internal /g36090/B
add pin constraint /g36090/B C0
add primary input -internal /g36090/S0
add pin constraint /g36090/S0 C1
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C1
add primary input -internal /g37910/A1
add pin constraint /g37910/A1 C1
add primary input -internal /g37910/A0
add pin constraint /g37910/A0 C0
add primary input -internal /g37910/B0
add pin constraint /g37910/B0 C1
add pin constraint /g37910/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================566=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37910 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g37178 [NAND2X1 @ clk_i]:A(n_4567) ===> g36115 [MX2X1 @ clk_i]:A(n_6442) ===> g31240 [MX2X1 @ clk_i]:A(n_6443) ===> u11_mem_reg_b3_b_b4_b[clk_i](n_10452) -- g42059:A

add primary input -internal /g31240/A
add pin constraint /g31240/A C0
add primary input -internal /g31240/B
add pin constraint /g31240/B C1
add primary input -internal /g31240/S0
add pin constraint /g31240/S0 C0
add primary input -internal /g36115/A
add pin constraint /g36115/A C0
add primary input -internal /g36115/B
add pin constraint /g36115/B C1
add primary input -internal /g36115/S0
add pin constraint /g36115/S0 C0
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C1
add primary input -internal /g37910/A1
add pin constraint /g37910/A1 C1
add primary input -internal /g37910/A0
add pin constraint /g37910/A0 C0
add primary input -internal /g37910/B0
add pin constraint /g37910/B0 C1
add pin constraint /g37910/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================567=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37910 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g37178 [NAND2X1 @ clk_i]:A(n_4567) ===> g36116 [MX2X1 @ clk_i]:B(n_6442) ===> g31216 [MX2X1 @ clk_i]:A(n_6440) ===> u11_mem_reg_b2_b_b4_b[clk_i](n_10498) -- g42438:A

add primary input -internal /g31216/A
add pin constraint /g31216/A C0
add primary input -internal /g31216/B
add pin constraint /g31216/B C1
add primary input -internal /g31216/S0
add pin constraint /g31216/S0 C0
add primary input -internal /g36116/A
add pin constraint /g36116/A C1
add primary input -internal /g36116/B
add pin constraint /g36116/B C0
add primary input -internal /g36116/S0
add pin constraint /g36116/S0 C1
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C1
add primary input -internal /g37910/A1
add pin constraint /g37910/A1 C1
add primary input -internal /g37910/A0
add pin constraint /g37910/A0 C0
add primary input -internal /g37910/B0
add pin constraint /g37910/B0 C1
add pin constraint /g37910/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================568=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37910 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g37178 [NAND2X1 @ clk_i]:A(n_4567) ===> g36174 [MX2X1 @ clk_i]:B(n_6442) ===> g31325 [MX2X1 @ clk_i]:A(n_6354) ===> u11_mem_reg_b0_b_b4_b[clk_i](n_10424) -- g42355:A

add primary input -internal /g31325/A
add pin constraint /g31325/A C0
add primary input -internal /g31325/B
add pin constraint /g31325/B C1
add primary input -internal /g31325/S0
add pin constraint /g31325/S0 C0
add primary input -internal /g36174/A
add pin constraint /g36174/A C1
add primary input -internal /g36174/B
add pin constraint /g36174/B C0
add primary input -internal /g36174/S0
add pin constraint /g36174/S0 C1
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C1
add primary input -internal /g37910/A1
add pin constraint /g37910/A1 C1
add primary input -internal /g37910/A0
add pin constraint /g37910/A0 C0
add primary input -internal /g37910/B0
add pin constraint /g37910/B0 C1
add pin constraint /g37910/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================569=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g36713 [MX2X1 @ clk_i]:B(n_5413) ===> g31019 [OAI21X1 @ clk_i]:A0(n_5428) ===> u11_mem_reg_b0_b_b18_b[clk_i](n_10899) -- g36713:A

add primary input -internal /g31019/A1
add pin constraint /g31019/A1 C0
add primary input -internal /g31019/A0
add pin constraint /g31019/A0 C1
add primary input -internal /g31019/B0
add pin constraint /g31019/B0 C0
add primary input -internal /g36713/A
add pin constraint /g36713/A C0
add primary input -internal /g36713/B
add pin constraint /g36713/B C1
add primary input -internal /g36713/S0
add pin constraint /g36713/S0 C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C0
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C1
add pin constraint /g37898/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================570=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g36735 [MX2X1 @ clk_i]:B(n_5413) ===> g31022 [OAI21X1 @ clk_i]:A0(n_5414) ===> u11_mem_reg_b1_b_b18_b[clk_i](n_10897) -- g36735:A

add primary input -internal /g31022/A1
add pin constraint /g31022/A1 C0
add primary input -internal /g31022/A0
add pin constraint /g31022/A0 C1
add primary input -internal /g31022/B0
add pin constraint /g31022/B0 C0
add primary input -internal /g36735/A
add pin constraint /g36735/A C0
add primary input -internal /g36735/B
add pin constraint /g36735/B C1
add primary input -internal /g36735/S0
add pin constraint /g36735/S0 C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C0
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C1
add pin constraint /g37898/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================571=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g36737 [MX2X1 @ clk_i]:B(n_5413) ===> g31036 [OAI21X1 @ clk_i]:A0(n_5412) ===> u11_mem_reg_b2_b_b18_b[clk_i](n_10877) -- g36737:A

add primary input -internal /g31036/A1
add pin constraint /g31036/A1 C0
add primary input -internal /g31036/A0
add pin constraint /g31036/A0 C1
add primary input -internal /g31036/B0
add pin constraint /g31036/B0 C0
add primary input -internal /g36737/A
add pin constraint /g36737/A C0
add primary input -internal /g36737/B
add pin constraint /g36737/B C1
add primary input -internal /g36737/S0
add pin constraint /g36737/S0 C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C0
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C1
add pin constraint /g37898/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================572=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g37898 [AOI22X1 @ clk_i]:B1(pi:in_slt_446) ===> g37124 [NOR2X1 @ clk_i]:A(n_5413) ===> g36717 [AOI21X1 @ clk_i]:B0(n_4804) ===> g31062 [OAI21X1 @ clk_i]:A0(n_5581) ===> u11_mem_reg_b3_b_b18_b[clk_i](n_10858) -- g42571:A

add primary input -internal /g31062/A1
add pin constraint /g31062/A1 C0
add primary input -internal /g31062/A0
add pin constraint /g31062/A0 C1
add primary input -internal /g31062/B0
add pin constraint /g31062/B0 C0
add primary input -internal /g36717/A1
add pin constraint /g36717/A1 C1
add primary input -internal /g36717/A0
add pin constraint /g36717/A0 C0
add primary input -internal /g36717/B0
add pin constraint /g36717/B0 C0
add primary input -internal /g37124/A
add pin constraint /g37124/A C1
add primary input -internal /g37124/B
add pin constraint /g37124/B C1
add pin constraint /g37898/A1 C1
add primary input -internal /g37898/A0
add pin constraint /g37898/A0 C0
add primary input -internal /g37898/B0
add pin constraint /g37898/B0 C1
add pin constraint /g37898/B1 C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================573=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g39758 [NAND2X1 @ clk_i]:B(pi:in_slt_446) ===> g37180 [NAND2X1 @ clk_i]:B(n_2252) ===> g35981 [MX2X1 @ clk_i]:A(n_6486) ===> g31243 [MX2X1 @ clk_i]:A(n_6659) ===> u11_mem_reg_b3_b_b6_b[clk_i](n_10828) -- g42171:A

add primary input -internal /g31243/A
add pin constraint /g31243/A C0
add primary input -internal /g31243/B
add pin constraint /g31243/B C1
add primary input -internal /g31243/S0
add pin constraint /g31243/S0 C0
add primary input -internal /g35981/A
add pin constraint /g35981/A C0
add primary input -internal /g35981/B
add pin constraint /g35981/B C1
add primary input -internal /g35981/S0
add pin constraint /g35981/S0 C0
add primary input -internal /g37180/A
add pin constraint /g37180/A C1
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g39758/A
add pin constraint /g39758/A C1
add pin constraint /g39758/B C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================574=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g39758 [NAND2X1 @ clk_i]:B(pi:in_slt_446) ===> g37180 [NAND2X1 @ clk_i]:B(n_2252) ===> g36091 [MX2X1 @ clk_i]:B(n_6486) ===> g31190 [MX2X1 @ clk_i]:A(n_6488) ===> u11_mem_reg_b1_b_b6_b[clk_i](n_10547) -- g43002:A

add primary input -internal /g31190/A
add pin constraint /g31190/A C0
add primary input -internal /g31190/B
add pin constraint /g31190/B C1
add primary input -internal /g31190/S0
add pin constraint /g31190/S0 C0
add primary input -internal /g36091/A
add pin constraint /g36091/A C1
add primary input -internal /g36091/B
add pin constraint /g36091/B C0
add primary input -internal /g36091/S0
add pin constraint /g36091/S0 C1
add primary input -internal /g37180/A
add pin constraint /g37180/A C1
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g39758/A
add pin constraint /g39758/A C1
add pin constraint /g39758/B C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================575=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g39758 [NAND2X1 @ clk_i]:B(pi:in_slt_446) ===> g37180 [NAND2X1 @ clk_i]:B(n_2252) ===> g36118 [MX2X1 @ clk_i]:B(n_6486) ===> g31218 [MX2X1 @ clk_i]:A(n_6435) ===> u11_mem_reg_b2_b_b6_b[clk_i](n_10489) -- g42643:A

add primary input -internal /g31218/A
add pin constraint /g31218/A C0
add primary input -internal /g31218/B
add pin constraint /g31218/B C1
add primary input -internal /g31218/S0
add pin constraint /g31218/S0 C0
add primary input -internal /g36118/A
add pin constraint /g36118/A C1
add primary input -internal /g36118/B
add pin constraint /g36118/B C0
add primary input -internal /g36118/S0
add pin constraint /g36118/S0 C1
add primary input -internal /g37180/A
add pin constraint /g37180/A C1
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g39758/A
add pin constraint /g39758/A C1
add pin constraint /g39758/B C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================576=================
g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] ===> g39758 [NAND2X1 @ clk_i]:B(pi:in_slt_446) ===> g37180 [NAND2X1 @ clk_i]:B(n_2252) ===> g36176 [MX2X1 @ clk_i]:B(n_6486) ===> g31330 [MX2X1 @ clk_i]:A(n_6350) ===> u11_mem_reg_b0_b_b6_b[clk_i](n_10420) -- g42834:A

add primary input -internal /g31330/A
add pin constraint /g31330/A C0
add primary input -internal /g31330/B
add pin constraint /g31330/B C1
add primary input -internal /g31330/S0
add pin constraint /g31330/S0 C0
add primary input -internal /g36176/A
add pin constraint /g36176/A C1
add primary input -internal /g36176/B
add pin constraint /g36176/B C0
add primary input -internal /g36176/S0
add pin constraint /g36176/S0 C1
add primary input -internal /g37180/A
add pin constraint /g37180/A C1
add primary input -internal /g37180/B
add pin constraint /g37180/B C1
add primary input -internal /g39758/A
add pin constraint /g39758/A C1
add pin constraint /g39758/B C0
For sender domain g34914:Y(n_7508) --  u1_slt6_reg_b6_b[bit_clk_pad_i] 0
===================577=================
g35366:Y(n_7359) --  u1_slt1_reg_b5_b[bit_clk_pad_i] ===> g40360 [AOI21X1 @ clk_i]:A1(pi:in_slt_747) ===> g37545 [NAND2X1 @ clk_i]:A(n_554) ===> g33388 [AOI21X1 @ clk_i]:B0(n_1007) ===> g32762 [OR2X1 @ clk_i]:A(n_9507) ===> u14_u5_en_out_l_reg[clk_i](n_9635) -- g41825:A

add primary input -internal /g32762/A
add pin constraint /g32762/A C0
add primary input -internal /g32762/B
add pin constraint /g32762/B C0
add primary input -internal /g33388/A1
add pin constraint /g33388/A1 C0
add primary input -internal /g33388/A0
add pin constraint /g33388/A0 C0
add primary input -internal /g33388/B0
add pin constraint /g33388/B0 C1
add primary input -internal /g37545/A
add pin constraint /g37545/A C0
add pin constraint /g37545/B C1
add pin constraint /g40360/A1 C1
add primary input -internal /g40360/A0
add pin constraint /g40360/A0 C1
add primary input -internal /g40360/B0
add pin constraint /g40360/B0 C0
For sender domain g35366:Y(n_7359) --  u1_slt1_reg_b5_b[bit_clk_pad_i] 1
===================578=================
g35365:Y(n_7360) --  u1_slt2_reg_b5_b[bit_clk_pad_i] ===> g40436 [MX2X1 @ clk_i]:B(pi:in_slt_831) ===> u15_crac_din_reg_b1_b[clk_i](n_1202) -- g37323:B1

add primary input -internal /g40436/A
add pin constraint /g40436/A C0
add pin constraint /g40436/B C1
add primary input -internal /g40436/S0
add pin constraint /g40436/S0 C1
For sender domain g35365:Y(n_7360) --  u1_slt2_reg_b5_b[bit_clk_pad_i] 1
===================579=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g31394 [MX2X1 @ clk_i]:B(pi:in_slt_423) ===> u10_din_tmp1_reg_b1_b[clk_i](n_9853) -- g31394:A

add primary input -internal /g31394/A
add pin constraint /g31394/A C0
add pin constraint /g31394/B C1
add primary input -internal /g31394/S0
add pin constraint /g31394/S0 C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================580=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g37929 [AOI22X1 @ clk_i]:B1(pi:in_slt_423) ===> g37138 [NAND2X1 @ clk_i]:A(n_4558) ===> g36002 [MX2X1 @ clk_i]:B(n_6576) ===> g31125 [MX2X1 @ clk_i]:A(n_6634) ===> u10_mem_reg_b2_b_b3_b[clk_i](n_10276) -- g42916:A

add primary input -internal /g31125/A
add pin constraint /g31125/A C1
add primary input -internal /g31125/B
add pin constraint /g31125/B C0
add primary input -internal /g31125/S0
add pin constraint /g31125/S0 C0
add primary input -internal /g36002/A
add pin constraint /g36002/A C0
add primary input -internal /g36002/B
add pin constraint /g36002/B C1
add primary input -internal /g36002/S0
add pin constraint /g36002/S0 C1
add primary input -internal /g37138/A
add pin constraint /g37138/A C0
add primary input -internal /g37138/B
add pin constraint /g37138/B C1
add primary input -internal /g37929/A1
add pin constraint /g37929/A1 C0
add primary input -internal /g37929/A0
add pin constraint /g37929/A0 C0
add primary input -internal /g37929/B0
add pin constraint /g37929/B0 C1
add pin constraint /g37929/B1 C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================581=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g37929 [AOI22X1 @ clk_i]:B1(pi:in_slt_423) ===> g37138 [NAND2X1 @ clk_i]:A(n_4558) ===> g36040 [MX2X1 @ clk_i]:A(n_6576) ===> g31169 [MX2X1 @ clk_i]:A(n_6577) ===> u10_mem_reg_b3_b_b3_b[clk_i](n_10566) -- g41981:A

add primary input -internal /g31169/A
add pin constraint /g31169/A C1
add primary input -internal /g31169/B
add pin constraint /g31169/B C0
add primary input -internal /g31169/S0
add pin constraint /g31169/S0 C0
add primary input -internal /g36040/A
add pin constraint /g36040/A C1
add primary input -internal /g36040/B
add pin constraint /g36040/B C0
add primary input -internal /g36040/S0
add pin constraint /g36040/S0 C0
add primary input -internal /g37138/A
add pin constraint /g37138/A C0
add primary input -internal /g37138/B
add pin constraint /g37138/B C1
add primary input -internal /g37929/A1
add pin constraint /g37929/A1 C0
add primary input -internal /g37929/A0
add pin constraint /g37929/A0 C0
add primary input -internal /g37929/B0
add pin constraint /g37929/B0 C1
add pin constraint /g37929/B1 C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================582=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g37929 [AOI22X1 @ clk_i]:B1(pi:in_slt_423) ===> g37138 [NAND2X1 @ clk_i]:A(n_4558) ===> g36127 [MX2X1 @ clk_i]:B(n_6576) ===> g31233 [MX2X1 @ clk_i]:A(n_6416) ===> u10_mem_reg_b1_b_b3_b[clk_i](n_10184) -- g41894:A

add primary input -internal /g31233/A
add pin constraint /g31233/A C1
add primary input -internal /g31233/B
add pin constraint /g31233/B C0
add primary input -internal /g31233/S0
add pin constraint /g31233/S0 C0
add primary input -internal /g36127/A
add pin constraint /g36127/A C0
add primary input -internal /g36127/B
add pin constraint /g36127/B C1
add primary input -internal /g36127/S0
add pin constraint /g36127/S0 C1
add primary input -internal /g37138/A
add pin constraint /g37138/A C0
add primary input -internal /g37138/B
add pin constraint /g37138/B C1
add primary input -internal /g37929/A1
add pin constraint /g37929/A1 C0
add primary input -internal /g37929/A0
add pin constraint /g37929/A0 C0
add primary input -internal /g37929/B0
add pin constraint /g37929/B0 C1
add pin constraint /g37929/B1 C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================583=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g37929 [AOI22X1 @ clk_i]:B1(pi:in_slt_423) ===> g37138 [NAND2X1 @ clk_i]:A(n_4558) ===> g36181 [MX2X1 @ clk_i]:B(n_6576) ===> g31339 [MX2X1 @ clk_i]:A(n_6340) ===> u10_mem_reg_b0_b_b3_b[clk_i](n_10124) -- g42907:A

add primary input -internal /g31339/A
add pin constraint /g31339/A C1
add primary input -internal /g31339/B
add pin constraint /g31339/B C0
add primary input -internal /g31339/S0
add pin constraint /g31339/S0 C0
add primary input -internal /g36181/A
add pin constraint /g36181/A C0
add primary input -internal /g36181/B
add pin constraint /g36181/B C1
add primary input -internal /g36181/S0
add pin constraint /g36181/S0 C1
add primary input -internal /g37138/A
add pin constraint /g37138/A C0
add primary input -internal /g37138/B
add pin constraint /g37138/B C1
add primary input -internal /g37929/A1
add pin constraint /g37929/A1 C0
add primary input -internal /g37929/A0
add pin constraint /g37929/A0 C0
add primary input -internal /g37929/B0
add pin constraint /g37929/B0 C1
add pin constraint /g37929/B1 C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================584=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39426 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37187 [NAND2X1 @ clk_i]:B(n_2305) ===> g36010 [MX2X1 @ clk_i]:B(n_6570) ===> g31132 [MX2X1 @ clk_i]:A(n_6624) ===> u10_mem_reg_b2_b_b5_b[clk_i](n_10651) -- g42256:A

add primary input -internal /g31132/A
add pin constraint /g31132/A C1
add primary input -internal /g31132/B
add pin constraint /g31132/B C0
add primary input -internal /g31132/S0
add pin constraint /g31132/S0 C0
add primary input -internal /g36010/A
add pin constraint /g36010/A C0
add primary input -internal /g36010/B
add pin constraint /g36010/B C1
add primary input -internal /g36010/S0
add pin constraint /g36010/S0 C1
add primary input -internal /g37187/A
add pin constraint /g37187/A C1
add primary input -internal /g37187/B
add pin constraint /g37187/B C0
add primary input -internal /g39426/A
add pin constraint /g39426/A C1
add pin constraint /g39426/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================585=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39426 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37187 [NAND2X1 @ clk_i]:B(n_2305) ===> g36042 [MX2X1 @ clk_i]:A(n_6570) ===> g31171 [MX2X1 @ clk_i]:A(n_6571) ===> u10_mem_reg_b3_b_b5_b[clk_i](n_10220) -- g43051:A

add primary input -internal /g31171/A
add pin constraint /g31171/A C1
add primary input -internal /g31171/B
add pin constraint /g31171/B C0
add primary input -internal /g31171/S0
add pin constraint /g31171/S0 C0
add primary input -internal /g36042/A
add pin constraint /g36042/A C1
add primary input -internal /g36042/B
add pin constraint /g36042/B C0
add primary input -internal /g36042/S0
add pin constraint /g36042/S0 C0
add primary input -internal /g37187/A
add pin constraint /g37187/A C1
add primary input -internal /g37187/B
add pin constraint /g37187/B C0
add primary input -internal /g39426/A
add pin constraint /g39426/A C1
add pin constraint /g39426/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================586=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39426 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37187 [NAND2X1 @ clk_i]:B(n_2305) ===> g36129 [MX2X1 @ clk_i]:B(n_6570) ===> g31235 [MX2X1 @ clk_i]:A(n_6412) ===> u10_mem_reg_b1_b_b5_b[clk_i](n_10182) -- g43071:A

add primary input -internal /g31235/A
add pin constraint /g31235/A C1
add primary input -internal /g31235/B
add pin constraint /g31235/B C0
add primary input -internal /g31235/S0
add pin constraint /g31235/S0 C0
add primary input -internal /g36129/A
add pin constraint /g36129/A C0
add primary input -internal /g36129/B
add pin constraint /g36129/B C1
add primary input -internal /g36129/S0
add pin constraint /g36129/S0 C1
add primary input -internal /g37187/A
add pin constraint /g37187/A C1
add primary input -internal /g37187/B
add pin constraint /g37187/B C0
add primary input -internal /g39426/A
add pin constraint /g39426/A C1
add pin constraint /g39426/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================587=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39426 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37187 [NAND2X1 @ clk_i]:B(n_2305) ===> g36183 [MX2X1 @ clk_i]:B(n_6570) ===> g31341 [MX2X1 @ clk_i]:A(n_6336) ===> u10_mem_reg_b0_b_b5_b[clk_i](n_10411) -- g42359:A

add primary input -internal /g31341/A
add pin constraint /g31341/A C1
add primary input -internal /g31341/B
add pin constraint /g31341/B C0
add primary input -internal /g31341/S0
add pin constraint /g31341/S0 C0
add primary input -internal /g36183/A
add pin constraint /g36183/A C0
add primary input -internal /g36183/B
add pin constraint /g36183/B C1
add primary input -internal /g36183/S0
add pin constraint /g36183/S0 C1
add primary input -internal /g37187/A
add pin constraint /g37187/A C1
add primary input -internal /g37187/B
add pin constraint /g37187/B C0
add primary input -internal /g39426/A
add pin constraint /g39426/A C1
add pin constraint /g39426/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================588=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39683 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37170 [NAND2X1 @ clk_i]:B(n_2261) ===> g35978 [MX2X1 @ clk_i]:B(n_6011) ===> g31094 [MX2X1 @ clk_i]:A(n_6031) ===> u10_mem_reg_b2_b_b17_b[clk_i](n_10316) -- g42473:A

add primary input -internal /g31094/A
add pin constraint /g31094/A C1
add primary input -internal /g31094/B
add pin constraint /g31094/B C0
add primary input -internal /g31094/S0
add pin constraint /g31094/S0 C0
add primary input -internal /g35978/A
add pin constraint /g35978/A C0
add primary input -internal /g35978/B
add pin constraint /g35978/B C1
add primary input -internal /g35978/S0
add pin constraint /g35978/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C1
add primary input -internal /g37170/B
add pin constraint /g37170/B C0
add primary input -internal /g39683/A
add pin constraint /g39683/A C1
add pin constraint /g39683/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================589=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39683 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37170 [NAND2X1 @ clk_i]:B(n_2261) ===> g36034 [MX2X1 @ clk_i]:A(n_6011) ===> g31166 [MX2X1 @ clk_i]:A(n_6012) ===> u10_mem_reg_b3_b_b17_b[clk_i](n_10224) -- g42343:A

add primary input -internal /g31166/A
add pin constraint /g31166/A C1
add primary input -internal /g31166/B
add pin constraint /g31166/B C0
add primary input -internal /g31166/S0
add pin constraint /g31166/S0 C0
add primary input -internal /g36034/A
add pin constraint /g36034/A C1
add primary input -internal /g36034/B
add pin constraint /g36034/B C0
add primary input -internal /g36034/S0
add pin constraint /g36034/S0 C0
add primary input -internal /g37170/A
add pin constraint /g37170/A C1
add primary input -internal /g37170/B
add pin constraint /g37170/B C0
add primary input -internal /g39683/A
add pin constraint /g39683/A C1
add pin constraint /g39683/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================590=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39683 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37170 [NAND2X1 @ clk_i]:B(n_2261) ===> g36110 [MX2X1 @ clk_i]:B(n_6011) ===> g31212 [MX2X1 @ clk_i]:A(n_5973) ===> u10_mem_reg_b1_b_b17_b[clk_i](n_10190) -- g39227:A

add primary input -internal /g31212/A
add pin constraint /g31212/A C1
add primary input -internal /g31212/B
add pin constraint /g31212/B C0
add primary input -internal /g31212/S0
add pin constraint /g31212/S0 C0
add primary input -internal /g36110/A
add pin constraint /g36110/A C0
add primary input -internal /g36110/B
add pin constraint /g36110/B C1
add primary input -internal /g36110/S0
add pin constraint /g36110/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C1
add primary input -internal /g37170/B
add pin constraint /g37170/B C0
add primary input -internal /g39683/A
add pin constraint /g39683/A C1
add pin constraint /g39683/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================591=================
g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] ===> g39683 [NAND2X1 @ clk_i]:B(pi:in_slt_423) ===> g37170 [NAND2X1 @ clk_i]:B(n_2261) ===> g36168 [MX2X1 @ clk_i]:B(n_6011) ===> g31296 [MX2X1 @ clk_i]:A(n_5956) ===> u10_mem_reg_b0_b_b17_b[clk_i](n_10131) -- g42595:A

add primary input -internal /g31296/A
add pin constraint /g31296/A C1
add primary input -internal /g31296/B
add pin constraint /g31296/B C0
add primary input -internal /g31296/S0
add pin constraint /g31296/S0 C0
add primary input -internal /g36168/A
add pin constraint /g36168/A C0
add primary input -internal /g36168/B
add pin constraint /g36168/B C1
add primary input -internal /g36168/S0
add pin constraint /g36168/S0 C1
add primary input -internal /g37170/A
add pin constraint /g37170/A C1
add primary input -internal /g37170/B
add pin constraint /g37170/B C0
add primary input -internal /g39683/A
add pin constraint /g39683/A C1
add pin constraint /g39683/B C1
For sender domain g35363:Y(n_7362) --  u1_slt4_reg_b5_b[bit_clk_pad_i] 1
===================592=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g31358 [MX2X1 @ clk_i]:B(pi:in_slt_401) ===> u9_din_tmp1_reg_b1_b[clk_i](n_9779) -- g31358:A

add primary input -internal /g31358/A
add pin constraint /g31358/A C0
add pin constraint /g31358/B C1
add primary input -internal /g31358/S0
add pin constraint /g31358/S0 C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================593=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g37783 [AOI22X1 @ clk_i]:A0(pi:in_slt_401) ===> g37162 [NAND2X1 @ clk_i]:A(n_4584) ===> g35992 [MX2X1 @ clk_i]:B(n_6913) ===> g31110 [MX2X1 @ clk_i]:A(n_6946) ===> u9_mem_reg_b1_b_b5_b[clk_i](n_10296) -- g42906:A

add primary input -internal /g31110/A
add pin constraint /g31110/A C1
add primary input -internal /g31110/B
add pin constraint /g31110/B C0
add primary input -internal /g31110/S0
add pin constraint /g31110/S0 C0
add primary input -internal /g35992/A
add pin constraint /g35992/A C0
add primary input -internal /g35992/B
add pin constraint /g35992/B C1
add primary input -internal /g35992/S0
add pin constraint /g35992/S0 C1
add primary input -internal /g37162/A
add pin constraint /g37162/A C0
add primary input -internal /g37162/B
add pin constraint /g37162/B C1
add primary input -internal /g37783/A1
add pin constraint /g37783/A1 C1
add pin constraint /g37783/A0 C1
add primary input -internal /g37783/B0
add pin constraint /g37783/B0 C0
add primary input -internal /g37783/B1
add pin constraint /g37783/B1 C0
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================594=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g37783 [AOI22X1 @ clk_i]:A0(pi:in_slt_401) ===> g37162 [NAND2X1 @ clk_i]:A(n_4584) ===> g36022 [MX2X1 @ clk_i]:A(n_6913) ===> g31152 [MX2X1 @ clk_i]:A(n_6914) ===> u9_mem_reg_b3_b_b5_b[clk_i](n_10242) -- g41883:A

add primary input -internal /g31152/A
add pin constraint /g31152/A C1
add primary input -internal /g31152/B
add pin constraint /g31152/B C0
add primary input -internal /g31152/S0
add pin constraint /g31152/S0 C0
add primary input -internal /g36022/A
add pin constraint /g36022/A C1
add primary input -internal /g36022/B
add pin constraint /g36022/B C0
add primary input -internal /g36022/S0
add pin constraint /g36022/S0 C0
add primary input -internal /g37162/A
add pin constraint /g37162/A C0
add primary input -internal /g37162/B
add pin constraint /g37162/B C1
add primary input -internal /g37783/A1
add pin constraint /g37783/A1 C1
add pin constraint /g37783/A0 C1
add primary input -internal /g37783/B0
add pin constraint /g37783/B0 C0
add primary input -internal /g37783/B1
add pin constraint /g37783/B1 C0
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================595=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g37783 [AOI22X1 @ clk_i]:A0(pi:in_slt_401) ===> g37162 [NAND2X1 @ clk_i]:A(n_4584) ===> g36029 [MX2X1 @ clk_i]:B(n_6913) ===> g31130 [MX2X1 @ clk_i]:A(n_6903) ===> u9_mem_reg_b2_b_b5_b[clk_i](n_10269) -- g42334:A

add primary input -internal /g31130/A
add pin constraint /g31130/A C1
add primary input -internal /g31130/B
add pin constraint /g31130/B C0
add primary input -internal /g31130/S0
add pin constraint /g31130/S0 C0
add primary input -internal /g36029/A
add pin constraint /g36029/A C0
add primary input -internal /g36029/B
add pin constraint /g36029/B C1
add primary input -internal /g36029/S0
add pin constraint /g36029/S0 C1
add primary input -internal /g37162/A
add pin constraint /g37162/A C0
add primary input -internal /g37162/B
add pin constraint /g37162/B C1
add primary input -internal /g37783/A1
add pin constraint /g37783/A1 C1
add pin constraint /g37783/A0 C1
add primary input -internal /g37783/B0
add pin constraint /g37783/B0 C0
add primary input -internal /g37783/B1
add pin constraint /g37783/B1 C0
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================596=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g37783 [AOI22X1 @ clk_i]:A0(pi:in_slt_401) ===> g37162 [NAND2X1 @ clk_i]:A(n_4584) ===> g36145 [MX2X1 @ clk_i]:B(n_6913) ===> g31273 [MX2X1 @ clk_i]:A(n_6853) ===> u9_mem_reg_b0_b_b5_b[clk_i](n_10146) -- g43050:A

add primary input -internal /g31273/A
add pin constraint /g31273/A C1
add primary input -internal /g31273/B
add pin constraint /g31273/B C0
add primary input -internal /g31273/S0
add pin constraint /g31273/S0 C0
add primary input -internal /g36145/A
add pin constraint /g36145/A C0
add primary input -internal /g36145/B
add pin constraint /g36145/B C1
add primary input -internal /g36145/S0
add pin constraint /g36145/S0 C1
add primary input -internal /g37162/A
add pin constraint /g37162/A C0
add primary input -internal /g37162/B
add pin constraint /g37162/B C1
add primary input -internal /g37783/A1
add pin constraint /g37783/A1 C1
add pin constraint /g37783/A0 C1
add primary input -internal /g37783/B0
add pin constraint /g37783/B0 C0
add primary input -internal /g37783/B1
add pin constraint /g37783/B1 C0
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================597=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39414 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37151 [NAND2X1 @ clk_i]:B(n_3195) ===> g35989 [MX2X1 @ clk_i]:B(n_6891) ===> g31108 [MX2X1 @ clk_i]:A(n_6948) ===> u9_mem_reg_b1_b_b3_b[clk_i](n_10299) -- g42803:A

add primary input -internal /g31108/A
add pin constraint /g31108/A C1
add primary input -internal /g31108/B
add pin constraint /g31108/B C0
add primary input -internal /g31108/S0
add pin constraint /g31108/S0 C0
add primary input -internal /g35989/A
add pin constraint /g35989/A C0
add primary input -internal /g35989/B
add pin constraint /g35989/B C1
add primary input -internal /g35989/S0
add pin constraint /g35989/S0 C1
add primary input -internal /g37151/A
add pin constraint /g37151/A C1
add primary input -internal /g37151/B
add pin constraint /g37151/B C0
add pin constraint /g39414/A C1
add primary input -internal /g39414/B
add pin constraint /g39414/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================598=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39414 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37151 [NAND2X1 @ clk_i]:B(n_3195) ===> g36051 [MX2X1 @ clk_i]:A(n_6891) ===> g31149 [MX2X1 @ clk_i]:A(n_6892) ===> u9_mem_reg_b3_b_b3_b[clk_i](n_10245) -- g42486:A

add primary input -internal /g31149/A
add pin constraint /g31149/A C1
add primary input -internal /g31149/B
add pin constraint /g31149/B C0
add primary input -internal /g31149/S0
add pin constraint /g31149/S0 C0
add primary input -internal /g36051/A
add pin constraint /g36051/A C1
add primary input -internal /g36051/B
add pin constraint /g36051/B C0
add primary input -internal /g36051/S0
add pin constraint /g36051/S0 C0
add primary input -internal /g37151/A
add pin constraint /g37151/A C1
add primary input -internal /g37151/B
add pin constraint /g37151/B C0
add pin constraint /g39414/A C1
add primary input -internal /g39414/B
add pin constraint /g39414/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================599=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39414 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37151 [NAND2X1 @ clk_i]:B(n_3195) ===> g36052 [MX2X1 @ clk_i]:B(n_6891) ===> g31128 [MX2X1 @ clk_i]:A(n_6889) ===> u9_mem_reg_b2_b_b3_b[clk_i](n_10272) -- g42375:A

add primary input -internal /g31128/A
add pin constraint /g31128/A C1
add primary input -internal /g31128/B
add pin constraint /g31128/B C0
add primary input -internal /g31128/S0
add pin constraint /g31128/S0 C0
add primary input -internal /g36052/A
add pin constraint /g36052/A C0
add primary input -internal /g36052/B
add pin constraint /g36052/B C1
add primary input -internal /g36052/S0
add pin constraint /g36052/S0 C1
add primary input -internal /g37151/A
add pin constraint /g37151/A C1
add primary input -internal /g37151/B
add pin constraint /g37151/B C0
add pin constraint /g39414/A C1
add primary input -internal /g39414/B
add pin constraint /g39414/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================600=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39414 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37151 [NAND2X1 @ clk_i]:B(n_3195) ===> g36143 [MX2X1 @ clk_i]:B(n_6891) ===> g31270 [MX2X1 @ clk_i]:A(n_6858) ===> u9_mem_reg_b0_b_b3_b[clk_i](n_10148) -- g42762:A

add primary input -internal /g31270/A
add pin constraint /g31270/A C1
add primary input -internal /g31270/B
add pin constraint /g31270/B C0
add primary input -internal /g31270/S0
add pin constraint /g31270/S0 C0
add primary input -internal /g36143/A
add pin constraint /g36143/A C0
add primary input -internal /g36143/B
add pin constraint /g36143/B C1
add primary input -internal /g36143/S0
add pin constraint /g36143/S0 C1
add primary input -internal /g37151/A
add pin constraint /g37151/A C1
add primary input -internal /g37151/B
add pin constraint /g37151/B C0
add pin constraint /g39414/A C1
add primary input -internal /g39414/B
add pin constraint /g39414/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================601=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39708 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37143 [NAND2X1 @ clk_i]:B(n_2259) ===> g35985 [MX2X1 @ clk_i]:B(n_6952) ===> g31104 [MX2X1 @ clk_i]:A(n_6955) ===> u9_mem_reg_b1_b_b17_b[clk_i](n_10304) -- g42578:A

add primary input -internal /g31104/A
add pin constraint /g31104/A C1
add primary input -internal /g31104/B
add pin constraint /g31104/B C0
add primary input -internal /g31104/S0
add pin constraint /g31104/S0 C0
add primary input -internal /g35985/A
add pin constraint /g35985/A C0
add primary input -internal /g35985/B
add pin constraint /g35985/B C1
add primary input -internal /g35985/S0
add pin constraint /g35985/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C1
add primary input -internal /g37143/B
add pin constraint /g37143/B C0
add pin constraint /g39708/A C1
add primary input -internal /g39708/B
add pin constraint /g39708/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================602=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39708 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37143 [NAND2X1 @ clk_i]:B(n_2259) ===> g35987 [MX2X1 @ clk_i]:A(n_6952) ===> g31145 [MX2X1 @ clk_i]:A(n_6953) ===> u9_mem_reg_b3_b_b17_b[clk_i](n_10252) -- g41802:A

add primary input -internal /g31145/A
add pin constraint /g31145/A C1
add primary input -internal /g31145/B
add pin constraint /g31145/B C0
add primary input -internal /g31145/S0
add pin constraint /g31145/S0 C0
add primary input -internal /g35987/A
add pin constraint /g35987/A C1
add primary input -internal /g35987/B
add pin constraint /g35987/B C0
add primary input -internal /g35987/S0
add pin constraint /g35987/S0 C0
add primary input -internal /g37143/A
add pin constraint /g37143/A C1
add primary input -internal /g37143/B
add pin constraint /g37143/B C0
add pin constraint /g39708/A C1
add primary input -internal /g39708/B
add pin constraint /g39708/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================603=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39708 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37143 [NAND2X1 @ clk_i]:B(n_2259) ===> g36001 [MX2X1 @ clk_i]:B(n_6952) ===> g31123 [MX2X1 @ clk_i]:A(n_6936) ===> u9_mem_reg_b2_b_b17_b[clk_i](n_10279) -- g43026:A

add primary input -internal /g31123/A
add pin constraint /g31123/A C1
add primary input -internal /g31123/B
add pin constraint /g31123/B C0
add primary input -internal /g31123/S0
add pin constraint /g31123/S0 C0
add primary input -internal /g36001/A
add pin constraint /g36001/A C0
add primary input -internal /g36001/B
add pin constraint /g36001/B C1
add primary input -internal /g36001/S0
add pin constraint /g36001/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C1
add primary input -internal /g37143/B
add pin constraint /g37143/B C0
add pin constraint /g39708/A C1
add primary input -internal /g39708/B
add pin constraint /g39708/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================604=================
g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] ===> g39708 [NAND2X1 @ clk_i]:A(pi:in_slt_401) ===> g37143 [NAND2X1 @ clk_i]:B(n_2259) ===> g36140 [MX2X1 @ clk_i]:B(n_6952) ===> g31255 [MX2X1 @ clk_i]:A(n_6865) ===> u9_mem_reg_b0_b_b17_b[clk_i](n_10166) -- g41807:A

add primary input -internal /g31255/A
add pin constraint /g31255/A C1
add primary input -internal /g31255/B
add pin constraint /g31255/B C0
add primary input -internal /g31255/S0
add pin constraint /g31255/S0 C0
add primary input -internal /g36140/A
add pin constraint /g36140/A C0
add primary input -internal /g36140/B
add pin constraint /g36140/B C1
add primary input -internal /g36140/S0
add pin constraint /g36140/S0 C1
add primary input -internal /g37143/A
add pin constraint /g37143/A C1
add primary input -internal /g37143/B
add pin constraint /g37143/B C0
add pin constraint /g39708/A C1
add primary input -internal /g39708/B
add pin constraint /g39708/B C1
For sender domain g35370:Y(n_7358) --  u1_slt3_reg_b5_b[bit_clk_pad_i] 1
===================605=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g31378 [MX2X1 @ clk_i]:B(pi:in_slt_445) ===> u11_din_tmp1_reg_b1_b[clk_i](n_10105) -- g31378:A

add primary input -internal /g31378/A
add pin constraint /g31378/A C0
add pin constraint /g31378/B C1
add primary input -internal /g31378/S0
add pin constraint /g31378/S0 C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================606=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g37908 [AOI22X1 @ clk_i]:B1(pi:in_slt_445) ===> g37177 [NAND2X1 @ clk_i]:A(n_3895) ===> g36089 [MX2X1 @ clk_i]:B(n_6444) ===> g31187 [MX2X1 @ clk_i]:A(n_6493) ===> u11_mem_reg_b1_b_b3_b[clk_i](n_10552) -- g42786:A

add primary input -internal /g31187/A
add pin constraint /g31187/A C1
add primary input -internal /g31187/B
add pin constraint /g31187/B C0
add primary input -internal /g31187/S0
add pin constraint /g31187/S0 C0
add primary input -internal /g36089/A
add pin constraint /g36089/A C0
add primary input -internal /g36089/B
add pin constraint /g36089/B C1
add primary input -internal /g36089/S0
add pin constraint /g36089/S0 C1
add primary input -internal /g37177/A
add pin constraint /g37177/A C0
add primary input -internal /g37177/B
add pin constraint /g37177/B C1
add primary input -internal /g37908/A1
add pin constraint /g37908/A1 C0
add primary input -internal /g37908/A0
add pin constraint /g37908/A0 C0
add primary input -internal /g37908/B0
add pin constraint /g37908/B0 C1
add pin constraint /g37908/B1 C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================607=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g37908 [AOI22X1 @ clk_i]:B1(pi:in_slt_445) ===> g37177 [NAND2X1 @ clk_i]:A(n_3895) ===> g36114 [MX2X1 @ clk_i]:B(n_6444) ===> g31215 [MX2X1 @ clk_i]:A(n_6446) ===> u11_mem_reg_b2_b_b3_b[clk_i](n_10501) -- g43084:A

add primary input -internal /g31215/A
add pin constraint /g31215/A C1
add primary input -internal /g31215/B
add pin constraint /g31215/B C0
add primary input -internal /g31215/S0
add pin constraint /g31215/S0 C0
add primary input -internal /g36114/A
add pin constraint /g36114/A C0
add primary input -internal /g36114/B
add pin constraint /g36114/B C1
add primary input -internal /g36114/S0
add pin constraint /g36114/S0 C1
add primary input -internal /g37177/A
add pin constraint /g37177/A C0
add primary input -internal /g37177/B
add pin constraint /g37177/B C1
add primary input -internal /g37908/A1
add pin constraint /g37908/A1 C0
add primary input -internal /g37908/A0
add pin constraint /g37908/A0 C0
add primary input -internal /g37908/B0
add pin constraint /g37908/B0 C1
add pin constraint /g37908/B1 C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================608=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g37908 [AOI22X1 @ clk_i]:B1(pi:in_slt_445) ===> g37177 [NAND2X1 @ clk_i]:A(n_3895) ===> g36126 [MX2X1 @ clk_i]:A(n_6444) ===> g31238 [MX2X1 @ clk_i]:A(n_6418) ===> u11_mem_reg_b3_b_b3_b[clk_i](n_10453) -- g42447:A

add primary input -internal /g31238/A
add pin constraint /g31238/A C1
add primary input -internal /g31238/B
add pin constraint /g31238/B C0
add primary input -internal /g31238/S0
add pin constraint /g31238/S0 C0
add primary input -internal /g36126/A
add pin constraint /g36126/A C1
add primary input -internal /g36126/B
add pin constraint /g36126/B C0
add primary input -internal /g36126/S0
add pin constraint /g36126/S0 C0
add primary input -internal /g37177/A
add pin constraint /g37177/A C0
add primary input -internal /g37177/B
add pin constraint /g37177/B C1
add primary input -internal /g37908/A1
add pin constraint /g37908/A1 C0
add primary input -internal /g37908/A0
add pin constraint /g37908/A0 C0
add primary input -internal /g37908/B0
add pin constraint /g37908/B0 C1
add pin constraint /g37908/B1 C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================609=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g37908 [AOI22X1 @ clk_i]:B1(pi:in_slt_445) ===> g37177 [NAND2X1 @ clk_i]:A(n_3895) ===> g36173 [MX2X1 @ clk_i]:B(n_6444) ===> g31324 [MX2X1 @ clk_i]:A(n_6356) ===> u11_mem_reg_b0_b_b3_b[clk_i](n_10425) -- g42664:A

add primary input -internal /g31324/A
add pin constraint /g31324/A C1
add primary input -internal /g31324/B
add pin constraint /g31324/B C0
add primary input -internal /g31324/S0
add pin constraint /g31324/S0 C0
add primary input -internal /g36173/A
add pin constraint /g36173/A C0
add primary input -internal /g36173/B
add pin constraint /g36173/B C1
add primary input -internal /g36173/S0
add pin constraint /g36173/S0 C1
add primary input -internal /g37177/A
add pin constraint /g37177/A C0
add primary input -internal /g37177/B
add pin constraint /g37177/B C1
add primary input -internal /g37908/A1
add pin constraint /g37908/A1 C0
add primary input -internal /g37908/A0
add pin constraint /g37908/A0 C0
add primary input -internal /g37908/B0
add pin constraint /g37908/B0 C1
add pin constraint /g37908/B1 C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================610=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39764 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37179 [NAND2X1 @ clk_i]:B(n_2296) ===> g36053 [MX2X1 @ clk_i]:A(n_6544) ===> g31242 [MX2X1 @ clk_i]:A(n_6557) ===> u11_mem_reg_b3_b_b5_b[clk_i](n_10829) -- g41913:A

add primary input -internal /g31242/A
add pin constraint /g31242/A C1
add primary input -internal /g31242/B
add pin constraint /g31242/B C0
add primary input -internal /g31242/S0
add pin constraint /g31242/S0 C0
add primary input -internal /g36053/A
add pin constraint /g36053/A C1
add primary input -internal /g36053/B
add pin constraint /g36053/B C0
add primary input -internal /g36053/S0
add pin constraint /g36053/S0 C0
add primary input -internal /g37179/A
add pin constraint /g37179/A C1
add primary input -internal /g37179/B
add pin constraint /g37179/B C0
add primary input -internal /g39764/A
add pin constraint /g39764/A C1
add pin constraint /g39764/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================611=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39764 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37179 [NAND2X1 @ clk_i]:B(n_2296) ===> g36058 [MX2X1 @ clk_i]:B(n_6544) ===> g31189 [MX2X1 @ clk_i]:A(n_6546) ===> u11_mem_reg_b1_b_b5_b[clk_i](n_10549) -- g42757:A

add primary input -internal /g31189/A
add pin constraint /g31189/A C1
add primary input -internal /g31189/B
add pin constraint /g31189/B C0
add primary input -internal /g31189/S0
add pin constraint /g31189/S0 C0
add primary input -internal /g36058/A
add pin constraint /g36058/A C0
add primary input -internal /g36058/B
add pin constraint /g36058/B C1
add primary input -internal /g36058/S0
add pin constraint /g36058/S0 C1
add primary input -internal /g37179/A
add pin constraint /g37179/A C1
add primary input -internal /g37179/B
add pin constraint /g37179/B C0
add primary input -internal /g39764/A
add pin constraint /g39764/A C1
add pin constraint /g39764/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================612=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39764 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37179 [NAND2X1 @ clk_i]:B(n_2296) ===> g36117 [MX2X1 @ clk_i]:B(n_6544) ===> g31217 [MX2X1 @ clk_i]:A(n_6438) ===> u11_mem_reg_b2_b_b5_b[clk_i](n_10494) -- g41861:A

add primary input -internal /g31217/A
add pin constraint /g31217/A C1
add primary input -internal /g31217/B
add pin constraint /g31217/B C0
add primary input -internal /g31217/S0
add pin constraint /g31217/S0 C0
add primary input -internal /g36117/A
add pin constraint /g36117/A C0
add primary input -internal /g36117/B
add pin constraint /g36117/B C1
add primary input -internal /g36117/S0
add pin constraint /g36117/S0 C1
add primary input -internal /g37179/A
add pin constraint /g37179/A C1
add primary input -internal /g37179/B
add pin constraint /g37179/B C0
add primary input -internal /g39764/A
add pin constraint /g39764/A C1
add pin constraint /g39764/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================613=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39764 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37179 [NAND2X1 @ clk_i]:B(n_2296) ===> g36175 [MX2X1 @ clk_i]:B(n_6544) ===> g31328 [MX2X1 @ clk_i]:A(n_6352) ===> u11_mem_reg_b0_b_b5_b[clk_i](n_10422) -- g42410:A

add primary input -internal /g31328/A
add pin constraint /g31328/A C1
add primary input -internal /g31328/B
add pin constraint /g31328/B C0
add primary input -internal /g31328/S0
add pin constraint /g31328/S0 C0
add primary input -internal /g36175/A
add pin constraint /g36175/A C0
add primary input -internal /g36175/B
add pin constraint /g36175/B C1
add primary input -internal /g36175/S0
add pin constraint /g36175/S0 C1
add primary input -internal /g37179/A
add pin constraint /g37179/A C1
add primary input -internal /g37179/B
add pin constraint /g37179/B C0
add primary input -internal /g39764/A
add pin constraint /g39764/A C1
add pin constraint /g39764/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================614=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39689 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37171 [NAND2X1 @ clk_i]:B(n_2197) ===> g35980 [MX2X1 @ clk_i]:A(n_5987) ===> g31230 [MX2X1 @ clk_i]:A(n_6027) ===> u11_mem_reg_b3_b_b17_b[clk_i](n_10834) -- g42570:A

add primary input -internal /g31230/A
add pin constraint /g31230/A C1
add primary input -internal /g31230/B
add pin constraint /g31230/B C0
add primary input -internal /g31230/S0
add pin constraint /g31230/S0 C0
add primary input -internal /g35980/A
add pin constraint /g35980/A C1
add primary input -internal /g35980/B
add pin constraint /g35980/B C0
add primary input -internal /g35980/S0
add pin constraint /g35980/S0 C0
add primary input -internal /g37171/A
add pin constraint /g37171/A C1
add primary input -internal /g37171/B
add pin constraint /g37171/B C0
add primary input -internal /g39689/A
add pin constraint /g39689/A C1
add pin constraint /g39689/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================615=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39689 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37171 [NAND2X1 @ clk_i]:B(n_2197) ===> g36084 [MX2X1 @ clk_i]:B(n_5987) ===> g31184 [MX2X1 @ clk_i]:A(n_5989) ===> u11_mem_reg_b1_b_b17_b[clk_i](n_10556) -- g42525:A

add primary input -internal /g31184/A
add pin constraint /g31184/A C1
add primary input -internal /g31184/B
add pin constraint /g31184/B C0
add primary input -internal /g31184/S0
add pin constraint /g31184/S0 C0
add primary input -internal /g36084/A
add pin constraint /g36084/A C0
add primary input -internal /g36084/B
add pin constraint /g36084/B C1
add primary input -internal /g36084/S0
add pin constraint /g36084/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C1
add primary input -internal /g37171/B
add pin constraint /g37171/B C0
add primary input -internal /g39689/A
add pin constraint /g39689/A C1
add pin constraint /g39689/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================616=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39689 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37171 [NAND2X1 @ clk_i]:B(n_2197) ===> g36105 [MX2X1 @ clk_i]:B(n_5987) ===> g31207 [MX2X1 @ clk_i]:A(n_5979) ===> u11_mem_reg_b2_b_b17_b[clk_i](n_10841) -- g42234:A

add primary input -internal /g31207/A
add pin constraint /g31207/A C1
add primary input -internal /g31207/B
add pin constraint /g31207/B C0
add primary input -internal /g31207/S0
add pin constraint /g31207/S0 C0
add primary input -internal /g36105/A
add pin constraint /g36105/A C0
add primary input -internal /g36105/B
add pin constraint /g36105/B C1
add primary input -internal /g36105/S0
add pin constraint /g36105/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C1
add primary input -internal /g37171/B
add pin constraint /g37171/B C0
add primary input -internal /g39689/A
add pin constraint /g39689/A C1
add pin constraint /g39689/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================617=================
g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] ===> g39689 [NAND2X1 @ clk_i]:B(pi:in_slt_445) ===> g37171 [NAND2X1 @ clk_i]:B(n_2197) ===> g36170 [MX2X1 @ clk_i]:B(n_5987) ===> g31299 [MX2X1 @ clk_i]:A(n_5952) ===> u11_mem_reg_b0_b_b17_b[clk_i](n_10447) -- g42065:A

add primary input -internal /g31299/A
add pin constraint /g31299/A C1
add primary input -internal /g31299/B
add pin constraint /g31299/B C0
add primary input -internal /g31299/S0
add pin constraint /g31299/S0 C0
add primary input -internal /g36170/A
add pin constraint /g36170/A C0
add primary input -internal /g36170/B
add pin constraint /g36170/B C1
add primary input -internal /g36170/S0
add pin constraint /g36170/S0 C1
add primary input -internal /g37171/A
add pin constraint /g37171/A C1
add primary input -internal /g37171/B
add pin constraint /g37171/B C0
add primary input -internal /g39689/A
add pin constraint /g39689/A C1
add pin constraint /g39689/B C1
For sender domain g35364:Y(n_7361) --  u1_slt6_reg_b5_b[bit_clk_pad_i] 1
===================618=================
g35490:Y(n_7144) --  u1_slt2_reg_b4_b[bit_clk_pad_i] ===> g40430 [MX2X1 @ clk_i]:B(pi:in_slt_830) ===> u15_crac_din_reg_b0_b[clk_i](n_1074) -- g37320:B1

add primary input -internal /g40430/A
add pin constraint /g40430/A C0
add pin constraint /g40430/B C1
add primary input -internal /g40430/S0
add pin constraint /g40430/S0 C1
For sender domain g35490:Y(n_7144) --  u1_slt2_reg_b4_b[bit_clk_pad_i] 1
===================619=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g31351 [MX2X1 @ clk_i]:B(pi:in_slt_400) ===> u9_din_tmp1_reg_b0_b[clk_i](n_9789) -- g31351:A

add primary input -internal /g31351/A
add pin constraint /g31351/A C0
add pin constraint /g31351/B C1
add primary input -internal /g31351/S0
add pin constraint /g31351/S0 C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================620=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g37668 [AOI22X1 @ clk_i]:A0(pi:in_slt_400) ===> g37194 [NAND2X1 @ clk_i]:A(n_4617) ===> g36005 [MX2X1 @ clk_i]:B(n_6896) ===> g31129 [MX2X1 @ clk_i]:A(n_6932) ===> u9_mem_reg_b2_b_b4_b[clk_i](n_10270) -- g43083:A

add primary input -internal /g31129/A
add pin constraint /g31129/A C1
add primary input -internal /g31129/B
add pin constraint /g31129/B C0
add primary input -internal /g31129/S0
add pin constraint /g31129/S0 C0
add primary input -internal /g36005/A
add pin constraint /g36005/A C0
add primary input -internal /g36005/B
add pin constraint /g36005/B C1
add primary input -internal /g36005/S0
add pin constraint /g36005/S0 C1
add primary input -internal /g37194/A
add pin constraint /g37194/A C0
add primary input -internal /g37194/B
add pin constraint /g37194/B C1
add primary input -internal /g37668/A1
add pin constraint /g37668/A1 C1
add pin constraint /g37668/A0 C1
add primary input -internal /g37668/B0
add pin constraint /g37668/B0 C0
add primary input -internal /g37668/B1
add pin constraint /g37668/B1 C0
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================621=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g37668 [AOI22X1 @ clk_i]:A0(pi:in_slt_400) ===> g37194 [NAND2X1 @ clk_i]:A(n_4617) ===> g36047 [MX2X1 @ clk_i]:A(n_6896) ===> g31151 [MX2X1 @ clk_i]:A(n_6897) ===> u9_mem_reg_b3_b_b4_b[clk_i](n_10243) -- g41924:A

add primary input -internal /g31151/A
add pin constraint /g31151/A C1
add primary input -internal /g31151/B
add pin constraint /g31151/B C0
add primary input -internal /g31151/S0
add pin constraint /g31151/S0 C0
add primary input -internal /g36047/A
add pin constraint /g36047/A C1
add primary input -internal /g36047/B
add pin constraint /g36047/B C0
add primary input -internal /g36047/S0
add pin constraint /g36047/S0 C0
add primary input -internal /g37194/A
add pin constraint /g37194/A C0
add primary input -internal /g37194/B
add pin constraint /g37194/B C1
add primary input -internal /g37668/A1
add pin constraint /g37668/A1 C1
add pin constraint /g37668/A0 C1
add primary input -internal /g37668/B0
add pin constraint /g37668/B0 C0
add primary input -internal /g37668/B1
add pin constraint /g37668/B1 C0
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================622=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g37668 [AOI22X1 @ clk_i]:A0(pi:in_slt_400) ===> g37194 [NAND2X1 @ clk_i]:A(n_4617) ===> g36067 [MX2X1 @ clk_i]:B(n_6896) ===> g31109 [MX2X1 @ clk_i]:A(n_6877) ===> u9_mem_reg_b1_b_b4_b[clk_i](n_10298) -- g42051:A

add primary input -internal /g31109/A
add pin constraint /g31109/A C1
add primary input -internal /g31109/B
add pin constraint /g31109/B C0
add primary input -internal /g31109/S0
add pin constraint /g31109/S0 C0
add primary input -internal /g36067/A
add pin constraint /g36067/A C0
add primary input -internal /g36067/B
add pin constraint /g36067/B C1
add primary input -internal /g36067/S0
add pin constraint /g36067/S0 C1
add primary input -internal /g37194/A
add pin constraint /g37194/A C0
add primary input -internal /g37194/B
add pin constraint /g37194/B C1
add primary input -internal /g37668/A1
add pin constraint /g37668/A1 C1
add pin constraint /g37668/A0 C1
add primary input -internal /g37668/B0
add pin constraint /g37668/B0 C0
add primary input -internal /g37668/B1
add pin constraint /g37668/B1 C0
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================623=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g37668 [AOI22X1 @ clk_i]:A0(pi:in_slt_400) ===> g37194 [NAND2X1 @ clk_i]:A(n_4617) ===> g36144 [MX2X1 @ clk_i]:B(n_6896) ===> g31271 [MX2X1 @ clk_i]:A(n_6855) ===> u9_mem_reg_b0_b_b4_b[clk_i](n_10147) -- g42137:A

add primary input -internal /g31271/A
add pin constraint /g31271/A C1
add primary input -internal /g31271/B
add pin constraint /g31271/B C0
add primary input -internal /g31271/S0
add pin constraint /g31271/S0 C0
add primary input -internal /g36144/A
add pin constraint /g36144/A C0
add primary input -internal /g36144/B
add pin constraint /g36144/B C1
add primary input -internal /g36144/S0
add pin constraint /g36144/S0 C1
add primary input -internal /g37194/A
add pin constraint /g37194/A C0
add primary input -internal /g37194/B
add pin constraint /g37194/B C1
add primary input -internal /g37668/A1
add pin constraint /g37668/A1 C1
add pin constraint /g37668/A0 C1
add primary input -internal /g37668/B0
add pin constraint /g37668/B0 C0
add primary input -internal /g37668/B1
add pin constraint /g37668/B1 C0
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================624=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39208 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37141 [NAND2X1 @ clk_i]:B(n_3373) ===> g36003 [MX2X1 @ clk_i]:B(n_6916) ===> g31126 [MX2X1 @ clk_i]:A(n_6934) ===> u9_mem_reg_b2_b_b2_b[clk_i](n_10275) -- g42653:A

add primary input -internal /g31126/A
add pin constraint /g31126/A C1
add primary input -internal /g31126/B
add pin constraint /g31126/B C0
add primary input -internal /g31126/S0
add pin constraint /g31126/S0 C0
add primary input -internal /g36003/A
add pin constraint /g36003/A C0
add primary input -internal /g36003/B
add pin constraint /g36003/B C1
add primary input -internal /g36003/S0
add pin constraint /g36003/S0 C1
add primary input -internal /g37141/A
add pin constraint /g37141/A C1
add primary input -internal /g37141/B
add pin constraint /g37141/B C0
add pin constraint /g39208/A C1
add primary input -internal /g39208/B
add pin constraint /g39208/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================625=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39208 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37141 [NAND2X1 @ clk_i]:B(n_3373) ===> g36020 [MX2X1 @ clk_i]:A(n_6916) ===> g31148 [MX2X1 @ clk_i]:A(n_6917) ===> u9_mem_reg_b3_b_b2_b[clk_i](n_10247) -- g42311:A

add primary input -internal /g31148/A
add pin constraint /g31148/A C1
add primary input -internal /g31148/B
add pin constraint /g31148/B C0
add primary input -internal /g31148/S0
add pin constraint /g31148/S0 C0
add primary input -internal /g36020/A
add pin constraint /g36020/A C1
add primary input -internal /g36020/B
add pin constraint /g36020/B C0
add primary input -internal /g36020/S0
add pin constraint /g36020/S0 C0
add primary input -internal /g37141/A
add pin constraint /g37141/A C1
add primary input -internal /g37141/B
add pin constraint /g37141/B C0
add pin constraint /g39208/A C1
add primary input -internal /g39208/B
add pin constraint /g39208/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================626=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39208 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37141 [NAND2X1 @ clk_i]:B(n_3373) ===> g36066 [MX2X1 @ clk_i]:B(n_6916) ===> g31107 [MX2X1 @ clk_i]:A(n_6880) ===> u9_mem_reg_b1_b_b2_b[clk_i](n_10300) -- g42634:A

add primary input -internal /g31107/A
add pin constraint /g31107/A C1
add primary input -internal /g31107/B
add pin constraint /g31107/B C0
add primary input -internal /g31107/S0
add pin constraint /g31107/S0 C0
add primary input -internal /g36066/A
add pin constraint /g36066/A C0
add primary input -internal /g36066/B
add pin constraint /g36066/B C1
add primary input -internal /g36066/S0
add pin constraint /g36066/S0 C1
add primary input -internal /g37141/A
add pin constraint /g37141/A C1
add primary input -internal /g37141/B
add pin constraint /g37141/B C0
add pin constraint /g39208/A C1
add primary input -internal /g39208/B
add pin constraint /g39208/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================627=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39208 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37141 [NAND2X1 @ clk_i]:B(n_3373) ===> g36142 [MX2X1 @ clk_i]:B(n_6916) ===> g31267 [MX2X1 @ clk_i]:A(n_6860) ===> u9_mem_reg_b0_b_b2_b[clk_i](n_10152) -- g42157:A

add primary input -internal /g31267/A
add pin constraint /g31267/A C1
add primary input -internal /g31267/B
add pin constraint /g31267/B C0
add primary input -internal /g31267/S0
add pin constraint /g31267/S0 C0
add primary input -internal /g36142/A
add pin constraint /g36142/A C0
add primary input -internal /g36142/B
add pin constraint /g36142/B C1
add primary input -internal /g36142/S0
add pin constraint /g36142/S0 C1
add primary input -internal /g37141/A
add pin constraint /g37141/A C1
add primary input -internal /g37141/B
add pin constraint /g37141/B C0
add pin constraint /g39208/A C1
add primary input -internal /g39208/B
add pin constraint /g39208/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================628=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39127 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37144 [NAND2X1 @ clk_i]:B(n_2354) ===> g36014 [MX2X1 @ clk_i]:A(n_6883) ===> g31144 [MX2X1 @ clk_i]:A(n_6923) ===> u9_mem_reg_b3_b_b16_b[clk_i](n_10253) -- g42078:A

add primary input -internal /g31144/A
add pin constraint /g31144/A C1
add primary input -internal /g31144/B
add pin constraint /g31144/B C0
add primary input -internal /g31144/S0
add pin constraint /g31144/S0 C0
add primary input -internal /g36014/A
add pin constraint /g36014/A C1
add primary input -internal /g36014/B
add pin constraint /g36014/B C0
add primary input -internal /g36014/S0
add pin constraint /g36014/S0 C0
add primary input -internal /g37144/A
add pin constraint /g37144/A C1
add primary input -internal /g37144/B
add pin constraint /g37144/B C0
add pin constraint /g39127/A C1
add primary input -internal /g39127/B
add pin constraint /g39127/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================629=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39127 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37144 [NAND2X1 @ clk_i]:B(n_2354) ===> g36059 [MX2X1 @ clk_i]:B(n_6883) ===> g31103 [MX2X1 @ clk_i]:A(n_6885) ===> u9_mem_reg_b1_b_b16_b[clk_i](n_10305) -- g41955:A

add primary input -internal /g31103/A
add pin constraint /g31103/A C1
add primary input -internal /g31103/B
add pin constraint /g31103/B C0
add primary input -internal /g31103/S0
add pin constraint /g31103/S0 C0
add primary input -internal /g36059/A
add pin constraint /g36059/A C0
add primary input -internal /g36059/B
add pin constraint /g36059/B C1
add primary input -internal /g36059/S0
add pin constraint /g36059/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C1
add primary input -internal /g37144/B
add pin constraint /g37144/B C0
add pin constraint /g39127/A C1
add primary input -internal /g39127/B
add pin constraint /g39127/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================630=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39127 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37144 [NAND2X1 @ clk_i]:B(n_2354) ===> g36070 [MX2X1 @ clk_i]:B(n_6883) ===> g31122 [MX2X1 @ clk_i]:A(n_6874) ===> u9_mem_reg_b2_b_b16_b[clk_i](n_10280) -- g42833:A

add primary input -internal /g31122/A
add pin constraint /g31122/A C1
add primary input -internal /g31122/B
add pin constraint /g31122/B C0
add primary input -internal /g31122/S0
add pin constraint /g31122/S0 C0
add primary input -internal /g36070/A
add pin constraint /g36070/A C0
add primary input -internal /g36070/B
add pin constraint /g36070/B C1
add primary input -internal /g36070/S0
add pin constraint /g36070/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C1
add primary input -internal /g37144/B
add pin constraint /g37144/B C0
add pin constraint /g39127/A C1
add primary input -internal /g39127/B
add pin constraint /g39127/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================631=================
g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] ===> g39127 [NAND2X1 @ clk_i]:A(pi:in_slt_400) ===> g37144 [NAND2X1 @ clk_i]:B(n_2354) ===> g36139 [MX2X1 @ clk_i]:B(n_6883) ===> g31254 [MX2X1 @ clk_i]:A(n_6867) ===> u9_mem_reg_b0_b_b16_b[clk_i](n_10167) -- g42913:A

add primary input -internal /g31254/A
add pin constraint /g31254/A C1
add primary input -internal /g31254/B
add pin constraint /g31254/B C0
add primary input -internal /g31254/S0
add pin constraint /g31254/S0 C0
add primary input -internal /g36139/A
add pin constraint /g36139/A C0
add primary input -internal /g36139/B
add pin constraint /g36139/B C1
add primary input -internal /g36139/S0
add pin constraint /g36139/S0 C1
add primary input -internal /g37144/A
add pin constraint /g37144/A C1
add primary input -internal /g37144/B
add pin constraint /g37144/B C0
add pin constraint /g39127/A C1
add primary input -internal /g39127/B
add pin constraint /g39127/B C1
For sender domain g35361:Y(n_7156) --  u1_slt3_reg_b4_b[bit_clk_pad_i] 1
===================632=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g31387 [MX2X1 @ clk_i]:B(pi:in_slt_422) ===> u10_din_tmp1_reg_b0_b[clk_i](n_9861) -- g31387:A

add primary input -internal /g31387/A
add pin constraint /g31387/A C0
add pin constraint /g31387/B C1
add primary input -internal /g31387/S0
add pin constraint /g31387/S0 C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================633=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g37923 [AOI22X1 @ clk_i]:B1(pi:in_slt_422) ===> g37184 [NAND2X1 @ clk_i]:A(n_4559) ===> g35990 [MX2X1 @ clk_i]:B(n_6579) ===> g31106 [MX2X1 @ clk_i]:A(n_6653) ===> u10_mem_reg_b2_b_b2_b[clk_i](n_10301) -- g42123:A

add primary input -internal /g31106/A
add pin constraint /g31106/A C1
add primary input -internal /g31106/B
add pin constraint /g31106/B C0
add primary input -internal /g31106/S0
add pin constraint /g31106/S0 C0
add primary input -internal /g35990/A
add pin constraint /g35990/A C0
add primary input -internal /g35990/B
add pin constraint /g35990/B C1
add primary input -internal /g35990/S0
add pin constraint /g35990/S0 C1
add primary input -internal /g37184/A
add pin constraint /g37184/A C0
add primary input -internal /g37184/B
add pin constraint /g37184/B C1
add primary input -internal /g37923/A1
add pin constraint /g37923/A1 C0
add primary input -internal /g37923/A0
add pin constraint /g37923/A0 C0
add primary input -internal /g37923/B0
add pin constraint /g37923/B0 C1
add pin constraint /g37923/B1 C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================634=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g37923 [AOI22X1 @ clk_i]:B1(pi:in_slt_422) ===> g37184 [NAND2X1 @ clk_i]:A(n_4559) ===> g36039 [MX2X1 @ clk_i]:A(n_6579) ===> g31168 [MX2X1 @ clk_i]:A(n_6580) ===> u10_mem_reg_b3_b_b2_b[clk_i](n_10567) -- g42575:A

add primary input -internal /g31168/A
add pin constraint /g31168/A C1
add primary input -internal /g31168/B
add pin constraint /g31168/B C0
add primary input -internal /g31168/S0
add pin constraint /g31168/S0 C0
add primary input -internal /g36039/A
add pin constraint /g36039/A C1
add primary input -internal /g36039/B
add pin constraint /g36039/B C0
add primary input -internal /g36039/S0
add pin constraint /g36039/S0 C0
add primary input -internal /g37184/A
add pin constraint /g37184/A C0
add primary input -internal /g37184/B
add pin constraint /g37184/B C1
add primary input -internal /g37923/A1
add pin constraint /g37923/A1 C0
add primary input -internal /g37923/A0
add pin constraint /g37923/A0 C0
add primary input -internal /g37923/B0
add pin constraint /g37923/B0 C1
add pin constraint /g37923/B1 C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================635=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g37923 [AOI22X1 @ clk_i]:B1(pi:in_slt_422) ===> g37184 [NAND2X1 @ clk_i]:A(n_4559) ===> g36071 [MX2X1 @ clk_i]:B(n_6579) ===> g31231 [MX2X1 @ clk_i]:A(n_6527) ===> u10_mem_reg_b1_b_b2_b[clk_i](n_10185) -- g42249:A

add primary input -internal /g31231/A
add pin constraint /g31231/A C1
add primary input -internal /g31231/B
add pin constraint /g31231/B C0
add primary input -internal /g31231/S0
add pin constraint /g31231/S0 C0
add primary input -internal /g36071/A
add pin constraint /g36071/A C0
add primary input -internal /g36071/B
add pin constraint /g36071/B C1
add primary input -internal /g36071/S0
add pin constraint /g36071/S0 C1
add primary input -internal /g37184/A
add pin constraint /g37184/A C0
add primary input -internal /g37184/B
add pin constraint /g37184/B C1
add primary input -internal /g37923/A1
add pin constraint /g37923/A1 C0
add primary input -internal /g37923/A0
add pin constraint /g37923/A0 C0
add primary input -internal /g37923/B0
add pin constraint /g37923/B0 C1
add pin constraint /g37923/B1 C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================636=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g37923 [AOI22X1 @ clk_i]:B1(pi:in_slt_422) ===> g37184 [NAND2X1 @ clk_i]:A(n_4559) ===> g36180 [MX2X1 @ clk_i]:B(n_6579) ===> g31336 [MX2X1 @ clk_i]:A(n_6343) ===> u10_mem_reg_b0_b_b2_b[clk_i](n_10412) -- g41893:A

add primary input -internal /g31336/A
add pin constraint /g31336/A C1
add primary input -internal /g31336/B
add pin constraint /g31336/B C0
add primary input -internal /g31336/S0
add pin constraint /g31336/S0 C0
add primary input -internal /g36180/A
add pin constraint /g36180/A C0
add primary input -internal /g36180/B
add pin constraint /g36180/B C1
add primary input -internal /g36180/S0
add pin constraint /g36180/S0 C1
add primary input -internal /g37184/A
add pin constraint /g37184/A C0
add primary input -internal /g37184/B
add pin constraint /g37184/B C1
add primary input -internal /g37923/A1
add pin constraint /g37923/A1 C0
add primary input -internal /g37923/A0
add pin constraint /g37923/A0 C0
add primary input -internal /g37923/B0
add pin constraint /g37923/B0 C1
add pin constraint /g37923/B1 C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================637=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39663 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37168 [NAND2X1 @ clk_i]:B(n_2268) ===> g35977 [MX2X1 @ clk_i]:B(n_6014) ===> g31093 [MX2X1 @ clk_i]:A(n_6034) ===> u10_mem_reg_b2_b_b16_b[clk_i](n_10317) -- g42922:A

add primary input -internal /g31093/A
add pin constraint /g31093/A C1
add primary input -internal /g31093/B
add pin constraint /g31093/B C0
add primary input -internal /g31093/S0
add pin constraint /g31093/S0 C0
add primary input -internal /g35977/A
add pin constraint /g35977/A C0
add primary input -internal /g35977/B
add pin constraint /g35977/B C1
add primary input -internal /g35977/S0
add pin constraint /g35977/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C1
add primary input -internal /g37168/B
add pin constraint /g37168/B C0
add primary input -internal /g39663/A
add pin constraint /g39663/A C1
add pin constraint /g39663/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================638=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39663 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37168 [NAND2X1 @ clk_i]:B(n_2268) ===> g36033 [MX2X1 @ clk_i]:A(n_6014) ===> g31165 [MX2X1 @ clk_i]:A(n_6015) ===> u10_mem_reg_b3_b_b16_b[clk_i](n_10225) -- g42594:A

add primary input -internal /g31165/A
add pin constraint /g31165/A C1
add primary input -internal /g31165/B
add pin constraint /g31165/B C0
add primary input -internal /g31165/S0
add pin constraint /g31165/S0 C0
add primary input -internal /g36033/A
add pin constraint /g36033/A C1
add primary input -internal /g36033/B
add pin constraint /g36033/B C0
add primary input -internal /g36033/S0
add pin constraint /g36033/S0 C0
add primary input -internal /g37168/A
add pin constraint /g37168/A C1
add primary input -internal /g37168/B
add pin constraint /g37168/B C0
add primary input -internal /g39663/A
add pin constraint /g39663/A C1
add pin constraint /g39663/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================639=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39663 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37168 [NAND2X1 @ clk_i]:B(n_2268) ===> g36108 [MX2X1 @ clk_i]:B(n_6014) ===> g31211 [MX2X1 @ clk_i]:A(n_5975) ===> u10_mem_reg_b1_b_b16_b[clk_i](n_10194) -- g42939:A

add primary input -internal /g31211/A
add pin constraint /g31211/A C1
add primary input -internal /g31211/B
add pin constraint /g31211/B C0
add primary input -internal /g31211/S0
add pin constraint /g31211/S0 C0
add primary input -internal /g36108/A
add pin constraint /g36108/A C0
add primary input -internal /g36108/B
add pin constraint /g36108/B C1
add primary input -internal /g36108/S0
add pin constraint /g36108/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C1
add primary input -internal /g37168/B
add pin constraint /g37168/B C0
add primary input -internal /g39663/A
add pin constraint /g39663/A C1
add pin constraint /g39663/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================640=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39663 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37168 [NAND2X1 @ clk_i]:B(n_2268) ===> g36165 [MX2X1 @ clk_i]:B(n_6014) ===> g31292 [MX2X1 @ clk_i]:A(n_5958) ===> u10_mem_reg_b0_b_b16_b[clk_i](n_10132) -- g42009:A

add primary input -internal /g31292/A
add pin constraint /g31292/A C1
add primary input -internal /g31292/B
add pin constraint /g31292/B C0
add primary input -internal /g31292/S0
add pin constraint /g31292/S0 C0
add primary input -internal /g36165/A
add pin constraint /g36165/A C0
add primary input -internal /g36165/B
add pin constraint /g36165/B C1
add primary input -internal /g36165/S0
add pin constraint /g36165/S0 C1
add primary input -internal /g37168/A
add pin constraint /g37168/A C1
add primary input -internal /g37168/B
add pin constraint /g37168/B C0
add primary input -internal /g39663/A
add pin constraint /g39663/A C1
add pin constraint /g39663/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================641=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39844 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37185 [NAND2X1 @ clk_i]:B(n_2240) ===> g36004 [MX2X1 @ clk_i]:B(n_6573) ===> g31127 [MX2X1 @ clk_i]:A(n_6631) ===> u10_mem_reg_b2_b_b4_b[clk_i](n_10274) -- g42494:A

add primary input -internal /g31127/A
add pin constraint /g31127/A C1
add primary input -internal /g31127/B
add pin constraint /g31127/B C0
add primary input -internal /g31127/S0
add pin constraint /g31127/S0 C0
add primary input -internal /g36004/A
add pin constraint /g36004/A C0
add primary input -internal /g36004/B
add pin constraint /g36004/B C1
add primary input -internal /g36004/S0
add pin constraint /g36004/S0 C1
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C0
add primary input -internal /g39844/A
add pin constraint /g39844/A C1
add pin constraint /g39844/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================642=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39844 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37185 [NAND2X1 @ clk_i]:B(n_2240) ===> g36041 [MX2X1 @ clk_i]:A(n_6573) ===> g31170 [MX2X1 @ clk_i]:A(n_6574) ===> u10_mem_reg_b3_b_b4_b[clk_i](n_10221) -- g42921:A

add primary input -internal /g31170/A
add pin constraint /g31170/A C1
add primary input -internal /g31170/B
add pin constraint /g31170/B C0
add primary input -internal /g31170/S0
add pin constraint /g31170/S0 C0
add primary input -internal /g36041/A
add pin constraint /g36041/A C1
add primary input -internal /g36041/B
add pin constraint /g36041/B C0
add primary input -internal /g36041/S0
add pin constraint /g36041/S0 C0
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C0
add primary input -internal /g39844/A
add pin constraint /g39844/A C1
add pin constraint /g39844/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================643=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39844 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37185 [NAND2X1 @ clk_i]:B(n_2240) ===> g36060 [MX2X1 @ clk_i]:B(n_6573) ===> g31234 [MX2X1 @ clk_i]:A(n_6543) ===> u10_mem_reg_b1_b_b4_b[clk_i](n_10183) -- g42912:A

add primary input -internal /g31234/A
add pin constraint /g31234/A C1
add primary input -internal /g31234/B
add pin constraint /g31234/B C0
add primary input -internal /g31234/S0
add pin constraint /g31234/S0 C0
add primary input -internal /g36060/A
add pin constraint /g36060/A C0
add primary input -internal /g36060/B
add pin constraint /g36060/B C1
add primary input -internal /g36060/S0
add pin constraint /g36060/S0 C1
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C0
add primary input -internal /g39844/A
add pin constraint /g39844/A C1
add pin constraint /g39844/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================644=================
g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] ===> g39844 [NAND2X1 @ clk_i]:B(pi:in_slt_422) ===> g37185 [NAND2X1 @ clk_i]:B(n_2240) ===> g36182 [MX2X1 @ clk_i]:B(n_6573) ===> g31340 [MX2X1 @ clk_i]:A(n_6338) ===> u10_mem_reg_b0_b_b4_b[clk_i](n_10123) -- g43010:A

add primary input -internal /g31340/A
add pin constraint /g31340/A C1
add primary input -internal /g31340/B
add pin constraint /g31340/B C0
add primary input -internal /g31340/S0
add pin constraint /g31340/S0 C0
add primary input -internal /g36182/A
add pin constraint /g36182/A C0
add primary input -internal /g36182/B
add pin constraint /g36182/B C1
add primary input -internal /g36182/S0
add pin constraint /g36182/S0 C1
add primary input -internal /g37185/A
add pin constraint /g37185/A C1
add primary input -internal /g37185/B
add pin constraint /g37185/B C0
add primary input -internal /g39844/A
add pin constraint /g39844/A C1
add pin constraint /g39844/B C1
For sender domain g35375:Y(n_7155) --  u1_slt4_reg_b4_b[bit_clk_pad_i] 1
===================645=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g31371 [MX2X1 @ clk_i]:B(pi:in_slt_444) ===> u11_din_tmp1_reg_b0_b[clk_i](n_10115) -- g31371:A

add primary input -internal /g31371/A
add pin constraint /g31371/A C0
add pin constraint /g31371/B C1
add primary input -internal /g31371/S0
add pin constraint /g31371/S0 C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================646=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g37906 [AOI22X1 @ clk_i]:B1(pi:in_slt_444) ===> g37175 [NAND2X1 @ clk_i]:A(n_3896) ===> g36072 [MX2X1 @ clk_i]:A(n_6497) ===> g31236 [MX2X1 @ clk_i]:A(n_6525) ===> u11_mem_reg_b3_b_b2_b[clk_i](n_10454) -- g42665:A

add primary input -internal /g31236/A
add pin constraint /g31236/A C1
add primary input -internal /g31236/B
add pin constraint /g31236/B C0
add primary input -internal /g31236/S0
add pin constraint /g31236/S0 C0
add primary input -internal /g36072/A
add pin constraint /g36072/A C1
add primary input -internal /g36072/B
add pin constraint /g36072/B C0
add primary input -internal /g36072/S0
add pin constraint /g36072/S0 C0
add primary input -internal /g37175/A
add pin constraint /g37175/A C0
add primary input -internal /g37175/B
add pin constraint /g37175/B C1
add primary input -internal /g37906/A1
add pin constraint /g37906/A1 C0
add primary input -internal /g37906/A0
add pin constraint /g37906/A0 C0
add primary input -internal /g37906/B0
add pin constraint /g37906/B0 C1
add pin constraint /g37906/B1 C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================647=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g37906 [AOI22X1 @ clk_i]:B1(pi:in_slt_444) ===> g37175 [NAND2X1 @ clk_i]:A(n_3896) ===> g36087 [MX2X1 @ clk_i]:B(n_6497) ===> g31186 [MX2X1 @ clk_i]:A(n_6499) ===> u11_mem_reg_b1_b_b2_b[clk_i](n_10554) -- g42832:A

add primary input -internal /g31186/A
add pin constraint /g31186/A C1
add primary input -internal /g31186/B
add pin constraint /g31186/B C0
add primary input -internal /g31186/S0
add pin constraint /g31186/S0 C0
add primary input -internal /g36087/A
add pin constraint /g36087/A C0
add primary input -internal /g36087/B
add pin constraint /g36087/B C1
add primary input -internal /g36087/S0
add pin constraint /g36087/S0 C1
add primary input -internal /g37175/A
add pin constraint /g37175/A C0
add primary input -internal /g37175/B
add pin constraint /g37175/B C1
add primary input -internal /g37906/A1
add pin constraint /g37906/A1 C0
add primary input -internal /g37906/A0
add pin constraint /g37906/A0 C0
add primary input -internal /g37906/B0
add pin constraint /g37906/B0 C1
add pin constraint /g37906/B1 C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================648=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g37906 [AOI22X1 @ clk_i]:B1(pi:in_slt_444) ===> g37175 [NAND2X1 @ clk_i]:A(n_3896) ===> g36113 [MX2X1 @ clk_i]:B(n_6497) ===> g31214 [MX2X1 @ clk_i]:A(n_6449) ===> u11_mem_reg_b2_b_b2_b[clk_i](n_10508) -- g42167:A

add primary input -internal /g31214/A
add pin constraint /g31214/A C1
add primary input -internal /g31214/B
add pin constraint /g31214/B C0
add primary input -internal /g31214/S0
add pin constraint /g31214/S0 C0
add primary input -internal /g36113/A
add pin constraint /g36113/A C0
add primary input -internal /g36113/B
add pin constraint /g36113/B C1
add primary input -internal /g36113/S0
add pin constraint /g36113/S0 C1
add primary input -internal /g37175/A
add pin constraint /g37175/A C0
add primary input -internal /g37175/B
add pin constraint /g37175/B C1
add primary input -internal /g37906/A1
add pin constraint /g37906/A1 C0
add primary input -internal /g37906/A0
add pin constraint /g37906/A0 C0
add primary input -internal /g37906/B0
add pin constraint /g37906/B0 C1
add pin constraint /g37906/B1 C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================649=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g37906 [AOI22X1 @ clk_i]:B1(pi:in_slt_444) ===> g37175 [NAND2X1 @ clk_i]:A(n_3896) ===> g36172 [MX2X1 @ clk_i]:B(n_6497) ===> g31319 [MX2X1 @ clk_i]:A(n_6358) ===> u11_mem_reg_b0_b_b2_b[clk_i](n_10430) -- g42581:A

add primary input -internal /g31319/A
add pin constraint /g31319/A C1
add primary input -internal /g31319/B
add pin constraint /g31319/B C0
add primary input -internal /g31319/S0
add pin constraint /g31319/S0 C0
add primary input -internal /g36172/A
add pin constraint /g36172/A C0
add primary input -internal /g36172/B
add pin constraint /g36172/B C1
add primary input -internal /g36172/S0
add pin constraint /g36172/S0 C1
add primary input -internal /g37175/A
add pin constraint /g37175/A C0
add primary input -internal /g37175/B
add pin constraint /g37175/B C1
add primary input -internal /g37906/A1
add pin constraint /g37906/A1 C0
add primary input -internal /g37906/A0
add pin constraint /g37906/A0 C0
add primary input -internal /g37906/B0
add pin constraint /g37906/B0 C1
add pin constraint /g37906/B1 C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================650=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39851 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37176 [NAND2X1 @ clk_i]:B(n_2922) ===> g35986 [MX2X1 @ clk_i]:A(n_5993) ===> g31229 [MX2X1 @ clk_i]:A(n_6024) ===> u11_mem_reg_b3_b_b16_b[clk_i](n_10836) -- g42084:A

add primary input -internal /g31229/A
add pin constraint /g31229/A C1
add primary input -internal /g31229/B
add pin constraint /g31229/B C0
add primary input -internal /g31229/S0
add pin constraint /g31229/S0 C0
add primary input -internal /g35986/A
add pin constraint /g35986/A C1
add primary input -internal /g35986/B
add pin constraint /g35986/B C0
add primary input -internal /g35986/S0
add pin constraint /g35986/S0 C0
add primary input -internal /g37176/A
add pin constraint /g37176/A C1
add primary input -internal /g37176/B
add pin constraint /g37176/B C0
add primary input -internal /g39851/A
add pin constraint /g39851/A C1
add pin constraint /g39851/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================651=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39851 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37176 [NAND2X1 @ clk_i]:B(n_2922) ===> g36078 [MX2X1 @ clk_i]:B(n_5993) ===> g31206 [MX2X1 @ clk_i]:A(n_5995) ===> u11_mem_reg_b2_b_b16_b[clk_i](n_10514) -- g42241:A

add primary input -internal /g31206/A
add pin constraint /g31206/A C1
add primary input -internal /g31206/B
add pin constraint /g31206/B C0
add primary input -internal /g31206/S0
add pin constraint /g31206/S0 C0
add primary input -internal /g36078/A
add pin constraint /g36078/A C0
add primary input -internal /g36078/B
add pin constraint /g36078/B C1
add primary input -internal /g36078/S0
add pin constraint /g36078/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C1
add primary input -internal /g37176/B
add pin constraint /g37176/B C0
add primary input -internal /g39851/A
add pin constraint /g39851/A C1
add pin constraint /g39851/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================652=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39851 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37176 [NAND2X1 @ clk_i]:B(n_2922) ===> g36083 [MX2X1 @ clk_i]:B(n_5993) ===> g31183 [MX2X1 @ clk_i]:A(n_5991) ===> u11_mem_reg_b1_b_b16_b[clk_i](n_10842) -- g43103:A

add primary input -internal /g31183/A
add pin constraint /g31183/A C1
add primary input -internal /g31183/B
add pin constraint /g31183/B C0
add primary input -internal /g31183/S0
add pin constraint /g31183/S0 C0
add primary input -internal /g36083/A
add pin constraint /g36083/A C0
add primary input -internal /g36083/B
add pin constraint /g36083/B C1
add primary input -internal /g36083/S0
add pin constraint /g36083/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C1
add primary input -internal /g37176/B
add pin constraint /g37176/B C0
add primary input -internal /g39851/A
add pin constraint /g39851/A C1
add pin constraint /g39851/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================653=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39851 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37176 [NAND2X1 @ clk_i]:B(n_2922) ===> g36169 [MX2X1 @ clk_i]:B(n_5993) ===> g31297 [MX2X1 @ clk_i]:A(n_5954) ===> u11_mem_reg_b0_b_b16_b[clk_i](n_10448) -- g42008:A

add primary input -internal /g31297/A
add pin constraint /g31297/A C1
add primary input -internal /g31297/B
add pin constraint /g31297/B C0
add primary input -internal /g31297/S0
add pin constraint /g31297/S0 C0
add primary input -internal /g36169/A
add pin constraint /g36169/A C0
add primary input -internal /g36169/B
add pin constraint /g36169/B C1
add primary input -internal /g36169/S0
add pin constraint /g36169/S0 C1
add primary input -internal /g37176/A
add pin constraint /g37176/A C1
add primary input -internal /g37176/B
add pin constraint /g37176/B C0
add primary input -internal /g39851/A
add pin constraint /g39851/A C1
add pin constraint /g39851/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================654=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39759 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37178 [NAND2X1 @ clk_i]:B(n_2251) ===> g36090 [MX2X1 @ clk_i]:B(n_6442) ===> g31188 [MX2X1 @ clk_i]:A(n_6491) ===> u11_mem_reg_b1_b_b4_b[clk_i](n_10551) -- g41808:A

add primary input -internal /g31188/A
add pin constraint /g31188/A C1
add primary input -internal /g31188/B
add pin constraint /g31188/B C0
add primary input -internal /g31188/S0
add pin constraint /g31188/S0 C0
add primary input -internal /g36090/A
add pin constraint /g36090/A C0
add primary input -internal /g36090/B
add pin constraint /g36090/B C1
add primary input -internal /g36090/S0
add pin constraint /g36090/S0 C1
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C0
add primary input -internal /g39759/A
add pin constraint /g39759/A C1
add pin constraint /g39759/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================655=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39759 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37178 [NAND2X1 @ clk_i]:B(n_2251) ===> g36115 [MX2X1 @ clk_i]:A(n_6442) ===> g31240 [MX2X1 @ clk_i]:A(n_6443) ===> u11_mem_reg_b3_b_b4_b[clk_i](n_10452) -- g42059:A

add primary input -internal /g31240/A
add pin constraint /g31240/A C1
add primary input -internal /g31240/B
add pin constraint /g31240/B C0
add primary input -internal /g31240/S0
add pin constraint /g31240/S0 C0
add primary input -internal /g36115/A
add pin constraint /g36115/A C1
add primary input -internal /g36115/B
add pin constraint /g36115/B C0
add primary input -internal /g36115/S0
add pin constraint /g36115/S0 C0
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C0
add primary input -internal /g39759/A
add pin constraint /g39759/A C1
add pin constraint /g39759/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================656=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39759 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37178 [NAND2X1 @ clk_i]:B(n_2251) ===> g36116 [MX2X1 @ clk_i]:B(n_6442) ===> g31216 [MX2X1 @ clk_i]:A(n_6440) ===> u11_mem_reg_b2_b_b4_b[clk_i](n_10498) -- g42438:A

add primary input -internal /g31216/A
add pin constraint /g31216/A C1
add primary input -internal /g31216/B
add pin constraint /g31216/B C0
add primary input -internal /g31216/S0
add pin constraint /g31216/S0 C0
add primary input -internal /g36116/A
add pin constraint /g36116/A C0
add primary input -internal /g36116/B
add pin constraint /g36116/B C1
add primary input -internal /g36116/S0
add pin constraint /g36116/S0 C1
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C0
add primary input -internal /g39759/A
add pin constraint /g39759/A C1
add pin constraint /g39759/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================657=================
g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] ===> g39759 [NAND2X1 @ clk_i]:B(pi:in_slt_444) ===> g37178 [NAND2X1 @ clk_i]:B(n_2251) ===> g36174 [MX2X1 @ clk_i]:B(n_6442) ===> g31325 [MX2X1 @ clk_i]:A(n_6354) ===> u11_mem_reg_b0_b_b4_b[clk_i](n_10424) -- g42355:A

add primary input -internal /g31325/A
add pin constraint /g31325/A C1
add primary input -internal /g31325/B
add pin constraint /g31325/B C0
add primary input -internal /g31325/S0
add pin constraint /g31325/S0 C0
add primary input -internal /g36174/A
add pin constraint /g36174/A C0
add primary input -internal /g36174/B
add pin constraint /g36174/B C1
add primary input -internal /g36174/S0
add pin constraint /g36174/S0 C1
add primary input -internal /g37178/A
add pin constraint /g37178/A C1
add primary input -internal /g37178/B
add pin constraint /g37178/B C0
add primary input -internal /g39759/A
add pin constraint /g39759/A C1
add pin constraint /g39759/B C1
For sender domain g35380:Y(n_7154) --  u1_slt6_reg_b4_b[bit_clk_pad_i] 1
===================658=================
g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] ===> g37706 [AOI22X1 @ clk_i]:A0(pi:in_slt3) ===> g37193 [NAND2X1 @ clk_i]:A(n_4605) ===> g35982 [MX2X1 @ clk_i]:B(n_6925) ===> g31096 [MX2X1 @ clk_i]:A(n_6957) ===> u9_mem_reg_b1_b_b0_b[clk_i](n_10314) -- g42540:A

add primary input -internal /g31096/A
add pin constraint /g31096/A C1
add primary input -internal /g31096/B
add pin constraint /g31096/B C0
add primary input -internal /g31096/S0
add pin constraint /g31096/S0 C0
add primary input -internal /g35982/A
add pin constraint /g35982/A C0
add primary input -internal /g35982/B
add pin constraint /g35982/B C1
add primary input -internal /g35982/S0
add pin constraint /g35982/S0 C1
add primary input -internal /g37193/A
add pin constraint /g37193/A C0
add primary input -internal /g37193/B
add pin constraint /g37193/B C1
add primary input -internal /g37706/A1
add pin constraint /g37706/A1 C1
add pin constraint /g37706/A0 C1
add primary input -internal /g37706/B0
add pin constraint /g37706/B0 C0
add primary input -internal /g37706/B1
add pin constraint /g37706/B1 C0
For sender domain g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] 1
===================659=================
g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] ===> g37706 [AOI22X1 @ clk_i]:A0(pi:in_slt3) ===> g37193 [NAND2X1 @ clk_i]:A(n_4605) ===> g36009 [MX2X1 @ clk_i]:A(n_6925) ===> g31136 [MX2X1 @ clk_i]:A(n_6926) ===> u9_mem_reg_b3_b_b0_b[clk_i](n_10263) -- g42631:A

add primary input -internal /g31136/A
add pin constraint /g31136/A C1
add primary input -internal /g31136/B
add pin constraint /g31136/B C0
add primary input -internal /g31136/S0
add pin constraint /g31136/S0 C0
add primary input -internal /g36009/A
add pin constraint /g36009/A C1
add primary input -internal /g36009/B
add pin constraint /g36009/B C0
add primary input -internal /g36009/S0
add pin constraint /g36009/S0 C0
add primary input -internal /g37193/A
add pin constraint /g37193/A C0
add primary input -internal /g37193/B
add pin constraint /g37193/B C1
add primary input -internal /g37706/A1
add pin constraint /g37706/A1 C1
add pin constraint /g37706/A0 C1
add primary input -internal /g37706/B0
add pin constraint /g37706/B0 C0
add primary input -internal /g37706/B1
add pin constraint /g37706/B1 C0
For sender domain g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] 1
===================660=================
g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] ===> g37706 [AOI22X1 @ clk_i]:A0(pi:in_slt3) ===> g37193 [NAND2X1 @ clk_i]:A(n_4605) ===> g36111 [MX2X1 @ clk_i]:B(n_6925) ===> g31115 [MX2X1 @ clk_i]:A(n_6871) ===> u9_mem_reg_b2_b_b0_b[clk_i](n_10289) -- g39390:A

add primary input -internal /g31115/A
add pin constraint /g31115/A C1
add primary input -internal /g31115/B
add pin constraint /g31115/B C0
add primary input -internal /g31115/S0
add pin constraint /g31115/S0 C0
add primary input -internal /g36111/A
add pin constraint /g36111/A C0
add primary input -internal /g36111/B
add pin constraint /g36111/B C1
add primary input -internal /g36111/S0
add pin constraint /g36111/S0 C1
add primary input -internal /g37193/A
add pin constraint /g37193/A C0
add primary input -internal /g37193/B
add pin constraint /g37193/B C1
add primary input -internal /g37706/A1
add pin constraint /g37706/A1 C1
add pin constraint /g37706/A0 C1
add primary input -internal /g37706/B0
add pin constraint /g37706/B0 C0
add primary input -internal /g37706/B1
add pin constraint /g37706/B1 C0
For sender domain g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] 1
===================661=================
g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] ===> g37706 [AOI22X1 @ clk_i]:A0(pi:in_slt3) ===> g37193 [NAND2X1 @ clk_i]:A(n_4605) ===> g36133 [MX2X1 @ clk_i]:B(n_6925) ===> g31247 [MX2X1 @ clk_i]:A(n_6869) ===> u9_mem_reg_b0_b_b0_b[clk_i](n_10176) -- g42007:A

add primary input -internal /g31247/A
add pin constraint /g31247/A C1
add primary input -internal /g31247/B
add pin constraint /g31247/B C0
add primary input -internal /g31247/S0
add pin constraint /g31247/S0 C0
add primary input -internal /g36133/A
add pin constraint /g36133/A C0
add primary input -internal /g36133/B
add pin constraint /g36133/B C1
add primary input -internal /g36133/S0
add pin constraint /g36133/S0 C1
add primary input -internal /g37193/A
add pin constraint /g37193/A C0
add primary input -internal /g37193/B
add pin constraint /g37193/B C1
add primary input -internal /g37706/A1
add pin constraint /g37706/A1 C1
add pin constraint /g37706/A0 C1
add primary input -internal /g37706/B0
add pin constraint /g37706/B0 C0
add primary input -internal /g37706/B1
add pin constraint /g37706/B1 C0
For sender domain g35367:Y(n_6731) --  u1_slt3_reg_b0_b[bit_clk_pad_i] 1
===================662=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g37666 [AOI22X1 @ clk_i]:A0(pi:in_slt_398) ===> g37141 [NAND2X1 @ clk_i]:A(n_4619) ===> g36003 [MX2X1 @ clk_i]:B(n_6916) ===> g31126 [MX2X1 @ clk_i]:A(n_6934) ===> u9_mem_reg_b2_b_b2_b[clk_i](n_10275) -- g42653:A

add primary input -internal /g31126/A
add pin constraint /g31126/A C1
add primary input -internal /g31126/B
add pin constraint /g31126/B C0
add primary input -internal /g31126/S0
add pin constraint /g31126/S0 C0
add primary input -internal /g36003/A
add pin constraint /g36003/A C0
add primary input -internal /g36003/B
add pin constraint /g36003/B C1
add primary input -internal /g36003/S0
add pin constraint /g36003/S0 C1
add primary input -internal /g37141/A
add pin constraint /g37141/A C0
add primary input -internal /g37141/B
add pin constraint /g37141/B C1
add primary input -internal /g37666/A1
add pin constraint /g37666/A1 C1
add pin constraint /g37666/A0 C1
add primary input -internal /g37666/B0
add pin constraint /g37666/B0 C0
add primary input -internal /g37666/B1
add pin constraint /g37666/B1 C0
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================663=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g37666 [AOI22X1 @ clk_i]:A0(pi:in_slt_398) ===> g37141 [NAND2X1 @ clk_i]:A(n_4619) ===> g36020 [MX2X1 @ clk_i]:A(n_6916) ===> g31148 [MX2X1 @ clk_i]:A(n_6917) ===> u9_mem_reg_b3_b_b2_b[clk_i](n_10247) -- g42311:A

add primary input -internal /g31148/A
add pin constraint /g31148/A C1
add primary input -internal /g31148/B
add pin constraint /g31148/B C0
add primary input -internal /g31148/S0
add pin constraint /g31148/S0 C0
add primary input -internal /g36020/A
add pin constraint /g36020/A C1
add primary input -internal /g36020/B
add pin constraint /g36020/B C0
add primary input -internal /g36020/S0
add pin constraint /g36020/S0 C0
add primary input -internal /g37141/A
add pin constraint /g37141/A C0
add primary input -internal /g37141/B
add pin constraint /g37141/B C1
add primary input -internal /g37666/A1
add pin constraint /g37666/A1 C1
add pin constraint /g37666/A0 C1
add primary input -internal /g37666/B0
add pin constraint /g37666/B0 C0
add primary input -internal /g37666/B1
add pin constraint /g37666/B1 C0
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================664=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g37666 [AOI22X1 @ clk_i]:A0(pi:in_slt_398) ===> g37141 [NAND2X1 @ clk_i]:A(n_4619) ===> g36066 [MX2X1 @ clk_i]:B(n_6916) ===> g31107 [MX2X1 @ clk_i]:A(n_6880) ===> u9_mem_reg_b1_b_b2_b[clk_i](n_10300) -- g42634:A

add primary input -internal /g31107/A
add pin constraint /g31107/A C1
add primary input -internal /g31107/B
add pin constraint /g31107/B C0
add primary input -internal /g31107/S0
add pin constraint /g31107/S0 C0
add primary input -internal /g36066/A
add pin constraint /g36066/A C0
add primary input -internal /g36066/B
add pin constraint /g36066/B C1
add primary input -internal /g36066/S0
add pin constraint /g36066/S0 C1
add primary input -internal /g37141/A
add pin constraint /g37141/A C0
add primary input -internal /g37141/B
add pin constraint /g37141/B C1
add primary input -internal /g37666/A1
add pin constraint /g37666/A1 C1
add pin constraint /g37666/A0 C1
add primary input -internal /g37666/B0
add pin constraint /g37666/B0 C0
add primary input -internal /g37666/B1
add pin constraint /g37666/B1 C0
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================665=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g37666 [AOI22X1 @ clk_i]:A0(pi:in_slt_398) ===> g37141 [NAND2X1 @ clk_i]:A(n_4619) ===> g36142 [MX2X1 @ clk_i]:B(n_6916) ===> g31267 [MX2X1 @ clk_i]:A(n_6860) ===> u9_mem_reg_b0_b_b2_b[clk_i](n_10152) -- g42157:A

add primary input -internal /g31267/A
add pin constraint /g31267/A C1
add primary input -internal /g31267/B
add pin constraint /g31267/B C0
add primary input -internal /g31267/S0
add pin constraint /g31267/S0 C0
add primary input -internal /g36142/A
add pin constraint /g36142/A C0
add primary input -internal /g36142/B
add pin constraint /g36142/B C1
add primary input -internal /g36142/S0
add pin constraint /g36142/S0 C1
add primary input -internal /g37141/A
add pin constraint /g37141/A C0
add primary input -internal /g37141/B
add pin constraint /g37141/B C1
add primary input -internal /g37666/A1
add pin constraint /g37666/A1 C1
add pin constraint /g37666/A0 C1
add primary input -internal /g37666/B0
add pin constraint /g37666/B0 C0
add primary input -internal /g37666/B1
add pin constraint /g37666/B1 C0
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================666=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g39306 [NAND2X1 @ clk_i]:A(pi:in_slt_398) ===> g37193 [NAND2X1 @ clk_i]:B(n_3291) ===> g35982 [MX2X1 @ clk_i]:B(n_6925) ===> g31096 [MX2X1 @ clk_i]:A(n_6957) ===> u9_mem_reg_b1_b_b0_b[clk_i](n_10314) -- g42540:A

add primary input -internal /g31096/A
add pin constraint /g31096/A C1
add primary input -internal /g31096/B
add pin constraint /g31096/B C0
add primary input -internal /g31096/S0
add pin constraint /g31096/S0 C0
add primary input -internal /g35982/A
add pin constraint /g35982/A C0
add primary input -internal /g35982/B
add pin constraint /g35982/B C1
add primary input -internal /g35982/S0
add pin constraint /g35982/S0 C1
add primary input -internal /g37193/A
add pin constraint /g37193/A C1
add primary input -internal /g37193/B
add pin constraint /g37193/B C0
add pin constraint /g39306/A C1
add primary input -internal /g39306/B
add pin constraint /g39306/B C1
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================667=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g39306 [NAND2X1 @ clk_i]:A(pi:in_slt_398) ===> g37193 [NAND2X1 @ clk_i]:B(n_3291) ===> g36009 [MX2X1 @ clk_i]:A(n_6925) ===> g31136 [MX2X1 @ clk_i]:A(n_6926) ===> u9_mem_reg_b3_b_b0_b[clk_i](n_10263) -- g42631:A

add primary input -internal /g31136/A
add pin constraint /g31136/A C1
add primary input -internal /g31136/B
add pin constraint /g31136/B C0
add primary input -internal /g31136/S0
add pin constraint /g31136/S0 C0
add primary input -internal /g36009/A
add pin constraint /g36009/A C1
add primary input -internal /g36009/B
add pin constraint /g36009/B C0
add primary input -internal /g36009/S0
add pin constraint /g36009/S0 C0
add primary input -internal /g37193/A
add pin constraint /g37193/A C1
add primary input -internal /g37193/B
add pin constraint /g37193/B C0
add pin constraint /g39306/A C1
add primary input -internal /g39306/B
add pin constraint /g39306/B C1
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================668=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g39306 [NAND2X1 @ clk_i]:A(pi:in_slt_398) ===> g37193 [NAND2X1 @ clk_i]:B(n_3291) ===> g36111 [MX2X1 @ clk_i]:B(n_6925) ===> g31115 [MX2X1 @ clk_i]:A(n_6871) ===> u9_mem_reg_b2_b_b0_b[clk_i](n_10289) -- g39390:A

add primary input -internal /g31115/A
add pin constraint /g31115/A C1
add primary input -internal /g31115/B
add pin constraint /g31115/B C0
add primary input -internal /g31115/S0
add pin constraint /g31115/S0 C0
add primary input -internal /g36111/A
add pin constraint /g36111/A C0
add primary input -internal /g36111/B
add pin constraint /g36111/B C1
add primary input -internal /g36111/S0
add pin constraint /g36111/S0 C1
add primary input -internal /g37193/A
add pin constraint /g37193/A C1
add primary input -internal /g37193/B
add pin constraint /g37193/B C0
add pin constraint /g39306/A C1
add primary input -internal /g39306/B
add pin constraint /g39306/B C1
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================669=================
g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] ===> g39306 [NAND2X1 @ clk_i]:A(pi:in_slt_398) ===> g37193 [NAND2X1 @ clk_i]:B(n_3291) ===> g36133 [MX2X1 @ clk_i]:B(n_6925) ===> g31247 [MX2X1 @ clk_i]:A(n_6869) ===> u9_mem_reg_b0_b_b0_b[clk_i](n_10176) -- g42007:A

add primary input -internal /g31247/A
add pin constraint /g31247/A C1
add primary input -internal /g31247/B
add pin constraint /g31247/B C0
add primary input -internal /g31247/S0
add pin constraint /g31247/S0 C0
add primary input -internal /g36133/A
add pin constraint /g36133/A C0
add primary input -internal /g36133/B
add pin constraint /g36133/B C1
add primary input -internal /g36133/S0
add pin constraint /g36133/S0 C1
add primary input -internal /g37193/A
add pin constraint /g37193/A C1
add primary input -internal /g37193/B
add pin constraint /g37193/B C0
add pin constraint /g39306/A C1
add primary input -internal /g39306/B
add pin constraint /g39306/B C1
For sender domain g35368:Y(n_6730) --  u1_slt3_reg_b2_b[bit_clk_pad_i] 1
===================670=================
g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] ===> g37663 [AOI22X1 @ clk_i]:A0(pi:in_slt_397) ===> g37140 [NAND2X1 @ clk_i]:A(n_4621) ===> g35988 [MX2X1 @ clk_i]:B(n_6920) ===> g31105 [MX2X1 @ clk_i]:A(n_6950) ===> u9_mem_reg_b1_b_b1_b[clk_i](n_10302) -- g42128:A

add primary input -internal /g31105/A
add pin constraint /g31105/A C1
add primary input -internal /g31105/B
add pin constraint /g31105/B C0
add primary input -internal /g31105/S0
add pin constraint /g31105/S0 C0
add primary input -internal /g35988/A
add pin constraint /g35988/A C0
add primary input -internal /g35988/B
add pin constraint /g35988/B C1
add primary input -internal /g35988/S0
add pin constraint /g35988/S0 C1
add primary input -internal /g37140/A
add pin constraint /g37140/A C0
add primary input -internal /g37140/B
add pin constraint /g37140/B C1
add primary input -internal /g37663/A1
add pin constraint /g37663/A1 C1
add pin constraint /g37663/A0 C1
add primary input -internal /g37663/B0
add pin constraint /g37663/B0 C0
add primary input -internal /g37663/B1
add pin constraint /g37663/B1 C0
For sender domain g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] 1
===================671=================
g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] ===> g37663 [AOI22X1 @ clk_i]:A0(pi:in_slt_397) ===> g37140 [NAND2X1 @ clk_i]:A(n_4621) ===> g36016 [MX2X1 @ clk_i]:A(n_6920) ===> g31146 [MX2X1 @ clk_i]:A(n_6921) ===> u9_mem_reg_b3_b_b1_b[clk_i](n_10251) -- g42289:A

add primary input -internal /g31146/A
add pin constraint /g31146/A C1
add primary input -internal /g31146/B
add pin constraint /g31146/B C0
add primary input -internal /g31146/S0
add pin constraint /g31146/S0 C0
add primary input -internal /g36016/A
add pin constraint /g36016/A C1
add primary input -internal /g36016/B
add pin constraint /g36016/B C0
add primary input -internal /g36016/S0
add pin constraint /g36016/S0 C0
add primary input -internal /g37140/A
add pin constraint /g37140/A C0
add primary input -internal /g37140/B
add pin constraint /g37140/B C1
add primary input -internal /g37663/A1
add pin constraint /g37663/A1 C1
add pin constraint /g37663/A0 C1
add primary input -internal /g37663/B0
add pin constraint /g37663/B0 C0
add primary input -internal /g37663/B1
add pin constraint /g37663/B1 C0
For sender domain g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] 1
===================672=================
g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] ===> g37663 [AOI22X1 @ clk_i]:A0(pi:in_slt_397) ===> g37140 [NAND2X1 @ clk_i]:A(n_4621) ===> g36065 [MX2X1 @ clk_i]:B(n_6920) ===> g31124 [MX2X1 @ clk_i]:A(n_6882) ===> u9_mem_reg_b2_b_b1_b[clk_i](n_10278) -- g42951:A

add primary input -internal /g31124/A
add pin constraint /g31124/A C1
add primary input -internal /g31124/B
add pin constraint /g31124/B C0
add primary input -internal /g31124/S0
add pin constraint /g31124/S0 C0
add primary input -internal /g36065/A
add pin constraint /g36065/A C0
add primary input -internal /g36065/B
add pin constraint /g36065/B C1
add primary input -internal /g36065/S0
add pin constraint /g36065/S0 C1
add primary input -internal /g37140/A
add pin constraint /g37140/A C0
add primary input -internal /g37140/B
add pin constraint /g37140/B C1
add primary input -internal /g37663/A1
add pin constraint /g37663/A1 C1
add pin constraint /g37663/A0 C1
add primary input -internal /g37663/B0
add pin constraint /g37663/B0 C0
add primary input -internal /g37663/B1
add pin constraint /g37663/B1 C0
For sender domain g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] 1
===================673=================
g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] ===> g37663 [AOI22X1 @ clk_i]:A0(pi:in_slt_397) ===> g37140 [NAND2X1 @ clk_i]:A(n_4621) ===> g36141 [MX2X1 @ clk_i]:B(n_6920) ===> g31256 [MX2X1 @ clk_i]:A(n_6863) ===> u9_mem_reg_b0_b_b1_b[clk_i](n_10165) -- g42678:A

add primary input -internal /g31256/A
add pin constraint /g31256/A C1
add primary input -internal /g31256/B
add pin constraint /g31256/B C0
add primary input -internal /g31256/S0
add pin constraint /g31256/S0 C0
add primary input -internal /g36141/A
add pin constraint /g36141/A C0
add primary input -internal /g36141/B
add pin constraint /g36141/B C1
add primary input -internal /g36141/S0
add pin constraint /g36141/S0 C1
add primary input -internal /g37140/A
add pin constraint /g37140/A C0
add primary input -internal /g37140/B
add pin constraint /g37140/B C1
add primary input -internal /g37663/A1
add pin constraint /g37663/A1 C1
add pin constraint /g37663/A0 C1
add primary input -internal /g37663/B0
add pin constraint /g37663/B0 C0
add primary input -internal /g37663/B1
add pin constraint /g37663/B1 C0
For sender domain g35362:Y(n_6732) --  u1_slt3_reg_b1_b[bit_clk_pad_i] 1
===================674=================
g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] ===> g39093 [NAND2X1 @ clk_i]:B(pi:in_slt_419) ===> g37173 [NAND2X1 @ clk_i]:B(n_2359) ===> g35979 [MX2X1 @ clk_i]:B(n_6008) ===> g31095 [MX2X1 @ clk_i]:A(n_6029) ===> u10_mem_reg_b2_b_b1_b[clk_i](n_10652) -- g42164:A

add primary input -internal /g31095/A
add pin constraint /g31095/A C1
add primary input -internal /g31095/B
add pin constraint /g31095/B C0
add primary input -internal /g31095/S0
add pin constraint /g31095/S0 C0
add primary input -internal /g35979/A
add pin constraint /g35979/A C0
add primary input -internal /g35979/B
add pin constraint /g35979/B C1
add primary input -internal /g35979/S0
add pin constraint /g35979/S0 C1
add primary input -internal /g37173/A
add pin constraint /g37173/A C1
add primary input -internal /g37173/B
add pin constraint /g37173/B C0
add primary input -internal /g39093/A
add pin constraint /g39093/A C1
add pin constraint /g39093/B C1
For sender domain g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] 1
===================675=================
g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] ===> g39093 [NAND2X1 @ clk_i]:B(pi:in_slt_419) ===> g37173 [NAND2X1 @ clk_i]:B(n_2359) ===> g36036 [MX2X1 @ clk_i]:A(n_6008) ===> g31167 [MX2X1 @ clk_i]:A(n_6009) ===> u10_mem_reg_b3_b_b1_b[clk_i](n_10223) -- g42597:A

add primary input -internal /g31167/A
add pin constraint /g31167/A C1
add primary input -internal /g31167/B
add pin constraint /g31167/B C0
add primary input -internal /g31167/S0
add pin constraint /g31167/S0 C0
add primary input -internal /g36036/A
add pin constraint /g36036/A C1
add primary input -internal /g36036/B
add pin constraint /g36036/B C0
add primary input -internal /g36036/S0
add pin constraint /g36036/S0 C0
add primary input -internal /g37173/A
add pin constraint /g37173/A C1
add primary input -internal /g37173/B
add pin constraint /g37173/B C0
add primary input -internal /g39093/A
add pin constraint /g39093/A C1
add pin constraint /g39093/B C1
For sender domain g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] 1
===================676=================
g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] ===> g39093 [NAND2X1 @ clk_i]:B(pi:in_slt_419) ===> g37173 [NAND2X1 @ clk_i]:B(n_2359) ===> g36112 [MX2X1 @ clk_i]:B(n_6008) ===> g31213 [MX2X1 @ clk_i]:A(n_5971) ===> u10_mem_reg_b1_b_b1_b[clk_i](n_10187) -- g39264:A

add primary input -internal /g31213/A
add pin constraint /g31213/A C1
add primary input -internal /g31213/B
add pin constraint /g31213/B C0
add primary input -internal /g31213/S0
add pin constraint /g31213/S0 C0
add primary input -internal /g36112/A
add pin constraint /g36112/A C0
add primary input -internal /g36112/B
add pin constraint /g36112/B C1
add primary input -internal /g36112/S0
add pin constraint /g36112/S0 C1
add primary input -internal /g37173/A
add pin constraint /g37173/A C1
add primary input -internal /g37173/B
add pin constraint /g37173/B C0
add primary input -internal /g39093/A
add pin constraint /g39093/A C1
add pin constraint /g39093/B C1
For sender domain g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] 1
===================677=================
g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] ===> g39093 [NAND2X1 @ clk_i]:B(pi:in_slt_419) ===> g37173 [NAND2X1 @ clk_i]:B(n_2359) ===> g36171 [MX2X1 @ clk_i]:B(n_6008) ===> g31302 [MX2X1 @ clk_i]:A(n_5950) ===> u10_mem_reg_b0_b_b1_b[clk_i](n_10446) -- g42976:A

add primary input -internal /g31302/A
add pin constraint /g31302/A C1
add primary input -internal /g31302/B
add pin constraint /g31302/B C0
add primary input -internal /g31302/S0
add pin constraint /g31302/S0 C0
add primary input -internal /g36171/A
add pin constraint /g36171/A C0
add primary input -internal /g36171/B
add pin constraint /g36171/B C1
add primary input -internal /g36171/S0
add pin constraint /g36171/S0 C1
add primary input -internal /g37173/A
add pin constraint /g37173/A C1
add primary input -internal /g37173/B
add pin constraint /g37173/B C0
add primary input -internal /g39093/A
add pin constraint /g39093/A C1
add pin constraint /g39093/B C1
For sender domain g35372:Y(n_6727) --  u1_slt4_reg_b1_b[bit_clk_pad_i] 1
===================678=================
g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] ===> g39303 [NAND2X1 @ clk_i]:B(pi:in_slt_441) ===> g37172 [NAND2X1 @ clk_i]:B(n_2326) ===> g36086 [MX2X1 @ clk_i]:B(n_6453) ===> g31185 [MX2X1 @ clk_i]:A(n_6501) ===> u11_mem_reg_b1_b_b1_b[clk_i](n_10555) -- g42969:A

add primary input -internal /g31185/A
add pin constraint /g31185/A C1
add primary input -internal /g31185/B
add pin constraint /g31185/B C0
add primary input -internal /g31185/S0
add pin constraint /g31185/S0 C0
add primary input -internal /g36086/A
add pin constraint /g36086/A C0
add primary input -internal /g36086/B
add pin constraint /g36086/B C1
add primary input -internal /g36086/S0
add pin constraint /g36086/S0 C1
add primary input -internal /g37172/A
add pin constraint /g37172/A C1
add primary input -internal /g37172/B
add pin constraint /g37172/B C0
add primary input -internal /g39303/A
add pin constraint /g39303/A C1
add pin constraint /g39303/B C1
For sender domain g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] 1
===================679=================
g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] ===> g39303 [NAND2X1 @ clk_i]:B(pi:in_slt_441) ===> g37172 [NAND2X1 @ clk_i]:B(n_2326) ===> g36106 [MX2X1 @ clk_i]:B(n_6453) ===> g31209 [MX2X1 @ clk_i]:A(n_6455) ===> u11_mem_reg_b2_b_b1_b[clk_i](n_10840) -- g42322:A

add primary input -internal /g31209/A
add pin constraint /g31209/A C1
add primary input -internal /g31209/B
add pin constraint /g31209/B C0
add primary input -internal /g31209/S0
add pin constraint /g31209/S0 C0
add primary input -internal /g36106/A
add pin constraint /g36106/A C0
add primary input -internal /g36106/B
add pin constraint /g36106/B C1
add primary input -internal /g36106/S0
add pin constraint /g36106/S0 C1
add primary input -internal /g37172/A
add pin constraint /g37172/A C1
add primary input -internal /g37172/B
add pin constraint /g37172/B C0
add primary input -internal /g39303/A
add pin constraint /g39303/A C1
add pin constraint /g39303/B C1
For sender domain g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] 1
===================680=================
g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] ===> g39303 [NAND2X1 @ clk_i]:B(pi:in_slt_441) ===> g37172 [NAND2X1 @ clk_i]:B(n_2326) ===> g36128 [MX2X1 @ clk_i]:A(n_6453) ===> g31232 [MX2X1 @ clk_i]:A(n_6414) ===> u11_mem_reg_b3_b_b1_b[clk_i](n_10455) -- g42335:A

add primary input -internal /g31232/A
add pin constraint /g31232/A C1
add primary input -internal /g31232/B
add pin constraint /g31232/B C0
add primary input -internal /g31232/S0
add pin constraint /g31232/S0 C0
add primary input -internal /g36128/A
add pin constraint /g36128/A C1
add primary input -internal /g36128/B
add pin constraint /g36128/B C0
add primary input -internal /g36128/S0
add pin constraint /g36128/S0 C0
add primary input -internal /g37172/A
add pin constraint /g37172/A C1
add primary input -internal /g37172/B
add pin constraint /g37172/B C0
add primary input -internal /g39303/A
add pin constraint /g39303/A C1
add pin constraint /g39303/B C1
For sender domain g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] 1
===================681=================
g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] ===> g39303 [NAND2X1 @ clk_i]:B(pi:in_slt_441) ===> g37172 [NAND2X1 @ clk_i]:B(n_2326) ===> g36152 [MX2X1 @ clk_i]:B(n_6453) ===> g31301 [MX2X1 @ clk_i]:A(n_6389) ===> u11_mem_reg_b0_b_b1_b[clk_i](n_10812) -- g42552:A

add primary input -internal /g31301/A
add pin constraint /g31301/A C1
add primary input -internal /g31301/B
add pin constraint /g31301/B C0
add primary input -internal /g31301/S0
add pin constraint /g31301/S0 C0
add primary input -internal /g36152/A
add pin constraint /g36152/A C0
add primary input -internal /g36152/B
add pin constraint /g36152/B C1
add primary input -internal /g36152/S0
add pin constraint /g36152/S0 C1
add primary input -internal /g37172/A
add pin constraint /g37172/A C1
add primary input -internal /g37172/B
add pin constraint /g37172/B C0
add primary input -internal /g39303/A
add pin constraint /g39303/A C1
add pin constraint /g39303/B C1
For sender domain g35377:Y(n_6723) --  u1_slt6_reg_b1_b[bit_clk_pad_i] 1
===================682=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g37880 [AOI22X1 @ clk_i]:B1(pi:in_slt_442) ===> g37163 [NAND2X1 @ clk_i]:A(n_3908) ===> g36054 [MX2X1 @ clk_i]:A(n_6521) ===> g31222 [MX2X1 @ clk_i]:A(n_6555) ===> u11_mem_reg_b3_b_b0_b[clk_i](n_10472) -- g42952:A

add primary input -internal /g31222/A
add pin constraint /g31222/A C1
add primary input -internal /g31222/B
add pin constraint /g31222/B C0
add primary input -internal /g31222/S0
add pin constraint /g31222/S0 C0
add primary input -internal /g36054/A
add pin constraint /g36054/A C1
add primary input -internal /g36054/B
add pin constraint /g36054/B C0
add primary input -internal /g36054/S0
add pin constraint /g36054/S0 C0
add primary input -internal /g37163/A
add pin constraint /g37163/A C0
add primary input -internal /g37163/B
add pin constraint /g37163/B C1
add primary input -internal /g37880/A1
add pin constraint /g37880/A1 C0
add primary input -internal /g37880/A0
add pin constraint /g37880/A0 C0
add primary input -internal /g37880/B0
add pin constraint /g37880/B0 C1
add pin constraint /g37880/B1 C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================683=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g37880 [AOI22X1 @ clk_i]:B1(pi:in_slt_442) ===> g37163 [NAND2X1 @ clk_i]:A(n_3908) ===> g36073 [MX2X1 @ clk_i]:B(n_6521) ===> g31176 [MX2X1 @ clk_i]:A(n_6523) ===> u11_mem_reg_b1_b_b0_b[clk_i](n_10563) -- g42165:A

add primary input -internal /g31176/A
add pin constraint /g31176/A C1
add primary input -internal /g31176/B
add pin constraint /g31176/B C0
add primary input -internal /g31176/S0
add pin constraint /g31176/S0 C0
add primary input -internal /g36073/A
add pin constraint /g36073/A C0
add primary input -internal /g36073/B
add pin constraint /g36073/B C1
add primary input -internal /g36073/S0
add pin constraint /g36073/S0 C1
add primary input -internal /g37163/A
add pin constraint /g37163/A C0
add primary input -internal /g37163/B
add pin constraint /g37163/B C1
add primary input -internal /g37880/A1
add pin constraint /g37880/A1 C0
add primary input -internal /g37880/A0
add pin constraint /g37880/A0 C0
add primary input -internal /g37880/B0
add pin constraint /g37880/B0 C1
add pin constraint /g37880/B1 C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================684=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g37880 [AOI22X1 @ clk_i]:B1(pi:in_slt_442) ===> g37163 [NAND2X1 @ clk_i]:A(n_3908) ===> g36095 [MX2X1 @ clk_i]:B(n_6521) ===> g31195 [MX2X1 @ clk_i]:A(n_6481) ===> u11_mem_reg_b2_b_b0_b[clk_i](n_10542) -- g39677:A

add primary input -internal /g31195/A
add pin constraint /g31195/A C1
add primary input -internal /g31195/B
add pin constraint /g31195/B C0
add primary input -internal /g31195/S0
add pin constraint /g31195/S0 C0
add primary input -internal /g36095/A
add pin constraint /g36095/A C0
add primary input -internal /g36095/B
add pin constraint /g36095/B C1
add primary input -internal /g36095/S0
add pin constraint /g36095/S0 C1
add primary input -internal /g37163/A
add pin constraint /g37163/A C0
add primary input -internal /g37163/B
add pin constraint /g37163/B C1
add primary input -internal /g37880/A1
add pin constraint /g37880/A1 C0
add primary input -internal /g37880/A0
add pin constraint /g37880/A0 C0
add primary input -internal /g37880/B0
add pin constraint /g37880/B0 C1
add pin constraint /g37880/B1 C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================685=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g37880 [AOI22X1 @ clk_i]:B1(pi:in_slt_442) ===> g37163 [NAND2X1 @ clk_i]:A(n_3908) ===> g36159 [MX2X1 @ clk_i]:B(n_6521) ===> g31285 [MX2X1 @ clk_i]:A(n_6378) ===> u11_mem_reg_b0_b_b0_b[clk_i](n_10821) -- g42124:A

add primary input -internal /g31285/A
add pin constraint /g31285/A C1
add primary input -internal /g31285/B
add pin constraint /g31285/B C0
add primary input -internal /g31285/S0
add pin constraint /g31285/S0 C0
add primary input -internal /g36159/A
add pin constraint /g36159/A C0
add primary input -internal /g36159/B
add pin constraint /g36159/B C1
add primary input -internal /g36159/S0
add pin constraint /g36159/S0 C1
add primary input -internal /g37163/A
add pin constraint /g37163/A C0
add primary input -internal /g37163/B
add pin constraint /g37163/B C1
add primary input -internal /g37880/A1
add pin constraint /g37880/A1 C0
add primary input -internal /g37880/A0
add pin constraint /g37880/A0 C0
add primary input -internal /g37880/B0
add pin constraint /g37880/B0 C1
add pin constraint /g37880/B1 C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================686=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g39259 [NAND2X1 @ clk_i]:B(pi:in_slt_442) ===> g37175 [NAND2X1 @ clk_i]:B(n_2472) ===> g36072 [MX2X1 @ clk_i]:A(n_6497) ===> g31236 [MX2X1 @ clk_i]:A(n_6525) ===> u11_mem_reg_b3_b_b2_b[clk_i](n_10454) -- g42665:A

add primary input -internal /g31236/A
add pin constraint /g31236/A C1
add primary input -internal /g31236/B
add pin constraint /g31236/B C0
add primary input -internal /g31236/S0
add pin constraint /g31236/S0 C0
add primary input -internal /g36072/A
add pin constraint /g36072/A C1
add primary input -internal /g36072/B
add pin constraint /g36072/B C0
add primary input -internal /g36072/S0
add pin constraint /g36072/S0 C0
add primary input -internal /g37175/A
add pin constraint /g37175/A C1
add primary input -internal /g37175/B
add pin constraint /g37175/B C0
add primary input -internal /g39259/A
add pin constraint /g39259/A C1
add pin constraint /g39259/B C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================687=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g39259 [NAND2X1 @ clk_i]:B(pi:in_slt_442) ===> g37175 [NAND2X1 @ clk_i]:B(n_2472) ===> g36087 [MX2X1 @ clk_i]:B(n_6497) ===> g31186 [MX2X1 @ clk_i]:A(n_6499) ===> u11_mem_reg_b1_b_b2_b[clk_i](n_10554) -- g42832:A

add primary input -internal /g31186/A
add pin constraint /g31186/A C1
add primary input -internal /g31186/B
add pin constraint /g31186/B C0
add primary input -internal /g31186/S0
add pin constraint /g31186/S0 C0
add primary input -internal /g36087/A
add pin constraint /g36087/A C0
add primary input -internal /g36087/B
add pin constraint /g36087/B C1
add primary input -internal /g36087/S0
add pin constraint /g36087/S0 C1
add primary input -internal /g37175/A
add pin constraint /g37175/A C1
add primary input -internal /g37175/B
add pin constraint /g37175/B C0
add primary input -internal /g39259/A
add pin constraint /g39259/A C1
add pin constraint /g39259/B C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================688=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g39259 [NAND2X1 @ clk_i]:B(pi:in_slt_442) ===> g37175 [NAND2X1 @ clk_i]:B(n_2472) ===> g36113 [MX2X1 @ clk_i]:B(n_6497) ===> g31214 [MX2X1 @ clk_i]:A(n_6449) ===> u11_mem_reg_b2_b_b2_b[clk_i](n_10508) -- g42167:A

add primary input -internal /g31214/A
add pin constraint /g31214/A C1
add primary input -internal /g31214/B
add pin constraint /g31214/B C0
add primary input -internal /g31214/S0
add pin constraint /g31214/S0 C0
add primary input -internal /g36113/A
add pin constraint /g36113/A C0
add primary input -internal /g36113/B
add pin constraint /g36113/B C1
add primary input -internal /g36113/S0
add pin constraint /g36113/S0 C1
add primary input -internal /g37175/A
add pin constraint /g37175/A C1
add primary input -internal /g37175/B
add pin constraint /g37175/B C0
add primary input -internal /g39259/A
add pin constraint /g39259/A C1
add pin constraint /g39259/B C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================689=================
g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] ===> g39259 [NAND2X1 @ clk_i]:B(pi:in_slt_442) ===> g37175 [NAND2X1 @ clk_i]:B(n_2472) ===> g36172 [MX2X1 @ clk_i]:B(n_6497) ===> g31319 [MX2X1 @ clk_i]:A(n_6358) ===> u11_mem_reg_b0_b_b2_b[clk_i](n_10430) -- g42581:A

add primary input -internal /g31319/A
add pin constraint /g31319/A C1
add primary input -internal /g31319/B
add pin constraint /g31319/B C0
add primary input -internal /g31319/S0
add pin constraint /g31319/S0 C0
add primary input -internal /g36172/A
add pin constraint /g36172/A C0
add primary input -internal /g36172/B
add pin constraint /g36172/B C1
add primary input -internal /g36172/S0
add pin constraint /g36172/S0 C1
add primary input -internal /g37175/A
add pin constraint /g37175/A C1
add primary input -internal /g37175/B
add pin constraint /g37175/B C0
add primary input -internal /g39259/A
add pin constraint /g39259/A C1
add pin constraint /g39259/B C1
For sender domain g35378:Y(n_6722) --  u1_slt6_reg_b2_b[bit_clk_pad_i] 1
===================690=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g37901 [AOI22X1 @ clk_i]:B1(pi:in_slt_443) ===> g37172 [NAND2X1 @ clk_i]:A(n_3898) ===> g36086 [MX2X1 @ clk_i]:B(n_6453) ===> g31185 [MX2X1 @ clk_i]:A(n_6501) ===> u11_mem_reg_b1_b_b1_b[clk_i](n_10555) -- g42969:A

add primary input -internal /g31185/A
add pin constraint /g31185/A C1
add primary input -internal /g31185/B
add pin constraint /g31185/B C0
add primary input -internal /g31185/S0
add pin constraint /g31185/S0 C0
add primary input -internal /g36086/A
add pin constraint /g36086/A C0
add primary input -internal /g36086/B
add pin constraint /g36086/B C1
add primary input -internal /g36086/S0
add pin constraint /g36086/S0 C1
add primary input -internal /g37172/A
add pin constraint /g37172/A C0
add primary input -internal /g37172/B
add pin constraint /g37172/B C1
add primary input -internal /g37901/A1
add pin constraint /g37901/A1 C0
add primary input -internal /g37901/A0
add pin constraint /g37901/A0 C0
add primary input -internal /g37901/B0
add pin constraint /g37901/B0 C1
add pin constraint /g37901/B1 C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================691=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g37901 [AOI22X1 @ clk_i]:B1(pi:in_slt_443) ===> g37172 [NAND2X1 @ clk_i]:A(n_3898) ===> g36106 [MX2X1 @ clk_i]:B(n_6453) ===> g31209 [MX2X1 @ clk_i]:A(n_6455) ===> u11_mem_reg_b2_b_b1_b[clk_i](n_10840) -- g42322:A

add primary input -internal /g31209/A
add pin constraint /g31209/A C1
add primary input -internal /g31209/B
add pin constraint /g31209/B C0
add primary input -internal /g31209/S0
add pin constraint /g31209/S0 C0
add primary input -internal /g36106/A
add pin constraint /g36106/A C0
add primary input -internal /g36106/B
add pin constraint /g36106/B C1
add primary input -internal /g36106/S0
add pin constraint /g36106/S0 C1
add primary input -internal /g37172/A
add pin constraint /g37172/A C0
add primary input -internal /g37172/B
add pin constraint /g37172/B C1
add primary input -internal /g37901/A1
add pin constraint /g37901/A1 C0
add primary input -internal /g37901/A0
add pin constraint /g37901/A0 C0
add primary input -internal /g37901/B0
add pin constraint /g37901/B0 C1
add pin constraint /g37901/B1 C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================692=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g37901 [AOI22X1 @ clk_i]:B1(pi:in_slt_443) ===> g37172 [NAND2X1 @ clk_i]:A(n_3898) ===> g36128 [MX2X1 @ clk_i]:A(n_6453) ===> g31232 [MX2X1 @ clk_i]:A(n_6414) ===> u11_mem_reg_b3_b_b1_b[clk_i](n_10455) -- g42335:A

add primary input -internal /g31232/A
add pin constraint /g31232/A C1
add primary input -internal /g31232/B
add pin constraint /g31232/B C0
add primary input -internal /g31232/S0
add pin constraint /g31232/S0 C0
add primary input -internal /g36128/A
add pin constraint /g36128/A C1
add primary input -internal /g36128/B
add pin constraint /g36128/B C0
add primary input -internal /g36128/S0
add pin constraint /g36128/S0 C0
add primary input -internal /g37172/A
add pin constraint /g37172/A C0
add primary input -internal /g37172/B
add pin constraint /g37172/B C1
add primary input -internal /g37901/A1
add pin constraint /g37901/A1 C0
add primary input -internal /g37901/A0
add pin constraint /g37901/A0 C0
add primary input -internal /g37901/B0
add pin constraint /g37901/B0 C1
add pin constraint /g37901/B1 C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================693=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g37901 [AOI22X1 @ clk_i]:B1(pi:in_slt_443) ===> g37172 [NAND2X1 @ clk_i]:A(n_3898) ===> g36152 [MX2X1 @ clk_i]:B(n_6453) ===> g31301 [MX2X1 @ clk_i]:A(n_6389) ===> u11_mem_reg_b0_b_b1_b[clk_i](n_10812) -- g42552:A

add primary input -internal /g31301/A
add pin constraint /g31301/A C1
add primary input -internal /g31301/B
add pin constraint /g31301/B C0
add primary input -internal /g31301/S0
add pin constraint /g31301/S0 C0
add primary input -internal /g36152/A
add pin constraint /g36152/A C0
add primary input -internal /g36152/B
add pin constraint /g36152/B C1
add primary input -internal /g36152/S0
add pin constraint /g36152/S0 C1
add primary input -internal /g37172/A
add pin constraint /g37172/A C0
add primary input -internal /g37172/B
add pin constraint /g37172/B C1
add primary input -internal /g37901/A1
add pin constraint /g37901/A1 C0
add primary input -internal /g37901/A0
add pin constraint /g37901/A0 C0
add primary input -internal /g37901/B0
add pin constraint /g37901/B0 C1
add pin constraint /g37901/B1 C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================694=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g39286 [NAND2X1 @ clk_i]:B(pi:in_slt_443) ===> g37177 [NAND2X1 @ clk_i]:B(n_2329) ===> g36089 [MX2X1 @ clk_i]:B(n_6444) ===> g31187 [MX2X1 @ clk_i]:A(n_6493) ===> u11_mem_reg_b1_b_b3_b[clk_i](n_10552) -- g42786:A

add primary input -internal /g31187/A
add pin constraint /g31187/A C1
add primary input -internal /g31187/B
add pin constraint /g31187/B C0
add primary input -internal /g31187/S0
add pin constraint /g31187/S0 C0
add primary input -internal /g36089/A
add pin constraint /g36089/A C0
add primary input -internal /g36089/B
add pin constraint /g36089/B C1
add primary input -internal /g36089/S0
add pin constraint /g36089/S0 C1
add primary input -internal /g37177/A
add pin constraint /g37177/A C1
add primary input -internal /g37177/B
add pin constraint /g37177/B C0
add primary input -internal /g39286/A
add pin constraint /g39286/A C1
add pin constraint /g39286/B C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================695=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g39286 [NAND2X1 @ clk_i]:B(pi:in_slt_443) ===> g37177 [NAND2X1 @ clk_i]:B(n_2329) ===> g36114 [MX2X1 @ clk_i]:B(n_6444) ===> g31215 [MX2X1 @ clk_i]:A(n_6446) ===> u11_mem_reg_b2_b_b3_b[clk_i](n_10501) -- g43084:A

add primary input -internal /g31215/A
add pin constraint /g31215/A C1
add primary input -internal /g31215/B
add pin constraint /g31215/B C0
add primary input -internal /g31215/S0
add pin constraint /g31215/S0 C0
add primary input -internal /g36114/A
add pin constraint /g36114/A C0
add primary input -internal /g36114/B
add pin constraint /g36114/B C1
add primary input -internal /g36114/S0
add pin constraint /g36114/S0 C1
add primary input -internal /g37177/A
add pin constraint /g37177/A C1
add primary input -internal /g37177/B
add pin constraint /g37177/B C0
add primary input -internal /g39286/A
add pin constraint /g39286/A C1
add pin constraint /g39286/B C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================696=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g39286 [NAND2X1 @ clk_i]:B(pi:in_slt_443) ===> g37177 [NAND2X1 @ clk_i]:B(n_2329) ===> g36126 [MX2X1 @ clk_i]:A(n_6444) ===> g31238 [MX2X1 @ clk_i]:A(n_6418) ===> u11_mem_reg_b3_b_b3_b[clk_i](n_10453) -- g42447:A

add primary input -internal /g31238/A
add pin constraint /g31238/A C1
add primary input -internal /g31238/B
add pin constraint /g31238/B C0
add primary input -internal /g31238/S0
add pin constraint /g31238/S0 C0
add primary input -internal /g36126/A
add pin constraint /g36126/A C1
add primary input -internal /g36126/B
add pin constraint /g36126/B C0
add primary input -internal /g36126/S0
add pin constraint /g36126/S0 C0
add primary input -internal /g37177/A
add pin constraint /g37177/A C1
add primary input -internal /g37177/B
add pin constraint /g37177/B C0
add primary input -internal /g39286/A
add pin constraint /g39286/A C1
add pin constraint /g39286/B C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================697=================
g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] ===> g39286 [NAND2X1 @ clk_i]:B(pi:in_slt_443) ===> g37177 [NAND2X1 @ clk_i]:B(n_2329) ===> g36173 [MX2X1 @ clk_i]:B(n_6444) ===> g31324 [MX2X1 @ clk_i]:A(n_6356) ===> u11_mem_reg_b0_b_b3_b[clk_i](n_10425) -- g42664:A

add primary input -internal /g31324/A
add pin constraint /g31324/A C1
add primary input -internal /g31324/B
add pin constraint /g31324/B C0
add primary input -internal /g31324/S0
add pin constraint /g31324/S0 C0
add primary input -internal /g36173/A
add pin constraint /g36173/A C0
add primary input -internal /g36173/B
add pin constraint /g36173/B C1
add primary input -internal /g36173/S0
add pin constraint /g36173/S0 C1
add primary input -internal /g37177/A
add pin constraint /g37177/A C1
add primary input -internal /g37177/B
add pin constraint /g37177/B C0
add primary input -internal /g39286/A
add pin constraint /g39286/A C1
add pin constraint /g39286/B C1
For sender domain g35379:Y(n_6721) --  u1_slt6_reg_b3_b[bit_clk_pad_i] 1
===================698=================
g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] ===> g39634 [NAND2X1 @ clk_i]:B(pi:in_slt6) ===> g37163 [NAND2X1 @ clk_i]:B(n_2273) ===> g36054 [MX2X1 @ clk_i]:A(n_6521) ===> g31222 [MX2X1 @ clk_i]:A(n_6555) ===> u11_mem_reg_b3_b_b0_b[clk_i](n_10472) -- g42952:A

add primary input -internal /g31222/A
add pin constraint /g31222/A C1
add primary input -internal /g31222/B
add pin constraint /g31222/B C0
add primary input -internal /g31222/S0
add pin constraint /g31222/S0 C0
add primary input -internal /g36054/A
add pin constraint /g36054/A C1
add primary input -internal /g36054/B
add pin constraint /g36054/B C0
add primary input -internal /g36054/S0
add pin constraint /g36054/S0 C0
add primary input -internal /g37163/A
add pin constraint /g37163/A C1
add primary input -internal /g37163/B
add pin constraint /g37163/B C0
add primary input -internal /g39634/A
add pin constraint /g39634/A C1
add pin constraint /g39634/B C1
For sender domain g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] 1
===================699=================
g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] ===> g39634 [NAND2X1 @ clk_i]:B(pi:in_slt6) ===> g37163 [NAND2X1 @ clk_i]:B(n_2273) ===> g36073 [MX2X1 @ clk_i]:B(n_6521) ===> g31176 [MX2X1 @ clk_i]:A(n_6523) ===> u11_mem_reg_b1_b_b0_b[clk_i](n_10563) -- g42165:A

add primary input -internal /g31176/A
add pin constraint /g31176/A C1
add primary input -internal /g31176/B
add pin constraint /g31176/B C0
add primary input -internal /g31176/S0
add pin constraint /g31176/S0 C0
add primary input -internal /g36073/A
add pin constraint /g36073/A C0
add primary input -internal /g36073/B
add pin constraint /g36073/B C1
add primary input -internal /g36073/S0
add pin constraint /g36073/S0 C1
add primary input -internal /g37163/A
add pin constraint /g37163/A C1
add primary input -internal /g37163/B
add pin constraint /g37163/B C0
add primary input -internal /g39634/A
add pin constraint /g39634/A C1
add pin constraint /g39634/B C1
For sender domain g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] 1
===================700=================
g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] ===> g39634 [NAND2X1 @ clk_i]:B(pi:in_slt6) ===> g37163 [NAND2X1 @ clk_i]:B(n_2273) ===> g36095 [MX2X1 @ clk_i]:B(n_6521) ===> g31195 [MX2X1 @ clk_i]:A(n_6481) ===> u11_mem_reg_b2_b_b0_b[clk_i](n_10542) -- g39677:A

add primary input -internal /g31195/A
add pin constraint /g31195/A C1
add primary input -internal /g31195/B
add pin constraint /g31195/B C0
add primary input -internal /g31195/S0
add pin constraint /g31195/S0 C0
add primary input -internal /g36095/A
add pin constraint /g36095/A C0
add primary input -internal /g36095/B
add pin constraint /g36095/B C1
add primary input -internal /g36095/S0
add pin constraint /g36095/S0 C1
add primary input -internal /g37163/A
add pin constraint /g37163/A C1
add primary input -internal /g37163/B
add pin constraint /g37163/B C0
add primary input -internal /g39634/A
add pin constraint /g39634/A C1
add pin constraint /g39634/B C1
For sender domain g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] 1
===================701=================
g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] ===> g39634 [NAND2X1 @ clk_i]:B(pi:in_slt6) ===> g37163 [NAND2X1 @ clk_i]:B(n_2273) ===> g36159 [MX2X1 @ clk_i]:B(n_6521) ===> g31285 [MX2X1 @ clk_i]:A(n_6378) ===> u11_mem_reg_b0_b_b0_b[clk_i](n_10821) -- g42124:A

add primary input -internal /g31285/A
add pin constraint /g31285/A C1
add primary input -internal /g31285/B
add pin constraint /g31285/B C0
add primary input -internal /g31285/S0
add pin constraint /g31285/S0 C0
add primary input -internal /g36159/A
add pin constraint /g36159/A C0
add primary input -internal /g36159/B
add pin constraint /g36159/B C1
add primary input -internal /g36159/S0
add pin constraint /g36159/S0 C1
add primary input -internal /g37163/A
add pin constraint /g37163/A C1
add primary input -internal /g37163/B
add pin constraint /g37163/B C0
add primary input -internal /g39634/A
add pin constraint /g39634/A C1
add pin constraint /g39634/B C1
For sender domain g35376:Y(n_6724) --  u1_slt6_reg_b0_b[bit_clk_pad_i] 1
===================702=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g37902 [AOI22X1 @ clk_i]:B1(pi:in_slt_421) ===> g37173 [NAND2X1 @ clk_i]:A(n_2511) ===> g35979 [MX2X1 @ clk_i]:B(n_6008) ===> g31095 [MX2X1 @ clk_i]:A(n_6029) ===> u10_mem_reg_b2_b_b1_b[clk_i](n_10652) -- g42164:A

add primary input -internal /g31095/A
add pin constraint /g31095/A C1
add primary input -internal /g31095/B
add pin constraint /g31095/B C0
add primary input -internal /g31095/S0
add pin constraint /g31095/S0 C0
add primary input -internal /g35979/A
add pin constraint /g35979/A C0
add primary input -internal /g35979/B
add pin constraint /g35979/B C1
add primary input -internal /g35979/S0
add pin constraint /g35979/S0 C1
add primary input -internal /g37173/A
add pin constraint /g37173/A C0
add primary input -internal /g37173/B
add pin constraint /g37173/B C1
add primary input -internal /g37902/A1
add pin constraint /g37902/A1 C0
add primary input -internal /g37902/A0
add pin constraint /g37902/A0 C0
add primary input -internal /g37902/B0
add pin constraint /g37902/B0 C1
add pin constraint /g37902/B1 C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================703=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g37902 [AOI22X1 @ clk_i]:B1(pi:in_slt_421) ===> g37173 [NAND2X1 @ clk_i]:A(n_2511) ===> g36036 [MX2X1 @ clk_i]:A(n_6008) ===> g31167 [MX2X1 @ clk_i]:A(n_6009) ===> u10_mem_reg_b3_b_b1_b[clk_i](n_10223) -- g42597:A

add primary input -internal /g31167/A
add pin constraint /g31167/A C1
add primary input -internal /g31167/B
add pin constraint /g31167/B C0
add primary input -internal /g31167/S0
add pin constraint /g31167/S0 C0
add primary input -internal /g36036/A
add pin constraint /g36036/A C1
add primary input -internal /g36036/B
add pin constraint /g36036/B C0
add primary input -internal /g36036/S0
add pin constraint /g36036/S0 C0
add primary input -internal /g37173/A
add pin constraint /g37173/A C0
add primary input -internal /g37173/B
add pin constraint /g37173/B C1
add primary input -internal /g37902/A1
add pin constraint /g37902/A1 C0
add primary input -internal /g37902/A0
add pin constraint /g37902/A0 C0
add primary input -internal /g37902/B0
add pin constraint /g37902/B0 C1
add pin constraint /g37902/B1 C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================704=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g37902 [AOI22X1 @ clk_i]:B1(pi:in_slt_421) ===> g37173 [NAND2X1 @ clk_i]:A(n_2511) ===> g36112 [MX2X1 @ clk_i]:B(n_6008) ===> g31213 [MX2X1 @ clk_i]:A(n_5971) ===> u10_mem_reg_b1_b_b1_b[clk_i](n_10187) -- g39264:A

add primary input -internal /g31213/A
add pin constraint /g31213/A C1
add primary input -internal /g31213/B
add pin constraint /g31213/B C0
add primary input -internal /g31213/S0
add pin constraint /g31213/S0 C0
add primary input -internal /g36112/A
add pin constraint /g36112/A C0
add primary input -internal /g36112/B
add pin constraint /g36112/B C1
add primary input -internal /g36112/S0
add pin constraint /g36112/S0 C1
add primary input -internal /g37173/A
add pin constraint /g37173/A C0
add primary input -internal /g37173/B
add pin constraint /g37173/B C1
add primary input -internal /g37902/A1
add pin constraint /g37902/A1 C0
add primary input -internal /g37902/A0
add pin constraint /g37902/A0 C0
add primary input -internal /g37902/B0
add pin constraint /g37902/B0 C1
add pin constraint /g37902/B1 C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================705=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g37902 [AOI22X1 @ clk_i]:B1(pi:in_slt_421) ===> g37173 [NAND2X1 @ clk_i]:A(n_2511) ===> g36171 [MX2X1 @ clk_i]:B(n_6008) ===> g31302 [MX2X1 @ clk_i]:A(n_5950) ===> u10_mem_reg_b0_b_b1_b[clk_i](n_10446) -- g42976:A

add primary input -internal /g31302/A
add pin constraint /g31302/A C1
add primary input -internal /g31302/B
add pin constraint /g31302/B C0
add primary input -internal /g31302/S0
add pin constraint /g31302/S0 C0
add primary input -internal /g36171/A
add pin constraint /g36171/A C0
add primary input -internal /g36171/B
add pin constraint /g36171/B C1
add primary input -internal /g36171/S0
add pin constraint /g36171/S0 C1
add primary input -internal /g37173/A
add pin constraint /g37173/A C0
add primary input -internal /g37173/B
add pin constraint /g37173/B C1
add primary input -internal /g37902/A1
add pin constraint /g37902/A1 C0
add primary input -internal /g37902/A0
add pin constraint /g37902/A0 C0
add primary input -internal /g37902/B0
add pin constraint /g37902/B0 C1
add pin constraint /g37902/B1 C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================706=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g39815 [NAND2X1 @ clk_i]:B(pi:in_slt_421) ===> g37138 [NAND2X1 @ clk_i]:B(n_1901) ===> g36002 [MX2X1 @ clk_i]:B(n_6576) ===> g31125 [MX2X1 @ clk_i]:A(n_6634) ===> u10_mem_reg_b2_b_b3_b[clk_i](n_10276) -- g42916:A

add primary input -internal /g31125/A
add pin constraint /g31125/A C1
add primary input -internal /g31125/B
add pin constraint /g31125/B C0
add primary input -internal /g31125/S0
add pin constraint /g31125/S0 C0
add primary input -internal /g36002/A
add pin constraint /g36002/A C0
add primary input -internal /g36002/B
add pin constraint /g36002/B C1
add primary input -internal /g36002/S0
add pin constraint /g36002/S0 C1
add primary input -internal /g37138/A
add pin constraint /g37138/A C1
add primary input -internal /g37138/B
add pin constraint /g37138/B C0
add primary input -internal /g39815/A
add pin constraint /g39815/A C1
add pin constraint /g39815/B C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================707=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g39815 [NAND2X1 @ clk_i]:B(pi:in_slt_421) ===> g37138 [NAND2X1 @ clk_i]:B(n_1901) ===> g36040 [MX2X1 @ clk_i]:A(n_6576) ===> g31169 [MX2X1 @ clk_i]:A(n_6577) ===> u10_mem_reg_b3_b_b3_b[clk_i](n_10566) -- g41981:A

add primary input -internal /g31169/A
add pin constraint /g31169/A C1
add primary input -internal /g31169/B
add pin constraint /g31169/B C0
add primary input -internal /g31169/S0
add pin constraint /g31169/S0 C0
add primary input -internal /g36040/A
add pin constraint /g36040/A C1
add primary input -internal /g36040/B
add pin constraint /g36040/B C0
add primary input -internal /g36040/S0
add pin constraint /g36040/S0 C0
add primary input -internal /g37138/A
add pin constraint /g37138/A C1
add primary input -internal /g37138/B
add pin constraint /g37138/B C0
add primary input -internal /g39815/A
add pin constraint /g39815/A C1
add pin constraint /g39815/B C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================708=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g39815 [NAND2X1 @ clk_i]:B(pi:in_slt_421) ===> g37138 [NAND2X1 @ clk_i]:B(n_1901) ===> g36127 [MX2X1 @ clk_i]:B(n_6576) ===> g31233 [MX2X1 @ clk_i]:A(n_6416) ===> u10_mem_reg_b1_b_b3_b[clk_i](n_10184) -- g41894:A

add primary input -internal /g31233/A
add pin constraint /g31233/A C1
add primary input -internal /g31233/B
add pin constraint /g31233/B C0
add primary input -internal /g31233/S0
add pin constraint /g31233/S0 C0
add primary input -internal /g36127/A
add pin constraint /g36127/A C0
add primary input -internal /g36127/B
add pin constraint /g36127/B C1
add primary input -internal /g36127/S0
add pin constraint /g36127/S0 C1
add primary input -internal /g37138/A
add pin constraint /g37138/A C1
add primary input -internal /g37138/B
add pin constraint /g37138/B C0
add primary input -internal /g39815/A
add pin constraint /g39815/A C1
add pin constraint /g39815/B C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================709=================
g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] ===> g39815 [NAND2X1 @ clk_i]:B(pi:in_slt_421) ===> g37138 [NAND2X1 @ clk_i]:B(n_1901) ===> g36181 [MX2X1 @ clk_i]:B(n_6576) ===> g31339 [MX2X1 @ clk_i]:A(n_6340) ===> u10_mem_reg_b0_b_b3_b[clk_i](n_10124) -- g42907:A

add primary input -internal /g31339/A
add pin constraint /g31339/A C1
add primary input -internal /g31339/B
add pin constraint /g31339/B C0
add primary input -internal /g31339/S0
add pin constraint /g31339/S0 C0
add primary input -internal /g36181/A
add pin constraint /g36181/A C0
add primary input -internal /g36181/B
add pin constraint /g36181/B C1
add primary input -internal /g36181/S0
add pin constraint /g36181/S0 C1
add primary input -internal /g37138/A
add pin constraint /g37138/A C1
add primary input -internal /g37138/B
add pin constraint /g37138/B C0
add primary input -internal /g39815/A
add pin constraint /g39815/A C1
add pin constraint /g39815/B C1
For sender domain g35374:Y(n_6725) --  u1_slt4_reg_b3_b[bit_clk_pad_i] 1
===================710=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g37667 [AOI22X1 @ clk_i]:A0(pi:in_slt_399) ===> g37151 [NAND2X1 @ clk_i]:A(n_4618) ===> g35989 [MX2X1 @ clk_i]:B(n_6891) ===> g31108 [MX2X1 @ clk_i]:A(n_6948) ===> u9_mem_reg_b1_b_b3_b[clk_i](n_10299) -- g42803:A

add primary input -internal /g31108/A
add pin constraint /g31108/A C1
add primary input -internal /g31108/B
add pin constraint /g31108/B C0
add primary input -internal /g31108/S0
add pin constraint /g31108/S0 C0
add primary input -internal /g35989/A
add pin constraint /g35989/A C0
add primary input -internal /g35989/B
add pin constraint /g35989/B C1
add primary input -internal /g35989/S0
add pin constraint /g35989/S0 C1
add primary input -internal /g37151/A
add pin constraint /g37151/A C0
add primary input -internal /g37151/B
add pin constraint /g37151/B C1
add primary input -internal /g37667/A1
add pin constraint /g37667/A1 C1
add pin constraint /g37667/A0 C1
add primary input -internal /g37667/B0
add pin constraint /g37667/B0 C0
add primary input -internal /g37667/B1
add pin constraint /g37667/B1 C0
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================711=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g37667 [AOI22X1 @ clk_i]:A0(pi:in_slt_399) ===> g37151 [NAND2X1 @ clk_i]:A(n_4618) ===> g36051 [MX2X1 @ clk_i]:A(n_6891) ===> g31149 [MX2X1 @ clk_i]:A(n_6892) ===> u9_mem_reg_b3_b_b3_b[clk_i](n_10245) -- g42486:A

add primary input -internal /g31149/A
add pin constraint /g31149/A C1
add primary input -internal /g31149/B
add pin constraint /g31149/B C0
add primary input -internal /g31149/S0
add pin constraint /g31149/S0 C0
add primary input -internal /g36051/A
add pin constraint /g36051/A C1
add primary input -internal /g36051/B
add pin constraint /g36051/B C0
add primary input -internal /g36051/S0
add pin constraint /g36051/S0 C0
add primary input -internal /g37151/A
add pin constraint /g37151/A C0
add primary input -internal /g37151/B
add pin constraint /g37151/B C1
add primary input -internal /g37667/A1
add pin constraint /g37667/A1 C1
add pin constraint /g37667/A0 C1
add primary input -internal /g37667/B0
add pin constraint /g37667/B0 C0
add primary input -internal /g37667/B1
add pin constraint /g37667/B1 C0
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================712=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g37667 [AOI22X1 @ clk_i]:A0(pi:in_slt_399) ===> g37151 [NAND2X1 @ clk_i]:A(n_4618) ===> g36052 [MX2X1 @ clk_i]:B(n_6891) ===> g31128 [MX2X1 @ clk_i]:A(n_6889) ===> u9_mem_reg_b2_b_b3_b[clk_i](n_10272) -- g42375:A

add primary input -internal /g31128/A
add pin constraint /g31128/A C1
add primary input -internal /g31128/B
add pin constraint /g31128/B C0
add primary input -internal /g31128/S0
add pin constraint /g31128/S0 C0
add primary input -internal /g36052/A
add pin constraint /g36052/A C0
add primary input -internal /g36052/B
add pin constraint /g36052/B C1
add primary input -internal /g36052/S0
add pin constraint /g36052/S0 C1
add primary input -internal /g37151/A
add pin constraint /g37151/A C0
add primary input -internal /g37151/B
add pin constraint /g37151/B C1
add primary input -internal /g37667/A1
add pin constraint /g37667/A1 C1
add pin constraint /g37667/A0 C1
add primary input -internal /g37667/B0
add pin constraint /g37667/B0 C0
add primary input -internal /g37667/B1
add pin constraint /g37667/B1 C0
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================713=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g37667 [AOI22X1 @ clk_i]:A0(pi:in_slt_399) ===> g37151 [NAND2X1 @ clk_i]:A(n_4618) ===> g36143 [MX2X1 @ clk_i]:B(n_6891) ===> g31270 [MX2X1 @ clk_i]:A(n_6858) ===> u9_mem_reg_b0_b_b3_b[clk_i](n_10148) -- g42762:A

add primary input -internal /g31270/A
add pin constraint /g31270/A C1
add primary input -internal /g31270/B
add pin constraint /g31270/B C0
add primary input -internal /g31270/S0
add pin constraint /g31270/S0 C0
add primary input -internal /g36143/A
add pin constraint /g36143/A C0
add primary input -internal /g36143/B
add pin constraint /g36143/B C1
add primary input -internal /g36143/S0
add pin constraint /g36143/S0 C1
add primary input -internal /g37151/A
add pin constraint /g37151/A C0
add primary input -internal /g37151/B
add pin constraint /g37151/B C1
add primary input -internal /g37667/A1
add pin constraint /g37667/A1 C1
add pin constraint /g37667/A0 C1
add primary input -internal /g37667/B0
add pin constraint /g37667/B0 C0
add primary input -internal /g37667/B1
add pin constraint /g37667/B1 C0
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================714=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g39230 [NAND2X1 @ clk_i]:A(pi:in_slt_399) ===> g37140 [NAND2X1 @ clk_i]:B(n_3351) ===> g35988 [MX2X1 @ clk_i]:B(n_6920) ===> g31105 [MX2X1 @ clk_i]:A(n_6950) ===> u9_mem_reg_b1_b_b1_b[clk_i](n_10302) -- g42128:A

add primary input -internal /g31105/A
add pin constraint /g31105/A C1
add primary input -internal /g31105/B
add pin constraint /g31105/B C0
add primary input -internal /g31105/S0
add pin constraint /g31105/S0 C0
add primary input -internal /g35988/A
add pin constraint /g35988/A C0
add primary input -internal /g35988/B
add pin constraint /g35988/B C1
add primary input -internal /g35988/S0
add pin constraint /g35988/S0 C1
add primary input -internal /g37140/A
add pin constraint /g37140/A C1
add primary input -internal /g37140/B
add pin constraint /g37140/B C0
add pin constraint /g39230/A C1
add primary input -internal /g39230/B
add pin constraint /g39230/B C1
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================715=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g39230 [NAND2X1 @ clk_i]:A(pi:in_slt_399) ===> g37140 [NAND2X1 @ clk_i]:B(n_3351) ===> g36016 [MX2X1 @ clk_i]:A(n_6920) ===> g31146 [MX2X1 @ clk_i]:A(n_6921) ===> u9_mem_reg_b3_b_b1_b[clk_i](n_10251) -- g42289:A

add primary input -internal /g31146/A
add pin constraint /g31146/A C1
add primary input -internal /g31146/B
add pin constraint /g31146/B C0
add primary input -internal /g31146/S0
add pin constraint /g31146/S0 C0
add primary input -internal /g36016/A
add pin constraint /g36016/A C1
add primary input -internal /g36016/B
add pin constraint /g36016/B C0
add primary input -internal /g36016/S0
add pin constraint /g36016/S0 C0
add primary input -internal /g37140/A
add pin constraint /g37140/A C1
add primary input -internal /g37140/B
add pin constraint /g37140/B C0
add pin constraint /g39230/A C1
add primary input -internal /g39230/B
add pin constraint /g39230/B C1
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================716=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g39230 [NAND2X1 @ clk_i]:A(pi:in_slt_399) ===> g37140 [NAND2X1 @ clk_i]:B(n_3351) ===> g36065 [MX2X1 @ clk_i]:B(n_6920) ===> g31124 [MX2X1 @ clk_i]:A(n_6882) ===> u9_mem_reg_b2_b_b1_b[clk_i](n_10278) -- g42951:A

add primary input -internal /g31124/A
add pin constraint /g31124/A C1
add primary input -internal /g31124/B
add pin constraint /g31124/B C0
add primary input -internal /g31124/S0
add pin constraint /g31124/S0 C0
add primary input -internal /g36065/A
add pin constraint /g36065/A C0
add primary input -internal /g36065/B
add pin constraint /g36065/B C1
add primary input -internal /g36065/S0
add pin constraint /g36065/S0 C1
add primary input -internal /g37140/A
add pin constraint /g37140/A C1
add primary input -internal /g37140/B
add pin constraint /g37140/B C0
add pin constraint /g39230/A C1
add primary input -internal /g39230/B
add pin constraint /g39230/B C1
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================717=================
g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] ===> g39230 [NAND2X1 @ clk_i]:A(pi:in_slt_399) ===> g37140 [NAND2X1 @ clk_i]:B(n_3351) ===> g36141 [MX2X1 @ clk_i]:B(n_6920) ===> g31256 [MX2X1 @ clk_i]:A(n_6863) ===> u9_mem_reg_b0_b_b1_b[clk_i](n_10165) -- g42678:A

add primary input -internal /g31256/A
add pin constraint /g31256/A C1
add primary input -internal /g31256/B
add pin constraint /g31256/B C0
add primary input -internal /g31256/S0
add pin constraint /g31256/S0 C0
add primary input -internal /g36141/A
add pin constraint /g36141/A C0
add primary input -internal /g36141/B
add pin constraint /g36141/B C1
add primary input -internal /g36141/S0
add pin constraint /g36141/S0 C1
add primary input -internal /g37140/A
add pin constraint /g37140/A C1
add primary input -internal /g37140/B
add pin constraint /g37140/B C0
add pin constraint /g39230/A C1
add primary input -internal /g39230/B
add pin constraint /g39230/B C1
For sender domain g35369:Y(n_6729) --  u1_slt3_reg_b3_b[bit_clk_pad_i] 1
===================718=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g37843 [AOI22X1 @ clk_i]:B1(pi:in_slt_420) ===> g37156 [NAND2X1 @ clk_i]:A(n_2521) ===> g36037 [MX2X1 @ clk_i]:A(n_5997) ===> g31158 [MX2X1 @ clk_i]:A(n_6006) ===> u10_mem_reg_b3_b_b0_b[clk_i](n_10234) -- g42130:A

add primary input -internal /g31158/A
add pin constraint /g31158/A C1
add primary input -internal /g31158/B
add pin constraint /g31158/B C0
add primary input -internal /g31158/S0
add pin constraint /g31158/S0 C0
add primary input -internal /g36037/A
add pin constraint /g36037/A C1
add primary input -internal /g36037/B
add pin constraint /g36037/B C0
add primary input -internal /g36037/S0
add pin constraint /g36037/S0 C0
add primary input -internal /g37156/A
add pin constraint /g37156/A C0
add primary input -internal /g37156/B
add pin constraint /g37156/B C1
add primary input -internal /g37843/A1
add pin constraint /g37843/A1 C0
add primary input -internal /g37843/A0
add pin constraint /g37843/A0 C0
add primary input -internal /g37843/B0
add pin constraint /g37843/B0 C1
add pin constraint /g37843/B1 C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================719=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g37843 [AOI22X1 @ clk_i]:B1(pi:in_slt_420) ===> g37156 [NAND2X1 @ clk_i]:A(n_2521) ===> g36050 [MX2X1 @ clk_i]:B(n_5997) ===> g31085 [MX2X1 @ clk_i]:A(n_5999) ===> u10_mem_reg_b2_b_b0_b[clk_i](n_10326) -- g43090:A

add primary input -internal /g31085/A
add pin constraint /g31085/A C1
add primary input -internal /g31085/B
add pin constraint /g31085/B C0
add primary input -internal /g31085/S0
add pin constraint /g31085/S0 C0
add primary input -internal /g36050/A
add pin constraint /g36050/A C0
add primary input -internal /g36050/B
add pin constraint /g36050/B C1
add primary input -internal /g36050/S0
add pin constraint /g36050/S0 C1
add primary input -internal /g37156/A
add pin constraint /g37156/A C0
add primary input -internal /g37156/B
add pin constraint /g37156/B C1
add primary input -internal /g37843/A1
add pin constraint /g37843/A1 C0
add primary input -internal /g37843/A0
add pin constraint /g37843/A0 C0
add primary input -internal /g37843/B0
add pin constraint /g37843/B0 C1
add pin constraint /g37843/B1 C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================720=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g37843 [AOI22X1 @ clk_i]:B1(pi:in_slt_420) ===> g37156 [NAND2X1 @ clk_i]:A(n_2521) ===> g36094 [MX2X1 @ clk_i]:B(n_5997) ===> g31193 [MX2X1 @ clk_i]:A(n_5982) ===> u10_mem_reg_b1_b_b0_b[clk_i](n_10544) -- g42235:A

add primary input -internal /g31193/A
add pin constraint /g31193/A C1
add primary input -internal /g31193/B
add pin constraint /g31193/B C0
add primary input -internal /g31193/S0
add pin constraint /g31193/S0 C0
add primary input -internal /g36094/A
add pin constraint /g36094/A C0
add primary input -internal /g36094/B
add pin constraint /g36094/B C1
add primary input -internal /g36094/S0
add pin constraint /g36094/S0 C1
add primary input -internal /g37156/A
add pin constraint /g37156/A C0
add primary input -internal /g37156/B
add pin constraint /g37156/B C1
add primary input -internal /g37843/A1
add pin constraint /g37843/A1 C0
add primary input -internal /g37843/A0
add pin constraint /g37843/A0 C0
add primary input -internal /g37843/B0
add pin constraint /g37843/B0 C1
add pin constraint /g37843/B1 C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================721=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g37843 [AOI22X1 @ clk_i]:B1(pi:in_slt_420) ===> g37156 [NAND2X1 @ clk_i]:A(n_2521) ===> g36154 [MX2X1 @ clk_i]:B(n_5997) ===> g31280 [MX2X1 @ clk_i]:A(n_5960) ===> u10_mem_reg_b0_b_b0_b[clk_i](n_10138) -- g42437:A

add primary input -internal /g31280/A
add pin constraint /g31280/A C1
add primary input -internal /g31280/B
add pin constraint /g31280/B C0
add primary input -internal /g31280/S0
add pin constraint /g31280/S0 C0
add primary input -internal /g36154/A
add pin constraint /g36154/A C0
add primary input -internal /g36154/B
add pin constraint /g36154/B C1
add primary input -internal /g36154/S0
add pin constraint /g36154/S0 C1
add primary input -internal /g37156/A
add pin constraint /g37156/A C0
add primary input -internal /g37156/B
add pin constraint /g37156/B C1
add primary input -internal /g37843/A1
add pin constraint /g37843/A1 C0
add primary input -internal /g37843/A0
add pin constraint /g37843/A0 C0
add primary input -internal /g37843/B0
add pin constraint /g37843/B0 C1
add pin constraint /g37843/B1 C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================722=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g39533 [NAND2X1 @ clk_i]:B(pi:in_slt_420) ===> g37184 [NAND2X1 @ clk_i]:B(n_2290) ===> g35990 [MX2X1 @ clk_i]:B(n_6579) ===> g31106 [MX2X1 @ clk_i]:A(n_6653) ===> u10_mem_reg_b2_b_b2_b[clk_i](n_10301) -- g42123:A

add primary input -internal /g31106/A
add pin constraint /g31106/A C1
add primary input -internal /g31106/B
add pin constraint /g31106/B C0
add primary input -internal /g31106/S0
add pin constraint /g31106/S0 C0
add primary input -internal /g35990/A
add pin constraint /g35990/A C0
add primary input -internal /g35990/B
add pin constraint /g35990/B C1
add primary input -internal /g35990/S0
add pin constraint /g35990/S0 C1
add primary input -internal /g37184/A
add pin constraint /g37184/A C1
add primary input -internal /g37184/B
add pin constraint /g37184/B C0
add primary input -internal /g39533/A
add pin constraint /g39533/A C1
add pin constraint /g39533/B C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================723=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g39533 [NAND2X1 @ clk_i]:B(pi:in_slt_420) ===> g37184 [NAND2X1 @ clk_i]:B(n_2290) ===> g36039 [MX2X1 @ clk_i]:A(n_6579) ===> g31168 [MX2X1 @ clk_i]:A(n_6580) ===> u10_mem_reg_b3_b_b2_b[clk_i](n_10567) -- g42575:A

add primary input -internal /g31168/A
add pin constraint /g31168/A C1
add primary input -internal /g31168/B
add pin constraint /g31168/B C0
add primary input -internal /g31168/S0
add pin constraint /g31168/S0 C0
add primary input -internal /g36039/A
add pin constraint /g36039/A C1
add primary input -internal /g36039/B
add pin constraint /g36039/B C0
add primary input -internal /g36039/S0
add pin constraint /g36039/S0 C0
add primary input -internal /g37184/A
add pin constraint /g37184/A C1
add primary input -internal /g37184/B
add pin constraint /g37184/B C0
add primary input -internal /g39533/A
add pin constraint /g39533/A C1
add pin constraint /g39533/B C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================724=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g39533 [NAND2X1 @ clk_i]:B(pi:in_slt_420) ===> g37184 [NAND2X1 @ clk_i]:B(n_2290) ===> g36071 [MX2X1 @ clk_i]:B(n_6579) ===> g31231 [MX2X1 @ clk_i]:A(n_6527) ===> u10_mem_reg_b1_b_b2_b[clk_i](n_10185) -- g42249:A

add primary input -internal /g31231/A
add pin constraint /g31231/A C1
add primary input -internal /g31231/B
add pin constraint /g31231/B C0
add primary input -internal /g31231/S0
add pin constraint /g31231/S0 C0
add primary input -internal /g36071/A
add pin constraint /g36071/A C0
add primary input -internal /g36071/B
add pin constraint /g36071/B C1
add primary input -internal /g36071/S0
add pin constraint /g36071/S0 C1
add primary input -internal /g37184/A
add pin constraint /g37184/A C1
add primary input -internal /g37184/B
add pin constraint /g37184/B C0
add primary input -internal /g39533/A
add pin constraint /g39533/A C1
add pin constraint /g39533/B C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================725=================
g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] ===> g39533 [NAND2X1 @ clk_i]:B(pi:in_slt_420) ===> g37184 [NAND2X1 @ clk_i]:B(n_2290) ===> g36180 [MX2X1 @ clk_i]:B(n_6579) ===> g31336 [MX2X1 @ clk_i]:A(n_6343) ===> u10_mem_reg_b0_b_b2_b[clk_i](n_10412) -- g41893:A

add primary input -internal /g31336/A
add pin constraint /g31336/A C1
add primary input -internal /g31336/B
add pin constraint /g31336/B C0
add primary input -internal /g31336/S0
add pin constraint /g31336/S0 C0
add primary input -internal /g36180/A
add pin constraint /g36180/A C0
add primary input -internal /g36180/B
add pin constraint /g36180/B C1
add primary input -internal /g36180/S0
add pin constraint /g36180/S0 C1
add primary input -internal /g37184/A
add pin constraint /g37184/A C1
add primary input -internal /g37184/B
add pin constraint /g37184/B C0
add primary input -internal /g39533/A
add pin constraint /g39533/A C1
add pin constraint /g39533/B C1
For sender domain g35373:Y(n_6726) --  u1_slt4_reg_b2_b[bit_clk_pad_i] 1
===================726=================
g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] ===> g39870 [NAND2X1 @ clk_i]:B(pi:in_slt4) ===> g37156 [NAND2X1 @ clk_i]:B(n_2236) ===> g36037 [MX2X1 @ clk_i]:A(n_5997) ===> g31158 [MX2X1 @ clk_i]:A(n_6006) ===> u10_mem_reg_b3_b_b0_b[clk_i](n_10234) -- g42130:A

add primary input -internal /g31158/A
add pin constraint /g31158/A C1
add primary input -internal /g31158/B
add pin constraint /g31158/B C0
add primary input -internal /g31158/S0
add pin constraint /g31158/S0 C0
add primary input -internal /g36037/A
add pin constraint /g36037/A C1
add primary input -internal /g36037/B
add pin constraint /g36037/B C0
add primary input -internal /g36037/S0
add pin constraint /g36037/S0 C0
add primary input -internal /g37156/A
add pin constraint /g37156/A C1
add primary input -internal /g37156/B
add pin constraint /g37156/B C0
add primary input -internal /g39870/A
add pin constraint /g39870/A C1
add pin constraint /g39870/B C1
For sender domain g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] 1
===================727=================
g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] ===> g39870 [NAND2X1 @ clk_i]:B(pi:in_slt4) ===> g37156 [NAND2X1 @ clk_i]:B(n_2236) ===> g36050 [MX2X1 @ clk_i]:B(n_5997) ===> g31085 [MX2X1 @ clk_i]:A(n_5999) ===> u10_mem_reg_b2_b_b0_b[clk_i](n_10326) -- g43090:A

add primary input -internal /g31085/A
add pin constraint /g31085/A C1
add primary input -internal /g31085/B
add pin constraint /g31085/B C0
add primary input -internal /g31085/S0
add pin constraint /g31085/S0 C0
add primary input -internal /g36050/A
add pin constraint /g36050/A C0
add primary input -internal /g36050/B
add pin constraint /g36050/B C1
add primary input -internal /g36050/S0
add pin constraint /g36050/S0 C1
add primary input -internal /g37156/A
add pin constraint /g37156/A C1
add primary input -internal /g37156/B
add pin constraint /g37156/B C0
add primary input -internal /g39870/A
add pin constraint /g39870/A C1
add pin constraint /g39870/B C1
For sender domain g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] 1
===================728=================
g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] ===> g39870 [NAND2X1 @ clk_i]:B(pi:in_slt4) ===> g37156 [NAND2X1 @ clk_i]:B(n_2236) ===> g36094 [MX2X1 @ clk_i]:B(n_5997) ===> g31193 [MX2X1 @ clk_i]:A(n_5982) ===> u10_mem_reg_b1_b_b0_b[clk_i](n_10544) -- g42235:A

add primary input -internal /g31193/A
add pin constraint /g31193/A C1
add primary input -internal /g31193/B
add pin constraint /g31193/B C0
add primary input -internal /g31193/S0
add pin constraint /g31193/S0 C0
add primary input -internal /g36094/A
add pin constraint /g36094/A C0
add primary input -internal /g36094/B
add pin constraint /g36094/B C1
add primary input -internal /g36094/S0
add pin constraint /g36094/S0 C1
add primary input -internal /g37156/A
add pin constraint /g37156/A C1
add primary input -internal /g37156/B
add pin constraint /g37156/B C0
add primary input -internal /g39870/A
add pin constraint /g39870/A C1
add pin constraint /g39870/B C1
For sender domain g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] 1
===================729=================
g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] ===> g39870 [NAND2X1 @ clk_i]:B(pi:in_slt4) ===> g37156 [NAND2X1 @ clk_i]:B(n_2236) ===> g36154 [MX2X1 @ clk_i]:B(n_5997) ===> g31280 [MX2X1 @ clk_i]:A(n_5960) ===> u10_mem_reg_b0_b_b0_b[clk_i](n_10138) -- g42437:A

add primary input -internal /g31280/A
add pin constraint /g31280/A C1
add primary input -internal /g31280/B
add pin constraint /g31280/B C0
add primary input -internal /g31280/S0
add pin constraint /g31280/S0 C0
add primary input -internal /g36154/A
add pin constraint /g36154/A C0
add primary input -internal /g36154/B
add pin constraint /g36154/B C1
add primary input -internal /g36154/S0
add pin constraint /g36154/S0 C1
add primary input -internal /g37156/A
add pin constraint /g37156/A C1
add primary input -internal /g37156/B
add pin constraint /g37156/B C0
add primary input -internal /g39870/A
add pin constraint /g39870/A C1
add pin constraint /g39870/B C1
For sender domain g35371:Y(n_6728) --  u1_slt4_reg_b0_b[bit_clk_pad_i] 1
===================730=================
g36449:Y(n_5611) --  u2_valid_reg[bit_clk_pad_i] ===> valid_s1_reg[clk_i](valid) -- DFF

For sender domain g36449:Y(n_5611) --  u2_valid_reg[bit_clk_pad_i] 1
===================731=================
g36613:Y(n_5593) --  u2_in_valid_reg_b0_b[bit_clk_pad_i] ===> in_valid_s1_reg_b0_b[clk_i](in_valid) -- DFF

For sender domain g36613:Y(n_5593) --  u2_in_valid_reg_b0_b[bit_clk_pad_i] 1
===================732=================
g36560:Y(n_5432) --  u2_in_valid_reg_b2_b[bit_clk_pad_i] ===> in_valid_s1_reg_b2_b[clk_i](in_valid_9) -- DFF

For sender domain g36560:Y(n_5432) --  u2_in_valid_reg_b2_b[bit_clk_pad_i] 1
===================733=================
g36306:Y(n_4840) --  u2_in_valid_reg_b1_b[bit_clk_pad_i] ===> in_valid_s1_reg_b1_b[clk_i](in_valid_8) -- DFF

For sender domain g36306:Y(n_4840) --  u2_in_valid_reg_b1_b[bit_clk_pad_i] 1
