INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Projects/Eksamen/Eksamen2022/Eksamen2022.sim/sim_1/synth/func/xsim/logik_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logik
INFO: [VRFC 10-311] analyzing module glbl
