#set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) defs.v]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) uareloaded_top.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) pll_vga.vhd]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "../pll_50/clockgen.qip"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "../pll/pll_vidc_36.qip"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "../pll/rom_reconfig_24.qip"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "../pll/rom_reconfig_25.qip"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "../pll/rom_reconfig_36.qip"]
