{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756000175302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756000175303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 22:49:35 2025 " "Processing started: Sat Aug 23 22:49:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756000175303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000175303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC_1 -c MIC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC_1 -c MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000175303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756000175752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756000175752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mic1_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_pkg " "Found design unit 1: mic1_pkg" {  } { { "mic1_pkg.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mic1_pkg-body " "Found design unit 2: mic1_pkg-body" {  } { { "mic1_pkg.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_pkg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000185603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185606 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000185606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-rtl " "Found design unit 1: shifter-rtl" {  } { { "shifter.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185607 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000185607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic1_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_datapath-structural " "Found design unit 1: mic1_datapath-structural" {  } { { "mic1_datapath.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185608 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic1_datapath " "Found entity 1: mic1_datapath" {  } { { "mic1_datapath.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000185608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_draw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1_draw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1_draw " "Found entity 1: mic1_draw" {  } { { "mic1_draw.bdf" "" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000185608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_regs_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic1_regs_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_regs_core-rtl " "Found design unit 1: mic1_regs_core-rtl" {  } { { "mic1_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_regs_core.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185610 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic1_regs_core " "Found entity 1: mic1_regs_core" {  } { { "mic1_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_regs_core.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756000185610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000185610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mic1_draw " "Elaborating entity \"mic1_draw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756000185692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst3 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst3\"" {  } { { "mic1_draw.bdf" "inst3" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 408 1192 1352 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756000185701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst2 " "Elaborating entity \"ula\" for hierarchy \"ula:inst2\"" {  } { { "mic1_draw.bdf" "inst2" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 80 984 1144 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756000185702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic1_regs_core mic1_regs_core:inst " "Elaborating entity \"mic1_regs_core\" for hierarchy \"mic1_regs_core:inst\"" {  } { { "mic1_draw.bdf" "inst" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 80 384 592 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756000185705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAR mic1_regs_core.vhd(42) " "Verilog HDL or VHDL warning at mic1_regs_core.vhd(42): object \"MAR\" assigned a value but never read" {  } { { "mic1_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_regs_core.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756000185709 "|mic1_draw|mic1_regs_core:inst6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756000188281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756000189783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756000189783 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enMAR " "No output dependent on input pin \"enMAR\"" {  } { { "mic1_draw.bdf" "" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 264 216 384 280 "enMAR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756000189865 "|mic1_draw|enMAR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756000189865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "953 " "Implemented 953 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756000189868 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756000189868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "784 " "Implemented 784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756000189868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756000189868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756000189876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 22:49:49 2025 " "Processing ended: Sat Aug 23 22:49:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756000189876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756000189876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756000189876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756000189876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756000191511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756000191512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 22:49:51 2025 " "Processing started: Sat Aug 23 22:49:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756000191512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756000191512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIC_1 -c MIC_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIC_1 -c MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756000191512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756000191573 ""}
{ "Info" "0" "" "Project  = MIC_1" {  } {  } 0 0 "Project  = MIC_1" 0 0 "Fitter" 0 0 1756000191574 ""}
{ "Info" "0" "" "Revision = MIC_1" {  } {  } 0 0 "Revision = MIC_1" 0 0 "Fitter" 0 0 1756000191575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756000191832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756000191832 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIC_1 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MIC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756000191845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756000191945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756000191945 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756000192713 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756000192745 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756000192842 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "169 169 " "No exact pin location assignment(s) for 169 pins of 169 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1756000193250 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1756000200527 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 264 global CLKCTRL_G10 " "clk~inputCLKENA0 with 264 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1756000201095 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 264 global CLKCTRL_G9 " "rst~inputCLKENA0 with 264 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1756000201095 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1756000201095 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756000201095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756000201102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756000201104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756000201108 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756000201111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756000201111 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756000201113 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIC_1.sdc " "Synopsys Design Constraints File file not found: 'MIC_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1756000201862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1756000201862 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1756000201870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1756000201870 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1756000201871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756000201923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1756000201924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756000201924 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756000202007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756000206053 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1756000206486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756000216110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756000231260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756000236596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756000236596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756000237797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756000243132 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756000243132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756000248432 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756000248432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756000248437 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756000250336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756000250389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756000251085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756000251086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756000252236 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756000256155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2414 " "Peak virtual memory: 2414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756000257192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 22:50:57 2025 " "Processing ended: Sat Aug 23 22:50:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756000257192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756000257192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756000257192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756000257192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1756000258582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756000258582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 22:50:58 2025 " "Processing started: Sat Aug 23 22:50:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756000258582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756000258582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIC_1 -c MIC_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIC_1 -c MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756000258582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1756000259137 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756000264601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756000264834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 22:51:04 2025 " "Processing ended: Sat Aug 23 22:51:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756000264834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756000264834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756000264834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756000264834 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1756000265551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1756000266577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756000266577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 22:51:06 2025 " "Processing started: Sat Aug 23 22:51:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756000266577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1756000266577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIC_1 -c MIC_1 " "Command: quartus_sta MIC_1 -c MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1756000266578 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1756000266642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1756000267383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1756000267383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000267486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000267486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIC_1.sdc " "Synopsys Design Constraints File file not found: 'MIC_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1756000268643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000268643 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1756000268648 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756000268648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1756000268654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756000268654 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1756000268656 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756000268666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756000268873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756000268873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.602 " "Worst-case setup slack is -11.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.602           -2668.051 clk  " "  -11.602           -2668.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000268874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.537 " "Worst-case hold slack is 1.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.537               0.000 clk  " "    1.537               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000268880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000268881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000268883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -294.510 clk  " "   -0.724            -294.510 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000268884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000268884 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756000268918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756000268982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756000271386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756000271554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756000271562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756000271562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.405 " "Worst-case setup slack is -11.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.405           -2654.761 clk  " "  -11.405           -2654.761 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000271563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.468 " "Worst-case hold slack is 1.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 clk  " "    1.468               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000271566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000271567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000271567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -294.385 clk  " "   -0.724            -294.385 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000271568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000271568 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756000271586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756000271793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756000272749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756000272848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756000272851 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756000272851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.972 " "Worst-case setup slack is -4.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.972           -1094.295 clk  " "   -4.972           -1094.295 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000272851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.621 " "Worst-case hold slack is 0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 clk  " "    0.621               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000272854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000272855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000272856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -22.156 clk  " "   -0.090             -22.156 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000272856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000272856 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756000272875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756000273028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756000273032 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756000273032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.390 " "Worst-case setup slack is -4.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.390            -967.352 clk  " "   -4.390            -967.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000273032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.560 " "Worst-case hold slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 clk  " "    0.560               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000273035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000273036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756000273037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088             -22.196 clk  " "   -0.088             -22.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756000273038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756000273038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756000274871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756000274916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756000274973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 22:51:14 2025 " "Processing ended: Sat Aug 23 22:51:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756000274973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756000274973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756000274973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756000274973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1756000276814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756000276815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 22:51:16 2025 " "Processing started: Sat Aug 23 22:51:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756000276815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1756000276815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIC_1 -c MIC_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIC_1 -c MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1756000276815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1756000277933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIC_1.vho /home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/simulation/questa/ simulation " "Generated file MIC_1.vho in folder \"/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1756000278261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756000278331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 22:51:18 2025 " "Processing ended: Sat Aug 23 22:51:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756000278331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756000278331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756000278331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1756000278331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1756000279939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756000279939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 22:51:19 2025 " "Processing started: Sat Aug 23 22:51:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756000279939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1756000279939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MIC_1 MIC_1 " "Command: quartus_sh -t /opt/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MIC_1 MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1756000279939 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MIC_1 MIC_1 " "Quartus(args): --block_on_gui MIC_1 MIC_1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1756000279939 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1756000279999 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1756000280117 ""}
{ "Warning" "0" "" "Warning: File MIC_1_run_msim_gate_vhdl.do already exists - backing up current file as MIC_1_run_msim_gate_vhdl.do.bak6" {  } {  } 0 0 "Warning: File MIC_1_run_msim_gate_vhdl.do already exists - backing up current file as MIC_1_run_msim_gate_vhdl.do.bak6" 0 0 "Shell" 0 0 1756000280236 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/simulation/questa/MIC_1_run_msim_gate_vhdl.do" {  } { { "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/simulation/questa/MIC_1_run_msim_gate_vhdl.do" "0" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/simulation/questa/MIC_1_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/simulation/questa/MIC_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1756000280241 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1756001786800 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Version 2024.3 linux_x86_64 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Version 2024.3 linux_x86_64 Sep 10 2024" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // Unpublished work. Copyright 2024 Siemens" {  } {  } 0 0 "Questa Intel FPGA Info: # // Unpublished work. Copyright 2024 Siemens" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // This material contains trade secrets or otherwise confidential information" {  } {  } 0 0 "Questa Intel FPGA Info: # // This material contains trade secrets or otherwise confidential information" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // owned by Siemens Industry Software Inc. or its affiliates (collectively," {  } {  } 0 0 "Questa Intel FPGA Info: # // owned by Siemens Industry Software Inc. or its affiliates (collectively," 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // \"SISW\"), or its licensors. Access to and use of this information is strictly" {  } {  } 0 0 "Questa Intel FPGA Info: # // \"SISW\"), or its licensors. Access to and use of this information is strictly" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // limited as set forth in the Customer's applicable agreements with SISW." {  } {  } 0 0 "Questa Intel FPGA Info: # // limited as set forth in the Customer's applicable agreements with SISW." 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1756001786801 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // This material may not be copied, distributed, or otherwise disclosed outside" {  } {  } 0 0 "Questa Intel FPGA Info: # // This material may not be copied, distributed, or otherwise disclosed outside" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // of the Customer's facilities without the express written permission of SISW," {  } {  } 0 0 "Questa Intel FPGA Info: # // of the Customer's facilities without the express written permission of SISW," 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # // and may not be used in any way not expressly authorized by SISW." {  } {  } 0 0 "Questa Intel FPGA Info: # // and may not be used in any way not expressly authorized by SISW." 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do MIC_1_run_msim_gate_vhdl.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do MIC_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786802 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying /opt/intelFPGA_lite/24.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying /opt/intelFPGA_lite/24.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 22:51:23 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 22:51:23 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package STANDARD" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package TEXTIO" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1756001786803 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 22:51:23 on Aug 23,2025, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 22:51:23 on Aug 23,2025, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: do MIC_1_run_msim_gate_vhdl.do" {  } {  } 0 0 "Questa Intel FPGA Info: do MIC_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1756001786804 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 22:54:00 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 22:54:00 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package STANDARD" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package TEXTIO" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1756001786805 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 22:54:00 on Aug 23,2025, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 22:54:00 on Aug 23,2025, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 22:54:00 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 22:54:00 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading std.standard" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading std.standard" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading std.textio(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1756001786806 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas_pack" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.altera_primitives_components" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim.altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim.altera_lnsim_components" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_atom_pack(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_atom_pack(body)" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_components" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.mic1_draw(structure)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.mic1_draw(structure)#1" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_obuf(arch)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_obuf(arch)#1" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_ibuf(arch)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_ibuf(arch)#1" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#347" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#347" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#219" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#219" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#346" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#346" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1" 0 0 "Shell" 0 0 1756001786807 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#342" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#342" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#363" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#363" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#358" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#358" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#288" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#288" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115" 0 0 "Shell" 0 0 1756001786808 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#292" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#292" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#216" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#216" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#340" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#340" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#318" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#318" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#333" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#333" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85" 0 0 "Shell" 0 0 1756001786809 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#233" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#233" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#339" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#339" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#185" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#185" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#190" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#190" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#364" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#364" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#198" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#198" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#338" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#338" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#254" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#254" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#266" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#266" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#348" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#348" 0 0 "Shell" 0 0 1756001786810 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#269" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#269" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#272" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#272" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#291" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#291" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#353" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#353" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#362" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#362" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#365" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#365" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # (2) (opcional) agrupar as ondas" {  } {  } 0 0 "Questa Intel FPGA Info: # (2) (opcional) agrupar as ondas" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do group_waves.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do group_waves.do" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ======= group_waves.do (com Yprobe/Bprobe/Cprobe) =======" {  } {  } 0 0 "Questa Intel FPGA Info: # ======= group_waves.do (com Yprobe/Bprobe/Cprobe) =======" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw   ;# troque se seu topo tiver outro nome" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw   ;# troque se seu topo tiver outro nome" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786811 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # quietly WaveActivateNextPane \{\} 0" {  } {  } 0 0 "Questa Intel FPGA Info: # quietly WaveActivateNextPane \{\} 0" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view wave" {  } {  } 0 0 "Questa Intel FPGA Info: # view wave" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.wave.interior.cs.body.pw.wf" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.wave.interior.cs.body.pw.wf" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Aparência" {  } {  } 0 0 "Questa Intel FPGA Info: # Aparência" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -namecolwidth 260" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -namecolwidth 260" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -valuecolwidth 120" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -valuecolwidth 120" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -justifyvalue left" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -justifyvalue left" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -signalnamewidth 1" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -signalnamewidth 1" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -timelineunits ns" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -timelineunits ns" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Clock e Reset" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Clock e Reset" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/clk" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/clk" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/rst" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/rst" 0 0 "Shell" 0 0 1756001786812 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Enables (escrita no C-bus)" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Enables (escrita no C-bus)" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{EN_writeC\} \$TOP/enH \$TOP/enOPC \$TOP/enTOS \$TOP/enCPP \\" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{EN_writeC\} \$TOP/enH \$TOP/enOPC \$TOP/enTOS \$TOP/enCPP \\" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #                                    \$TOP/enLV \$TOP/enSP  \$TOP/enPC  \$TOP/enMDR \$TOP/enMAR" {  } {  } 0 0 "Questa Intel FPGA Info: #                                    \$TOP/enLV \$TOP/enSP  \$TOP/enPC  \$TOP/enMDR \$TOP/enMAR" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) BSEL one-hot (com rótulos)" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) BSEL one-hot (com rótulos)" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # foreach \{label idx\} \{B_H 0 B_PC 1 B_MDR 2 B_MBRs 3 B_MBRu 4 B_SP 5 B_LV 6 B_CPP 7 B_TOS 8 B_OPC 9\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # foreach \{label idx\} \{B_H 0 B_PC 1 B_MDR 2 B_MBRs 3 B_MBRu 4 B_SP 5 B_LV 6 B_CPP 7 B_TOS 8 B_OPC 9\} \{" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\[llength \[find signals \$TOP/bsel_oh\\(\$idx\\)\]\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\[llength \[find signals \$TOP/bsel_oh\\(\$idx\\)\]\]\} \{" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     add wave -noupdate -group \{BSEL_onehot\} -radix binary -label \$label \$TOP/bsel_oh\\(\$idx\\)" {  } {  } 0 0 "Questa Intel FPGA Info: #     add wave -noupdate -group \{BSEL_onehot\} -radix binary -label \$label \$TOP/bsel_oh\\(\$idx\\)" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 4) ULA" {  } {  } 0 0 "Questa Intel FPGA Info: # 4) ULA" 0 0 "Shell" 0 0 1756001786813 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{ULA_ctrl\} \$TOP/F0 \$TOP/F1 \$TOP/ENA \$TOP/ENB \$TOP/INVA \$TOP/INC" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{ULA_ctrl\} \$TOP/F0 \$TOP/F1 \$TOP/ENA \$TOP/ENB \$TOP/INVA \$TOP/INC" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5) Shifter" {  } {  } 0 0 "Questa Intel FPGA Info: # 5) Shifter" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{SHIFTER\} \$TOP/SLL8 \$TOP/SRA1" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{SHIFTER\} \$TOP/SLL8 \$TOP/SRA1" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 6) Interface \"memória\"" {  } {  } 0 0 "Questa Intel FPGA Info: # 6) Interface \"memória\"" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} \$TOP/FETCH \$TOP/READ" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} \$TOP/FETCH \$TOP/READ" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MBR_in" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MBR_in" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MDR_in" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MDR_in" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 7) Flags" {  } {  } 0 0 "Questa Intel FPGA Info: # 7) Flags" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{FLAGS\} \$TOP/Z \$TOP/N" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{FLAGS\} \$TOP/Z \$TOP/N" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 8) BUSES  tenta pinos/sondas" {  } {  } 0 0 "Questa Intel FPGA Info: # 8) BUSES  tenta pinos/sondas" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc _add_first \{pattern group radix\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc _add_first \{pattern group radix\} \{" 0 0 "Shell" 0 0 1756001786814 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set L \[find signals -r \$pattern\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set L \[find signals -r \$pattern\]" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\[llength \$L\] > 0\} \{ add wave -noupdate -group \$group -radix \$radix \[lindex \$L 0\] \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\[llength \$L\] > 0\} \{ add wave -noupdate -group \$group -radix \$radix \[lindex \$L 0\] \}" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*A_H*\"    BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*A_H*\"    BUSES hex" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bbus*\"   BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bbus*\"   BUSES hex" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cbus*\"   BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cbus*\"   BUSES hex" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Yprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Yprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # wave zoomfull" {  } {  } 0 0 "Questa Intel FPGA Info: # wave zoomfull" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 0 ns" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 837 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 837 ns" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \">> group_waves: pronto.\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \">> group_waves: pronto.\"" 0 0 "Shell" 0 0 1756001786815 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # >> group_waves: pronto." {  } {  } 0 0 "Questa Intel FPGA Info: # >> group_waves: pronto." 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # (3) aplicar os estímulos (2+3, PC+1, SLL8, SRA1&)" {  } {  } 0 0 "Questa Intel FPGA Info: # (3) aplicar os estímulos (2+3, PC+1, SLL8, SRA1&)" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do stim_mic1_gate.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do stim_mic1_gate.do" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== stim_mic1_gate.do (checa C e Y; PC+1 corrigido) =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== stim_mic1_gate.do (checa C e Y; PC+1 corrigido) =====" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- clock 10 ns (50% duty) --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- clock 10 ns (50% duty) --------" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set T  \"10 ns\"" {  } {  } 0 0 "Questa Intel FPGA Info: # set T  \"10 ns\"" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 10 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 10 ns" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TH \"5 ns\"" {  } {  } 0 0 "Questa Intel FPGA Info: # set TH \"5 ns\"" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 5 ns" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \$TH -repeat \$T" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \$TH -repeat \$T" 0 0 "Shell" 0 0 1756001786816 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- helpers --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- helpers --------" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run \$::T \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run \$::T \} \}" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit \$::TOP/bsel_oh(\$i) 0 \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit \$::TOP/bsel_oh(\$i) 0 \}" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel \{src\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel \{src\} \{" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" {  } {  } 0 0 "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\[info exists IDX(\$src)\]\} \{ echo \"bsel: fonte '\$src' inválida\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\[info exists IDX(\$src)\]\} \{ echo \"bsel: fonte '\$src' inválida\"; return \}" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit \$::TOP/bsel_oh(\$IDX(\$src)) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit \$::TOP/bsel_oh(\$IDX(\$src)) 1" 0 0 "Shell" 0 0 1756001786817 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc clear_ctrl \{\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc clear_ctrl \{\} \{" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   foreach s \{enH enOPC enTOS enCPP enLV enSP enPC enMDR enMAR F0 F1 ENA ENB INVA INC SLL8 SRA1 FETCH READ\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   foreach s \{enH enOPC enTOS enCPP enLV enSP enPC enMDR enMAR F0 F1 ENA ENB INVA INC SLL8 SRA1 FETCH READ\} \{" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     force -deposit \$::TOP/\$s 0" {  } {  } 0 0 "Questa Intel FPGA Info: #     force -deposit \$::TOP/\$s 0" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc ula \{mode\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc ula \{mode\} \{" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     PASS_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     PASS_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     B_PLUS_1 \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 1\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     B_PLUS_1 \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 1\}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_AND_B  \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_AND_B  \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786818 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_OR_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_OR_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     ZERO     \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 0; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     ZERO     \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 0; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- localizar C-bus (Cprobe/Cbus) e Yprobe --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- localizar C-bus (Cprobe/Cbus) e Yprobe --------" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_CBUS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_CBUS 0" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CANDS \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CANDS \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\]" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Cprobe1 /mic1_draw/ww_Cprobe1" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Cprobe1 /mic1_draw/ww_Cprobe1" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set CBUS \[lindex \$CANDS 0\]; set HAVE_CBUS 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set CBUS \[lindex \$CANDS 0\]; set HAVE_CBUS 1 \}" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_YPROBE 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_YPROBE 0" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786819 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set YCANDS \[find signals -r \$TOP/*Yprobe*\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set YCANDS \[find signals -r \$TOP/*Yprobe*\]" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Yprobe /mic1_draw/ww_Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Yprobe /mic1_draw/ww_Yprobe" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$YCANDS\] > 0\} \{ set YPROBE \[lindex \$YCANDS 0\]; set HAVE_YPROBE 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$YCANDS\] > 0\} \{ set YPROBE \[lindex \$YCANDS 0\]; set HAVE_YPROBE 1 \}" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # normalização de hex" {  } {  } 0 0 "Questa Intel FPGA Info: # normalização de hex" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc _hexnorm \{h\} \{ return \[string tolower \[string map -nocase \{16# \"\" # \"\"\} \$h\]\] \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc _hexnorm \{h\} \{ return \[string tolower \[string map -nocase \{16# \"\" # \"\"\} \$h\]\] \}" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_c \{hex msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_c \{hex msg\} \{" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\$::HAVE_CBUS\} \{ echo \"SKIP (Cbus não visível): \$msg\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\$::HAVE_CBUS\} \{ echo \"SKIP (Cbus não visível): \$msg\"; return \}" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::CBUS\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::CBUS\]\]" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> C=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> C=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_y \{hex msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_y \{hex msg\} \{" 0 0 "Shell" 0 0 1756001786820 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\$::HAVE_YPROBE\} \{ echo \"SKIP (Yprobe não exposto): \$msg\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\$::HAVE_YPROBE\} \{ echo \"SKIP (Yprobe não exposto): \$msg\"; return \}" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::YPROBE\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::YPROBE\]\]" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> Y=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> Y=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_flags \{zexp nexp msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_flags \{zexp nexp msg\} \{" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set z \[examine \$::TOP/Z\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set z \[examine \$::TOP/Z\]" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set n \[examine \$::TOP/N\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set n \[examine \$::TOP/N\]" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$z eq \$zexp && \$n eq \$nexp\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$z eq \$zexp && \$n eq \$nexp\} \{" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     echo \"PASS \$msg (Z=\$z N=\$n)\"" {  } {  } 0 0 "Questa Intel FPGA Info: #     echo \"PASS \$msg (Z=\$z N=\$n)\"" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \} else \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   \} else \{" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     echo \"FAIL \$msg (Z=\$z N=\$n) expected (Z=\$zexp N=\$nexp)\"" {  } {  } 0 0 "Questa Intel FPGA Info: #     echo \"FAIL \$msg (Z=\$z N=\$n) expected (Z=\$zexp N=\$nexp)\"" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786821 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- reset --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- reset --------" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # clear_ctrl" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # step 2" {  } {  } 0 0 "Questa Intel FPGA Info: # step 2" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # step 1" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ========== TESTES ==========" {  } {  } 0 0 "Questa Intel FPGA Info: # ========== TESTES ==========" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) TOS <- 2 (MBRs)" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) TOS <- 2 (MBRs)" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000002 \"Y=MBRs\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000002 \"Y=MBRs\"" 0 0 "Shell" 0 0 1756001786822 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Y=MBRs -> Y=00000002" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Y=MBRs -> Y=00000002" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000002 \"TOS <= 2 (MBRs)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000002 \"TOS <= 2 (MBRs)\"" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS TOS <= 2 (MBRs) -> C=00000002" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS TOS <= 2 (MBRs) -> C=00000002" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"TOS=2\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"TOS=2\"" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS TOS=2 (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS TOS=2 (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) MDR <- 3 (READ)" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) MDR <- 3 (READ)" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) H <- TOS" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) H <- TOS" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enH 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enH 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 4) TOS <- H + MDR => 5" {  } {  } 0 0 "Questa Intel FPGA Info: # 4) TOS <- H + MDR => 5" 0 0 "Shell" 0 0 1756001786823 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000005 \"Y = H + MDR\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000005 \"Y = H + MDR\"" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Y = H + MDR -> Y=00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Y = H + MDR -> Y=00000005" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000005 \"H + MDR\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000005 \"H + MDR\"" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS H + MDR -> C=00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS H + MDR -> C=00000005" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"Resultado 5\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"Resultado 5\"" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Resultado 5 (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Resultado 5 (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5) PC <- 0 e depois PC <- PC + 1  (com ciclo idle para assentar)" {  } {  } 0 0 "Questa Intel FPGA Info: # 5) PC <- 0 e depois PC <- PC + 1  (com ciclo idle para assentar)" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ula ZERO" {  } {  } 0 0 "Questa Intel FPGA Info: # ula ZERO" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0         ;# H=0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0         ;# H=0" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel H; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel H; ula PASS_B" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1; force -deposit \$TOP/enPC 0        ;# PC=0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1; force -deposit \$TOP/enPC 0        ;# PC=0" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clear_ctrl; step 1                                                     ;# idle" {  } {  } 0 0 "Questa Intel FPGA Info: # clear_ctrl; step 1                                                     ;# idle" 0 0 "Shell" 0 0 1756001786824 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel PC; ula B_PLUS_1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel PC; ula B_PLUS_1" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000001 \"Y = PC + 1\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000001 \"Y = PC + 1\"" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y = PC + 1 -> got 00000002 expected 00000001" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y = PC + 1 -> got 00000002 expected 00000001" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000001 \"PC + 1\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000001 \"PC + 1\"" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL PC + 1 -> got 00000002 expected 00000001" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL PC + 1 -> got 00000002 expected 00000001" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 6) SLL8 (TOS <<= 8) -> C=0x00000500, Y deve ser 0x00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 6) SLL8 (TOS <<= 8) -> C=0x00000500, Y deve ser 0x00000005" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000005 \"Y antes do shift (TOS=5)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000005 \"Y antes do shift (TOS=5)\"" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y antes do shift (TOS=5) -> got 00000500 expected 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y antes do shift (TOS=5) -> got 00000500 expected 00000005" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000500 \"SLL8 (5 << 8)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000500 \"SLL8 (5 << 8)\"" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL SLL8 (5 << 8) -> got 00050000 expected 00000500" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL SLL8 (5 << 8) -> got 00050000 expected 00000500" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"SLL8 flags\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"SLL8 flags\"" 0 0 "Shell" 0 0 1756001786825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS SLL8 flags (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS SLL8 flags (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 7) SRA1: -4 >> 1 => -2  (Y=-4, C=-2)" {  } {  } 0 0 "Questa Intel FPGA Info: # 7) SRA1: -4 >> 1 => -2  (Y=-4, C=-2)" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#FFFFFFFC#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#FFFFFFFC#" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 1; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 1; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y fffffffc \"Y antes do shift (-4)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y fffffffc \"Y antes do shift (-4)\"" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y antes do shift (-4) -> got fffffffe expected fffffffc" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y antes do shift (-4) -> got fffffffe expected fffffffc" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c fffffffe \"SRA1(-4)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c fffffffe \"SRA1(-4)\"" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL SRA1(-4) -> got ffffffff expected fffffffe" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL SRA1(-4) -> got ffffffff expected fffffffe" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 1 \"SRA1 flags\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 1 \"SRA1 flags\"" 0 0 "Shell" 0 0 1756001786826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS SRA1 flags (Z=0 N=1)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS SRA1 flags (Z=0 N=1)" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # wave zoomfull" {  } {  } 0 0 "Questa Intel FPGA Info: # wave zoomfull" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 0 ns" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 168 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 168 ns" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \">> Testes concluídos.\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \">> Testes concluídos.\"" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # >> Testes concluídos." {  } {  } 0 0 "Questa Intel FPGA Info: # >> Testes concluídos." 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== fim =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== fim =====" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do scan_bsel_mbrs.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do scan_bsel_mbrs.do" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clock/reset curto" {  } {  } 0 0 "Questa Intel FPGA Info: # clock/reset curto" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; run 30 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; run 30 ns" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; run 10 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; run 10 ns" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ULA e shifter neutros" {  } {  } 0 0 "Questa Intel FPGA Info: # ULA e shifter neutros" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/F0 0; force -deposit \$TOP/F1 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/F0 0; force -deposit \$TOP/F1 1" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/ENA 0; force -deposit \$TOP/ENB 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/ENA 0; force -deposit \$TOP/ENB 1" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/INVA 0; force -deposit \$TOP/INC 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/INVA 0; force -deposit \$TOP/INC 0" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/SRA1 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/SRA1 0" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # carrega MBR=0x02" {  } {  } 0 0 "Questa Intel FPGA Info: # carrega MBR=0x02" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; run 10 ns; force -deposit \$TOP/FETCH 0; run 5 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; run 10 ns; force -deposit \$TOP/FETCH 0; run 5 ns" 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Bprobe no topo?" {  } {  } 0 0 "Questa Intel FPGA Info: # Bprobe no topo?" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_BPROBE 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_BPROBE 0" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CANDS \[find signals -r \$TOP/*Bprobe*\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CANDS \[find signals -r \$TOP/*Bprobe*\]" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/ww_Bprobe /mic1_draw/Bprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/ww_Bprobe /mic1_draw/Bprobe" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set BPROBE \[lindex \$CANDS 0\]; set HAVE_BPROBE 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set BPROBE \[lindex \$CANDS 0\]; set HAVE_BPROBE 1 \}" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"---- varrendo bsel_oh com MBR=0x02 ----\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"---- varrendo bsel_oh com MBR=0x02 ----\"" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ---- varrendo bsel_oh com MBR=0x02 ----" {  } {  } 0 0 "Questa Intel FPGA Info: # ---- varrendo bsel_oh com MBR=0x02 ----" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # for \{set i 0\} \{\$i<10\} \{incr i\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # for \{set i 0\} \{\$i<10\} \{incr i\} \{" 0 0 "Shell" 0 0 1756001786829 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit \$TOP/bsel_oh(\$i) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit \$TOP/bsel_oh(\$i) 1" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   run 2 ns" {  } {  } 0 0 "Questa Intel FPGA Info: #   run 2 ns" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set z \[examine \$TOP/Z\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set z \[examine \$TOP/Z\]" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$::HAVE_BPROBE\} \{ set bp \[examine -radix hex \$BPROBE\]; echo \"bsel_oh(\$i)=1 -> Bprobe=\$bp  Z=\$z\" \} else \{ echo \"bsel_oh(\$i)=1 -> Z=\$z\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$::HAVE_BPROBE\} \{ set bp \[examine -radix hex \$BPROBE\]; echo \"bsel_oh(\$i)=1 -> Bprobe=\$bp  Z=\$z\" \} else \{ echo \"bsel_oh(\$i)=1 -> Z=\$z\" \}" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(0)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(0)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(1)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(1)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(2)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(2)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(3)=1 -> Bprobe=00000002  Z=0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(3)=1 -> Bprobe=00000002  Z=0" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(4)=1 -> Bprobe=00000002  Z=0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(4)=1 -> Bprobe=00000002  Z=0" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(5)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(5)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(6)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(6)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786830 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(7)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(7)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(8)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(8)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(9)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(9)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu).\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu).\"" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu)." {  } {  } 0 0 "Questa Intel FPGA Info: # Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu)." 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 2 us" {  } {  } 0 0 "Questa Intel FPGA Info: # run 2 us" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Congele tudo em PASS_B com TOS=5 (como nos testes que você já rodou)" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Congele tudo em PASS_B com TOS=5 (como nos testes que você já rodou)" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 0" {  } {  } 0 0 "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 0" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: run 1 ns" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# deve mostrar 00000005 se estiver antes do shifter" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# deve mostrar 00000005 se estiver antes do shifter" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000000" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000000" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe   ;# 00000005 também" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe   ;# 00000005 também" 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** UI-Msg (Error): (vish-4014) No objects found matching 'sim:/mic1_draw/Cprobe'." {  } {  } 0 0 "Questa Intel FPGA Info: # ** UI-Msg (Error): (vish-4014) No objects found matching 'sim:/mic1_draw/Cprobe'." 0 0 "Shell" 0 0 1756001786831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: " {  } {  } 0 0 "Questa Intel FPGA Info: " 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Agora habilite o shift" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Agora habilite o shift" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 1" {  } {  } 0 0 "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 1" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: run 1 ns" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# SE mudar p/ 00000500, está vendo pós-shifter" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# SE mudar p/ 00000500, está vendo pós-shifter" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000000" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000000" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe   ;# 00000500 (pós-shifter)" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe   ;# 00000500 (pós-shifter)" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** UI-Msg (Error): (vish-4014) No objects found matching 'sim:/mic1_draw/Cprobe'." {  } {  } 0 0 "Questa Intel FPGA Info: # ** UI-Msg (Error): (vish-4014) No objects found matching 'sim:/mic1_draw/Cprobe'." 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: " {  } {  } 0 0 "Questa Intel FPGA Info: " 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Congele tudo em PASS_B com TOS=5 (como nos testes que você já rodou)" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Congele tudo em PASS_B com TOS=5 (como nos testes que você já rodou)" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 0" {  } {  } 0 0 "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 0" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: run 1 ns" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# deve mostrar 00000005 se estiver antes do shifter" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# deve mostrar 00000005 se estiver antes do shifter" 0 0 "Shell" 0 0 1756001786832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000000" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000000" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe1   ;# 00000005 também" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe1   ;# 00000005 também" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000000" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000000" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: " {  } {  } 0 0 "Questa Intel FPGA Info: " 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Agora habilite o shift" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Agora habilite o shift" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 1" {  } {  } 0 0 "Questa Intel FPGA Info: force -deposit sim:/mic1_draw/SLL8 1" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: run 1 ns" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# SE mudar p/ 00000500, está vendo pós-shifter" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Yprobe   ;# SE mudar p/ 00000500, está vendo pós-shifter" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000000" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000000" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe1   ;# 00000500 (pós-shifter)" {  } {  } 0 0 "Questa Intel FPGA Info: examine -radix hex sim:/mic1_draw/Cprobe1   ;# 00000500 (pós-shifter)" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000000" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000000" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: examine -drivers sim:/mic1_draw/Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: examine -drivers sim:/mic1_draw/Yprobe" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bad option \"-drivers\": must be -ascii, -binary, -context, -count, -decimal, -default, -delta, -depth, -describe, -elemtype, -env, -errtextignored, -expr, -gui, -handle, -hexadecimal, -idx, -in, -inout, -internal, -kernel, -maxlen, -maxfieldlen, -messages, -name, -nocomplain, -noformat, -noshowbase, -octal, -out, -ports, -quiet, -r, -radix, -recursive, -sfixed, -showbase, -showverbose, -signed, -snapdistance, -symbolic, -time, -tree, -type, -ufixed, -unsigned, -value, -radixenumsymbolic, -radixenumnumeric, or -HEXADECIMAL" {  } {  } 0 0 "Questa Intel FPGA Info: # bad option \"-drivers\": must be -ascii, -binary, -context, -count, -decimal, -default, -delta, -depth, -describe, -elemtype, -env, -errtextignored, -expr, -gui, -handle, -hexadecimal, -idx, -in, -inout, -internal, -kernel, -maxlen, -maxfieldlen, -messages, -name, -nocomplain, -noformat, -noshowbase, -octal, -out, -ports, -quiet, -r, -radix, -recursive, -sfixed, -showbase, -showverbose, -signed, -snapdistance, -symbolic, -time, -tree, -type, -ufixed, -unsigned, -value, -radixenumsymbolic, -radixenumnumeric, or -HEXADECIMAL" 0 0 "Shell" 0 0 1756001786833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: do MIC_1_run_msim_gate_vhdl.do" {  } {  } 0 0 "Questa Intel FPGA Info: do MIC_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is luizhengs@luizhengs-IdeaPad-3-15ALC6." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is luizhengs@luizhengs-IdeaPad-3-15ALC6." 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" 0 0 "Shell" 0 0 1756001786834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 23:08:09 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 23:08:09 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package STANDARD" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package TEXTIO" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 23:08:10 on Aug 23,2025, Elapsed time: 0:00:01" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 23:08:10 on Aug 23,2025, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1756001786835 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 23:08:11 on Aug 23,2025, Elapsed time: 0:14:11" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 23:08:11 on Aug 23,2025, Elapsed time: 0:14:11" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 23:08:11 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 23:08:11 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-8009) Loading existing optimized design _opt" {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-8009) Loading existing optimized design _opt" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading std.standard" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading std.standard" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading std.textio(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas_pack" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.altera_primitives_components" 0 0 "Shell" 0 0 1756001786836 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim.altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim.altera_lnsim_components" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_atom_pack(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_atom_pack(body)" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_components" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.mic1_draw(structure)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.mic1_draw(structure)#1" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_obuf(arch)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_obuf(arch)#1" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_ibuf(arch)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_ibuf(arch)#1" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#347" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#347" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#219" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#219" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#346" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#346" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#342" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#342" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10" 0 0 "Shell" 0 0 1756001786837 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#363" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#363" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#358" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#358" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#288" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#288" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29" 0 0 "Shell" 0 0 1756001786838 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#292" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#292" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#216" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#216" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#340" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#340" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#318" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#318" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#333" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#333" 0 0 "Shell" 0 0 1756001786839 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#233" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#233" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#339" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#339" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#185" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#185" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#190" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#190" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#364" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#364" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#198" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#198" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#338" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#338" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#254" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#254" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#266" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#266" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#348" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#348" 0 0 "Shell" 0 0 1756001786840 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#269" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#269" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#272" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#272" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#291" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#291" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#353" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#353" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#362" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#362" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#365" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#365" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # (2) (opcional) agrupar as ondas" {  } {  } 0 0 "Questa Intel FPGA Info: # (2) (opcional) agrupar as ondas" 0 0 "Shell" 0 0 1756001786841 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do group_waves.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do group_waves.do" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ======= group_waves.do (com Yprobe/Bprobe/Cprobe) =======" {  } {  } 0 0 "Questa Intel FPGA Info: # ======= group_waves.do (com Yprobe/Bprobe/Cprobe) =======" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw   ;# troque se seu topo tiver outro nome" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw   ;# troque se seu topo tiver outro nome" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # quietly WaveActivateNextPane \{\} 0" {  } {  } 0 0 "Questa Intel FPGA Info: # quietly WaveActivateNextPane \{\} 0" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view wave" {  } {  } 0 0 "Questa Intel FPGA Info: # view wave" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.wave.interior.cs.body.pw.wf" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.wave.interior.cs.body.pw.wf" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Aparência" {  } {  } 0 0 "Questa Intel FPGA Info: # Aparência" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -namecolwidth 260" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -namecolwidth 260" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -valuecolwidth 120" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -valuecolwidth 120" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -justifyvalue left" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -justifyvalue left" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -signalnamewidth 1" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -signalnamewidth 1" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -timelineunits ns" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -timelineunits ns" 0 0 "Shell" 0 0 1756001786842 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Clock e Reset" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Clock e Reset" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/clk" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/clk" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/rst" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/rst" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Enables (escrita no C-bus)" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Enables (escrita no C-bus)" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{EN_writeC\} \$TOP/enH \$TOP/enOPC \$TOP/enTOS \$TOP/enCPP \\" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{EN_writeC\} \$TOP/enH \$TOP/enOPC \$TOP/enTOS \$TOP/enCPP \\" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #                                    \$TOP/enLV \$TOP/enSP  \$TOP/enPC  \$TOP/enMDR \$TOP/enMAR" {  } {  } 0 0 "Questa Intel FPGA Info: #                                    \$TOP/enLV \$TOP/enSP  \$TOP/enPC  \$TOP/enMDR \$TOP/enMAR" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) BSEL one-hot (com rótulos)" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) BSEL one-hot (com rótulos)" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # foreach \{label idx\} \{B_H 0 B_PC 1 B_MDR 2 B_MBRs 3 B_MBRu 4 B_SP 5 B_LV 6 B_CPP 7 B_TOS 8 B_OPC 9\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # foreach \{label idx\} \{B_H 0 B_PC 1 B_MDR 2 B_MBRs 3 B_MBRu 4 B_SP 5 B_LV 6 B_CPP 7 B_TOS 8 B_OPC 9\} \{" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\[llength \[find signals \$TOP/bsel_oh\\(\$idx\\)\]\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\[llength \[find signals \$TOP/bsel_oh\\(\$idx\\)\]\]\} \{" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     add wave -noupdate -group \{BSEL_onehot\} -radix binary -label \$label \$TOP/bsel_oh\\(\$idx\\)" {  } {  } 0 0 "Questa Intel FPGA Info: #     add wave -noupdate -group \{BSEL_onehot\} -radix binary -label \$label \$TOP/bsel_oh\\(\$idx\\)" 0 0 "Shell" 0 0 1756001786843 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 4) ULA" {  } {  } 0 0 "Questa Intel FPGA Info: # 4) ULA" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{ULA_ctrl\} \$TOP/F0 \$TOP/F1 \$TOP/ENA \$TOP/ENB \$TOP/INVA \$TOP/INC" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{ULA_ctrl\} \$TOP/F0 \$TOP/F1 \$TOP/ENA \$TOP/ENB \$TOP/INVA \$TOP/INC" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5) Shifter" {  } {  } 0 0 "Questa Intel FPGA Info: # 5) Shifter" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{SHIFTER\} \$TOP/SLL8 \$TOP/SRA1" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{SHIFTER\} \$TOP/SLL8 \$TOP/SRA1" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 6) Interface \"memória\"" {  } {  } 0 0 "Questa Intel FPGA Info: # 6) Interface \"memória\"" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} \$TOP/FETCH \$TOP/READ" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} \$TOP/FETCH \$TOP/READ" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MBR_in" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MBR_in" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MDR_in" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MDR_in" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 7) Flags" {  } {  } 0 0 "Questa Intel FPGA Info: # 7) Flags" 0 0 "Shell" 0 0 1756001786844 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{FLAGS\} \$TOP/Z \$TOP/N" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{FLAGS\} \$TOP/Z \$TOP/N" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 8) BUSES  tenta pinos/sondas" {  } {  } 0 0 "Questa Intel FPGA Info: # 8) BUSES  tenta pinos/sondas" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc _add_first \{pattern group radix\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc _add_first \{pattern group radix\} \{" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set L \[find signals -r \$pattern\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set L \[find signals -r \$pattern\]" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\[llength \$L\] > 0\} \{ add wave -noupdate -group \$group -radix \$radix \[lindex \$L 0\] \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\[llength \$L\] > 0\} \{ add wave -noupdate -group \$group -radix \$radix \[lindex \$L 0\] \}" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*A_H*\"    BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*A_H*\"    BUSES hex" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bbus*\"   BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bbus*\"   BUSES hex" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cbus*\"   BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cbus*\"   BUSES hex" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Yprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Yprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786845 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # wave zoomfull" {  } {  } 0 0 "Questa Intel FPGA Info: # wave zoomfull" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 0 ns" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 837 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 837 ns" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \">> group_waves: pronto.\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \">> group_waves: pronto.\"" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # >> group_waves: pronto." {  } {  } 0 0 "Questa Intel FPGA Info: # >> group_waves: pronto." 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # (3) aplicar os estímulos (2+3, PC+1, SLL8, SRA1&)" {  } {  } 0 0 "Questa Intel FPGA Info: # (3) aplicar os estímulos (2+3, PC+1, SLL8, SRA1&)" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do stim_debug_y.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do stim_debug_y.do" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== stim_debug_y.do =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== stim_debug_y.do =====" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Relógio 10ns" {  } {  } 0 0 "Questa Intel FPGA Info: # Relógio 10ns" 0 0 "Shell" 0 0 1756001786846 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Helpers" {  } {  } 0 0 "Questa Intel FPGA Info: # Helpers" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run 10 ns \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run 10 ns \} \}" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel \{src\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel \{src\} \{" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" {  } {  } 0 0 "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit sim:/mic1_draw/bsel_oh(\$IDX(\$src)) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit sim:/mic1_draw/bsel_oh(\$IDX(\$src)) 1" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc ula \{mode\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc ula \{mode\} \{" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     PASS_B   \{force -deposit sim:/mic1_draw/F0 0; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 0; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     PASS_B   \{force -deposit sim:/mic1_draw/F0 0; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 0; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" 0 0 "Shell" 0 0 1756001786847 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit sim:/mic1_draw/F0 1; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 1; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit sim:/mic1_draw/F0 1; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 1; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Reset" {  } {  } 0 0 "Questa Intel FPGA Info: # Reset" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; step 2" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; step 2" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; step 1" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Cria TOS=5 (2 via MBRs + 3 via MDR + soma)" {  } {  } 0 0 "Questa Intel FPGA Info: # Cria TOS=5 (2 via MBRs + 3 via MDR + soma)" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#; force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#; force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" 0 0 "Shell" 0 0 1756001786848 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#; force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#; force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Seleciona TOS no B-bus e deixa ULA em PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # Seleciona TOS no B-bus e deixa ULA em PASS_B" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Nomeia automaticamente os alvos (caso você tenha usado Yprobe1/Cprobe1 etc.)" {  } {  } 0 0 "Questa Intel FPGA Info: # Nomeia automaticamente os alvos (caso você tenha usado Yprobe1/Cprobe1 etc.)" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set YSIG \[lindex \[concat \[find signals -r \$TOP/*Yprobe*\]\] 0\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set YSIG \[lindex \[concat \[find signals -r \$TOP/*Yprobe*\]\] 0\]" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Yprobe" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CSIG \[lindex \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\] 0\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CSIG \[lindex \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\] 0\]" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Cprobe1" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Cprobe1" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # puts \">> Usando Y=\$YSIG   C=\$CSIG\"" {  } {  } 0 0 "Questa Intel FPGA Info: # puts \">> Usando Y=\$YSIG   C=\$CSIG\"" 0 0 "Shell" 0 0 1756001786849 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Antes do shift" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Antes do shift" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # run 1 ns" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set y0 \[examine -radix hex \$YSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set y0 \[examine -radix hex \$YSIG\]" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000005" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set c0 \[examine -radix hex \$CSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set c0 \[examine -radix hex \$CSIG\]" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000005" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"ANTES:  Y=\$y0   C=\$c0   (esperado: Y=00000005, C=00000005)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"ANTES:  Y=\$y0   C=\$c0   (esperado: Y=00000005, C=00000005)\"" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ANTES:  Y=00000005   C=00000005   (esperado: Y=00000005, C=00000005)" {  } {  } 0 0 "Questa Intel FPGA Info: # ANTES:  Y=00000005   C=00000005   (esperado: Y=00000005, C=00000005)" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Liga SLL8" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Liga SLL8" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # run 1 ns" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set y1 \[examine -radix hex \$YSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set y1 \[examine -radix hex \$YSIG\]" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000005" 0 0 "Shell" 0 0 1756001786850 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set c1 \[examine -radix hex \$CSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set c1 \[examine -radix hex \$CSIG\]" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000500" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000500" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"DEPOIS: Y=\$y1   C=\$c1   (esperado: Y=00000005, C=00000500)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"DEPOIS: Y=\$y1   C=\$c1   (esperado: Y=00000005, C=00000500)\"" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # DEPOIS: Y=00000005   C=00000500   (esperado: Y=00000005, C=00000500)" {  } {  } 0 0 "Questa Intel FPGA Info: # DEPOIS: Y=00000005   C=00000500   (esperado: Y=00000005, C=00000500)" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) Quem dirige essas nets?" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) Quem dirige essas nets?" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"Drivers de Y:\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"Drivers de Y:\"" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Drivers de Y:" {  } {  } 0 0 "Questa Intel FPGA Info: # Drivers de Y:" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # examine -drivers \$YSIG" {  } {  } 0 0 "Questa Intel FPGA Info: # examine -drivers \$YSIG" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: bad option \"-drivers\": must be -ascii, -binary, -context, -count, -decimal, -default, -delta, -depth, -describe, -elemtype, -env, -errtextignored, -expr, -gui, -handle, -hexadecimal, -idx, -in, -inout, -internal, -kernel, -maxlen, -maxfieldlen, -messages, -name, -nocomplain, -noformat, -noshowbase, -octal, -out, -ports, -quiet, -r, -radix, -recursive, -sfixed, -showbase, -showverbose, -signed, -snapdistance, -symbolic, -time, -tree, -type, -ufixed, -unsigned, -value, -radixenumsymbolic, -radixenumnumeric, or -HEXADECIMAL" {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: bad option \"-drivers\": must be -ascii, -binary, -context, -count, -decimal, -default, -delta, -depth, -describe, -elemtype, -env, -errtextignored, -expr, -gui, -handle, -hexadecimal, -idx, -in, -inout, -internal, -kernel, -maxlen, -maxfieldlen, -messages, -name, -nocomplain, -noformat, -noshowbase, -octal, -out, -ports, -quiet, -r, -radix, -recursive, -sfixed, -showbase, -showverbose, -signed, -snapdistance, -symbolic, -time, -tree, -type, -ufixed, -unsigned, -value, -radixenumsymbolic, -radixenumnumeric, or -HEXADECIMAL" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Executing ONERROR command at macro ./stim_debug_y.do line 63" {  } {  } 0 0 "Questa Intel FPGA Info: # Executing ONERROR command at macro ./stim_debug_y.do line 63" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"Drivers de C:\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"Drivers de C:\"" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Drivers de C:" {  } {  } 0 0 "Questa Intel FPGA Info: # Drivers de C:" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # examine -drivers \$CSIG" {  } {  } 0 0 "Questa Intel FPGA Info: # examine -drivers \$CSIG" 0 0 "Shell" 0 0 1756001786851 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: bad option \"-drivers\": must be -ascii, -binary, -context, -count, -decimal, -default, -delta, -depth, -describe, -elemtype, -env, -errtextignored, -expr, -gui, -handle, -hexadecimal, -idx, -in, -inout, -internal, -kernel, -maxlen, -maxfieldlen, -messages, -name, -nocomplain, -noformat, -noshowbase, -octal, -out, -ports, -quiet, -r, -radix, -recursive, -sfixed, -showbase, -showverbose, -signed, -snapdistance, -symbolic, -time, -tree, -type, -ufixed, -unsigned, -value, -radixenumsymbolic, -radixenumnumeric, or -HEXADECIMAL" {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: bad option \"-drivers\": must be -ascii, -binary, -context, -count, -decimal, -default, -delta, -depth, -describe, -elemtype, -env, -errtextignored, -expr, -gui, -handle, -hexadecimal, -idx, -in, -inout, -internal, -kernel, -maxlen, -maxfieldlen, -messages, -name, -nocomplain, -noformat, -noshowbase, -octal, -out, -ports, -quiet, -r, -radix, -recursive, -sfixed, -showbase, -showverbose, -signed, -snapdistance, -symbolic, -time, -tree, -type, -ufixed, -unsigned, -value, -radixenumsymbolic, -radixenumnumeric, or -HEXADECIMAL" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Executing ONERROR command at macro ./stim_debug_y.do line 65" {  } {  } 0 0 "Questa Intel FPGA Info: # Executing ONERROR command at macro ./stim_debug_y.do line 65" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== fim =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== fim =====" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do stim_mic1_gate.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do stim_mic1_gate.do" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== stim_mic1_gate.do (checa C e Y; PC+1 corrigido) =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== stim_mic1_gate.do (checa C e Y; PC+1 corrigido) =====" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- clock 10 ns (50% duty) --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- clock 10 ns (50% duty) --------" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set T  \"10 ns\"" {  } {  } 0 0 "Questa Intel FPGA Info: # set T  \"10 ns\"" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 10 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 10 ns" 0 0 "Shell" 0 0 1756001786852 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TH \"5 ns\"" {  } {  } 0 0 "Questa Intel FPGA Info: # set TH \"5 ns\"" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 5 ns" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \$TH -repeat \$T" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \$TH -repeat \$T" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- helpers --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- helpers --------" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run \$::T \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run \$::T \} \}" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit \$::TOP/bsel_oh(\$i) 0 \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit \$::TOP/bsel_oh(\$i) 0 \}" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel \{src\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel \{src\} \{" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" {  } {  } 0 0 "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\[info exists IDX(\$src)\]\} \{ echo \"bsel: fonte '\$src' inválida\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\[info exists IDX(\$src)\]\} \{ echo \"bsel: fonte '\$src' inválida\"; return \}" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit \$::TOP/bsel_oh(\$IDX(\$src)) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit \$::TOP/bsel_oh(\$IDX(\$src)) 1" 0 0 "Shell" 0 0 1756001786853 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc clear_ctrl \{\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc clear_ctrl \{\} \{" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   foreach s \{enH enOPC enTOS enCPP enLV enSP enPC enMDR enMAR F0 F1 ENA ENB INVA INC SLL8 SRA1 FETCH READ\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   foreach s \{enH enOPC enTOS enCPP enLV enSP enPC enMDR enMAR F0 F1 ENA ENB INVA INC SLL8 SRA1 FETCH READ\} \{" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     force -deposit \$::TOP/\$s 0" {  } {  } 0 0 "Questa Intel FPGA Info: #     force -deposit \$::TOP/\$s 0" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc ula \{mode\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc ula \{mode\} \{" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     PASS_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     PASS_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     B_PLUS_1 \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 1\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     B_PLUS_1 \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 1\}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_AND_B  \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_AND_B  \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_OR_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_OR_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786854 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     ZERO     \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 0; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     ZERO     \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 0; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- localizar C-bus (Cprobe/Cbus) e Yprobe --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- localizar C-bus (Cprobe/Cbus) e Yprobe --------" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_CBUS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_CBUS 0" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CANDS \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CANDS \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\]" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Cprobe1 /mic1_draw/ww_Cprobe1" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Cprobe1 /mic1_draw/ww_Cprobe1" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set CBUS \[lindex \$CANDS 0\]; set HAVE_CBUS 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set CBUS \[lindex \$CANDS 0\]; set HAVE_CBUS 1 \}" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_YPROBE 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_YPROBE 0" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786855 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set YCANDS \[find signals -r \$TOP/*Yprobe*\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set YCANDS \[find signals -r \$TOP/*Yprobe*\]" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Yprobe /mic1_draw/ww_Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Yprobe /mic1_draw/ww_Yprobe" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$YCANDS\] > 0\} \{ set YPROBE \[lindex \$YCANDS 0\]; set HAVE_YPROBE 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$YCANDS\] > 0\} \{ set YPROBE \[lindex \$YCANDS 0\]; set HAVE_YPROBE 1 \}" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # normalização de hex" {  } {  } 0 0 "Questa Intel FPGA Info: # normalização de hex" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc _hexnorm \{h\} \{ return \[string tolower \[string map -nocase \{16# \"\" # \"\"\} \$h\]\] \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc _hexnorm \{h\} \{ return \[string tolower \[string map -nocase \{16# \"\" # \"\"\} \$h\]\] \}" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_c \{hex msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_c \{hex msg\} \{" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\$::HAVE_CBUS\} \{ echo \"SKIP (Cbus não visível): \$msg\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\$::HAVE_CBUS\} \{ echo \"SKIP (Cbus não visível): \$msg\"; return \}" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::CBUS\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::CBUS\]\]" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> C=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> C=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_y \{hex msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_y \{hex msg\} \{" 0 0 "Shell" 0 0 1756001786856 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\$::HAVE_YPROBE\} \{ echo \"SKIP (Yprobe não exposto): \$msg\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\$::HAVE_YPROBE\} \{ echo \"SKIP (Yprobe não exposto): \$msg\"; return \}" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::YPROBE\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::YPROBE\]\]" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> Y=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> Y=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_flags \{zexp nexp msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_flags \{zexp nexp msg\} \{" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set z \[examine \$::TOP/Z\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set z \[examine \$::TOP/Z\]" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set n \[examine \$::TOP/N\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set n \[examine \$::TOP/N\]" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$z eq \$zexp && \$n eq \$nexp\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$z eq \$zexp && \$n eq \$nexp\} \{" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     echo \"PASS \$msg (Z=\$z N=\$n)\"" {  } {  } 0 0 "Questa Intel FPGA Info: #     echo \"PASS \$msg (Z=\$z N=\$n)\"" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \} else \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   \} else \{" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     echo \"FAIL \$msg (Z=\$z N=\$n) expected (Z=\$zexp N=\$nexp)\"" {  } {  } 0 0 "Questa Intel FPGA Info: #     echo \"FAIL \$msg (Z=\$z N=\$n) expected (Z=\$zexp N=\$nexp)\"" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786857 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- reset --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- reset --------" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # clear_ctrl" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # step 2" {  } {  } 0 0 "Questa Intel FPGA Info: # step 2" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # step 1" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ========== TESTES ==========" {  } {  } 0 0 "Questa Intel FPGA Info: # ========== TESTES ==========" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) TOS <- 2 (MBRs)" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) TOS <- 2 (MBRs)" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000002 \"Y=MBRs\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000002 \"Y=MBRs\"" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Y=MBRs -> Y=00000002" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Y=MBRs -> Y=00000002" 0 0 "Shell" 0 0 1756001786858 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000002 \"TOS <= 2 (MBRs)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000002 \"TOS <= 2 (MBRs)\"" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS TOS <= 2 (MBRs) -> C=00000002" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS TOS <= 2 (MBRs) -> C=00000002" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"TOS=2\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"TOS=2\"" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS TOS=2 (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS TOS=2 (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) MDR <- 3 (READ)" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) MDR <- 3 (READ)" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) H <- TOS" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) H <- TOS" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enH 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enH 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 4) TOS <- H + MDR => 5" {  } {  } 0 0 "Questa Intel FPGA Info: # 4) TOS <- H + MDR => 5" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786859 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000005 \"Y = H + MDR\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000005 \"Y = H + MDR\"" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Y = H + MDR -> Y=00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Y = H + MDR -> Y=00000005" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000005 \"H + MDR\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000005 \"H + MDR\"" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS H + MDR -> C=00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS H + MDR -> C=00000005" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"Resultado 5\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"Resultado 5\"" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Resultado 5 (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Resultado 5 (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5) PC <- 0 e depois PC <- PC + 1  (com ciclo idle para assentar)" {  } {  } 0 0 "Questa Intel FPGA Info: # 5) PC <- 0 e depois PC <- PC + 1  (com ciclo idle para assentar)" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ula ZERO" {  } {  } 0 0 "Questa Intel FPGA Info: # ula ZERO" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0         ;# H=0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0         ;# H=0" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel H; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel H; ula PASS_B" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1; force -deposit \$TOP/enPC 0        ;# PC=0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1; force -deposit \$TOP/enPC 0        ;# PC=0" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clear_ctrl; step 1                                                     ;# idle" {  } {  } 0 0 "Questa Intel FPGA Info: # clear_ctrl; step 1                                                     ;# idle" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel PC; ula B_PLUS_1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel PC; ula B_PLUS_1" 0 0 "Shell" 0 0 1756001786860 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000001 \"Y = PC + 1\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000001 \"Y = PC + 1\"" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y = PC + 1 -> got 00000002 expected 00000001" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y = PC + 1 -> got 00000002 expected 00000001" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000001 \"PC + 1\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000001 \"PC + 1\"" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL PC + 1 -> got 00000002 expected 00000001" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL PC + 1 -> got 00000002 expected 00000001" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 6) SLL8 (TOS <<= 8) -> C=0x00000500, Y deve ser 0x00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 6) SLL8 (TOS <<= 8) -> C=0x00000500, Y deve ser 0x00000005" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000005 \"Y antes do shift (TOS=5)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000005 \"Y antes do shift (TOS=5)\"" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y antes do shift (TOS=5) -> got 00000500 expected 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y antes do shift (TOS=5) -> got 00000500 expected 00000005" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000500 \"SLL8 (5 << 8)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000500 \"SLL8 (5 << 8)\"" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL SLL8 (5 << 8) -> got 00050000 expected 00000500" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL SLL8 (5 << 8) -> got 00050000 expected 00000500" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"SLL8 flags\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"SLL8 flags\"" 0 0 "Shell" 0 0 1756001786861 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS SLL8 flags (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS SLL8 flags (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 7) SRA1: -4 >> 1 => -2  (Y=-4, C=-2)" {  } {  } 0 0 "Questa Intel FPGA Info: # 7) SRA1: -4 >> 1 => -2  (Y=-4, C=-2)" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#FFFFFFFC#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#FFFFFFFC#" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 1; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 1; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y fffffffc \"Y antes do shift (-4)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y fffffffc \"Y antes do shift (-4)\"" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y antes do shift (-4) -> got fffffffe expected fffffffc" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y antes do shift (-4) -> got fffffffe expected fffffffc" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c fffffffe \"SRA1(-4)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c fffffffe \"SRA1(-4)\"" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL SRA1(-4) -> got ffffffff expected fffffffe" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL SRA1(-4) -> got ffffffff expected fffffffe" 0 0 "Shell" 0 0 1756001786862 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 1 \"SRA1 flags\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 1 \"SRA1 flags\"" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS SRA1 flags (Z=0 N=1)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS SRA1 flags (Z=0 N=1)" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # wave zoomfull" {  } {  } 0 0 "Questa Intel FPGA Info: # wave zoomfull" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 0 ns" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 254 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 254 ns" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \">> Testes concluídos.\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \">> Testes concluídos.\"" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # >> Testes concluídos." {  } {  } 0 0 "Questa Intel FPGA Info: # >> Testes concluídos." 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== fim =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== fim =====" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do scan_bsel_mbrs.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do scan_bsel_mbrs.do" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786863 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clock/reset curto" {  } {  } 0 0 "Questa Intel FPGA Info: # clock/reset curto" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; run 30 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; run 30 ns" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; run 10 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; run 10 ns" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ULA e shifter neutros" {  } {  } 0 0 "Questa Intel FPGA Info: # ULA e shifter neutros" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/F0 0; force -deposit \$TOP/F1 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/F0 0; force -deposit \$TOP/F1 1" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/ENA 0; force -deposit \$TOP/ENB 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/ENA 0; force -deposit \$TOP/ENB 1" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/INVA 0; force -deposit \$TOP/INC 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/INVA 0; force -deposit \$TOP/INC 0" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/SRA1 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/SRA1 0" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # carrega MBR=0x02" {  } {  } 0 0 "Questa Intel FPGA Info: # carrega MBR=0x02" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" 0 0 "Shell" 0 0 1756001786864 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; run 10 ns; force -deposit \$TOP/FETCH 0; run 5 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; run 10 ns; force -deposit \$TOP/FETCH 0; run 5 ns" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Bprobe no topo?" {  } {  } 0 0 "Questa Intel FPGA Info: # Bprobe no topo?" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_BPROBE 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_BPROBE 0" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CANDS \[find signals -r \$TOP/*Bprobe*\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CANDS \[find signals -r \$TOP/*Bprobe*\]" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/ww_Bprobe /mic1_draw/Bprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/ww_Bprobe /mic1_draw/Bprobe" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set BPROBE \[lindex \$CANDS 0\]; set HAVE_BPROBE 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set BPROBE \[lindex \$CANDS 0\]; set HAVE_BPROBE 1 \}" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"---- varrendo bsel_oh com MBR=0x02 ----\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"---- varrendo bsel_oh com MBR=0x02 ----\"" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ---- varrendo bsel_oh com MBR=0x02 ----" {  } {  } 0 0 "Questa Intel FPGA Info: # ---- varrendo bsel_oh com MBR=0x02 ----" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # for \{set i 0\} \{\$i<10\} \{incr i\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # for \{set i 0\} \{\$i<10\} \{incr i\} \{" 0 0 "Shell" 0 0 1756001786865 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit \$TOP/bsel_oh(\$i) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit \$TOP/bsel_oh(\$i) 1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   run 2 ns" {  } {  } 0 0 "Questa Intel FPGA Info: #   run 2 ns" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set z \[examine \$TOP/Z\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set z \[examine \$TOP/Z\]" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$::HAVE_BPROBE\} \{ set bp \[examine -radix hex \$BPROBE\]; echo \"bsel_oh(\$i)=1 -> Bprobe=\$bp  Z=\$z\" \} else \{ echo \"bsel_oh(\$i)=1 -> Z=\$z\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$::HAVE_BPROBE\} \{ set bp \[examine -radix hex \$BPROBE\]; echo \"bsel_oh(\$i)=1 -> Bprobe=\$bp  Z=\$z\" \} else \{ echo \"bsel_oh(\$i)=1 -> Z=\$z\" \}" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(0)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(0)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(1)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(1)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(2)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(2)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(3)=1 -> Bprobe=00000002  Z=0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(3)=1 -> Bprobe=00000002  Z=0" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(4)=1 -> Bprobe=00000002  Z=0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(4)=1 -> Bprobe=00000002  Z=0" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(5)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(5)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(6)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(6)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(7)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(7)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(8)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(8)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(9)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(9)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786866 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu).\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu).\"" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu)." {  } {  } 0 0 "Questa Intel FPGA Info: # Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu)." 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 2 us" {  } {  } 0 0 "Questa Intel FPGA Info: # run 2 us" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: do MIC_1_run_msim_gate_vhdl.do" {  } {  } 0 0 "Questa Intel FPGA Info: do MIC_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is luizhengs@luizhengs-IdeaPad-3-15ALC6." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is luizhengs@luizhengs-IdeaPad-3-15ALC6." 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786867 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -93 -work work \{MIC_1.vho\}" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 23:11:30 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 23:11:30 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work MIC_1.vho " 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package STANDARD" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package TEXTIO" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1756001786868 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity mic1_draw" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture structure of mic1_draw" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 23:11:31 on Aug 23,2025, Elapsed time: 0:00:01" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 23:11:31 on Aug 23,2025, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 23:11:31 on Aug 23,2025, Elapsed time: 0:03:20" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 23:11:31 on Aug 23,2025, Elapsed time: 0:03:20" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 2, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 2, Warnings: 0" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t ns work.mic1_draw " 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 23:11:31 on Aug 23,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 23:11:31 on Aug 23,2025" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-8009) Loading existing optimized design _opt" {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-8009) Loading existing optimized design _opt" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading std.standard" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading std.standard" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading std.textio(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1756001786869 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas_pack" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.altera_primitives_components" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim.altera_lnsim_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim.altera_lnsim_components" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_atom_pack(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_atom_pack(body)" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_components" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_components" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.mic1_draw(structure)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.mic1_draw(structure)#1" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_obuf(arch)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_obuf(arch)#1" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_ibuf(arch)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_io_ibuf(arch)#1" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#347" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#347" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#219" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#219" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#346" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#346" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7" 0 0 "Shell" 0 0 1756001786870 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#1" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#342" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#342" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#363" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#363" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#358" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#358" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#2" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera.dffeas(vital_dffeas)#3" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#288" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#288" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29" 0 0 "Shell" 0 0 1756001786871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#292" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#292" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#216" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#216" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#340" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#340" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#318" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#318" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#333" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#333" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#233" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#233" 0 0 "Shell" 0 0 1756001786872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#339" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#339" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#185" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#185" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#190" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#190" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#364" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#364" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#198" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#198" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#338" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#338" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#254" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#254" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#266" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#266" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#348" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#348" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#269" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#269" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270" 0 0 "Shell" 0 0 1756001786873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#272" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#272" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#291" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#291" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#353" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#353" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#362" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#362" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#365" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#365" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # (2) (opcional) agrupar as ondas" {  } {  } 0 0 "Questa Intel FPGA Info: # (2) (opcional) agrupar as ondas" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do group_waves.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do group_waves.do" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ======= group_waves.do (com Yprobe/Bprobe/Cprobe) =======" {  } {  } 0 0 "Questa Intel FPGA Info: # ======= group_waves.do (com Yprobe/Bprobe/Cprobe) =======" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw   ;# troque se seu topo tiver outro nome" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw   ;# troque se seu topo tiver outro nome" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # quietly WaveActivateNextPane \{\} 0" {  } {  } 0 0 "Questa Intel FPGA Info: # quietly WaveActivateNextPane \{\} 0" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view wave" {  } {  } 0 0 "Questa Intel FPGA Info: # view wave" 0 0 "Shell" 0 0 1756001786874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.wave.interior.cs.body.pw.wf" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.wave.interior.cs.body.pw.wf" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Aparência" {  } {  } 0 0 "Questa Intel FPGA Info: # Aparência" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -namecolwidth 260" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -namecolwidth 260" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -valuecolwidth 120" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -valuecolwidth 120" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -justifyvalue left" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -justifyvalue left" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -signalnamewidth 1" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -signalnamewidth 1" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # configure wave -timelineunits ns" {  } {  } 0 0 "Questa Intel FPGA Info: # configure wave -timelineunits ns" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Clock e Reset" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Clock e Reset" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/clk" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/clk" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/rst" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{CLK_RST\} \$TOP/rst" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Enables (escrita no C-bus)" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Enables (escrita no C-bus)" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{EN_writeC\} \$TOP/enH \$TOP/enOPC \$TOP/enTOS \$TOP/enCPP \\" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{EN_writeC\} \$TOP/enH \$TOP/enOPC \$TOP/enTOS \$TOP/enCPP \\" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #                                    \$TOP/enLV \$TOP/enSP  \$TOP/enPC  \$TOP/enMDR \$TOP/enMAR" {  } {  } 0 0 "Questa Intel FPGA Info: #                                    \$TOP/enLV \$TOP/enSP  \$TOP/enPC  \$TOP/enMDR \$TOP/enMAR" 0 0 "Shell" 0 0 1756001786875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) BSEL one-hot (com rótulos)" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) BSEL one-hot (com rótulos)" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # foreach \{label idx\} \{B_H 0 B_PC 1 B_MDR 2 B_MBRs 3 B_MBRu 4 B_SP 5 B_LV 6 B_CPP 7 B_TOS 8 B_OPC 9\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # foreach \{label idx\} \{B_H 0 B_PC 1 B_MDR 2 B_MBRs 3 B_MBRu 4 B_SP 5 B_LV 6 B_CPP 7 B_TOS 8 B_OPC 9\} \{" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\[llength \[find signals \$TOP/bsel_oh\\(\$idx\\)\]\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\[llength \[find signals \$TOP/bsel_oh\\(\$idx\\)\]\]\} \{" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     add wave -noupdate -group \{BSEL_onehot\} -radix binary -label \$label \$TOP/bsel_oh\\(\$idx\\)" {  } {  } 0 0 "Questa Intel FPGA Info: #     add wave -noupdate -group \{BSEL_onehot\} -radix binary -label \$label \$TOP/bsel_oh\\(\$idx\\)" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 4) ULA" {  } {  } 0 0 "Questa Intel FPGA Info: # 4) ULA" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{ULA_ctrl\} \$TOP/F0 \$TOP/F1 \$TOP/ENA \$TOP/ENB \$TOP/INVA \$TOP/INC" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{ULA_ctrl\} \$TOP/F0 \$TOP/F1 \$TOP/ENA \$TOP/ENB \$TOP/INVA \$TOP/INC" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5) Shifter" {  } {  } 0 0 "Questa Intel FPGA Info: # 5) Shifter" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{SHIFTER\} \$TOP/SLL8 \$TOP/SRA1" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{SHIFTER\} \$TOP/SLL8 \$TOP/SRA1" 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 6) Interface \"memória\"" {  } {  } 0 0 "Questa Intel FPGA Info: # 6) Interface \"memória\"" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} \$TOP/FETCH \$TOP/READ" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} \$TOP/FETCH \$TOP/READ" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MBR_in" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MBR_in" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MDR_in" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{MEM_IF\} -radix hex \$TOP/MDR_in" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 7) Flags" {  } {  } 0 0 "Questa Intel FPGA Info: # 7) Flags" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave -noupdate -group \{FLAGS\} \$TOP/Z \$TOP/N" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave -noupdate -group \{FLAGS\} \$TOP/Z \$TOP/N" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 8) BUSES  tenta pinos/sondas" {  } {  } 0 0 "Questa Intel FPGA Info: # 8) BUSES  tenta pinos/sondas" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc _add_first \{pattern group radix\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc _add_first \{pattern group radix\} \{" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set L \[find signals -r \$pattern\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set L \[find signals -r \$pattern\]" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\[llength \$L\] > 0\} \{ add wave -noupdate -group \$group -radix \$radix \[lindex \$L 0\] \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\[llength \$L\] > 0\} \{ add wave -noupdate -group \$group -radix \$radix \[lindex \$L 0\] \}" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*A_H*\"    BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*A_H*\"    BUSES hex" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bbus*\"   BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bbus*\"   BUSES hex" 0 0 "Shell" 0 0 1756001786877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cbus*\"   BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cbus*\"   BUSES hex" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Bprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Cprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # _add_first \"\$TOP/*Yprobe*\" BUSES hex" {  } {  } 0 0 "Questa Intel FPGA Info: # _add_first \"\$TOP/*Yprobe*\" BUSES hex" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # wave zoomfull" {  } {  } 0 0 "Questa Intel FPGA Info: # wave zoomfull" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 0 ns" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 837 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 837 ns" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \">> group_waves: pronto.\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \">> group_waves: pronto.\"" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # >> group_waves: pronto." {  } {  } 0 0 "Questa Intel FPGA Info: # >> group_waves: pronto." 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # (3) aplicar os estímulos (2+3, PC+1, SLL8, SRA1&)" {  } {  } 0 0 "Questa Intel FPGA Info: # (3) aplicar os estímulos (2+3, PC+1, SLL8, SRA1&)" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do stim_debug_y.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do stim_debug_y.do" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== stim_debug_y.do =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== stim_debug_y.do =====" 0 0 "Shell" 0 0 1756001786878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Relógio 10 ns (50% duty)" {  } {  } 0 0 "Questa Intel FPGA Info: # Relógio 10 ns (50% duty)" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Helpers" {  } {  } 0 0 "Questa Intel FPGA Info: # Helpers" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run 10 ns \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run 10 ns \} \}" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel \{src\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel \{src\} \{" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" {  } {  } 0 0 "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit sim:/mic1_draw/bsel_oh(\$IDX(\$src)) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit sim:/mic1_draw/bsel_oh(\$IDX(\$src)) 1" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc ula \{mode\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc ula \{mode\} \{" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     PASS_B   \{force -deposit sim:/mic1_draw/F0 0; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 0; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     PASS_B   \{force -deposit sim:/mic1_draw/F0 0; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 0; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit sim:/mic1_draw/F0 1; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 1; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit sim:/mic1_draw/F0 1; force -deposit sim:/mic1_draw/F1 1; force -deposit sim:/mic1_draw/ENA 1; force -deposit sim:/mic1_draw/ENB 1; force -deposit sim:/mic1_draw/INVA 0; force -deposit sim:/mic1_draw/INC 0\}" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Reset" {  } {  } 0 0 "Questa Intel FPGA Info: # Reset" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; step 2" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; step 2" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; step 1" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0" 0 0 "Shell" 0 0 1756001786880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Monta TOS=5 (2 via MBRs + 3 via MDR)" {  } {  } 0 0 "Questa Intel FPGA Info: # Monta TOS=5 (2 via MBRs + 3 via MDR)" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#; force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#; force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#; force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#; force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1; force -deposit \$TOP/enTOS 0" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Seleciona TOS no B-bus e deixa ULA em PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # Seleciona TOS no B-bus e deixa ULA em PASS_B" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Descobre os pinos/sondas" {  } {  } 0 0 "Questa Intel FPGA Info: # Descobre os pinos/sondas" 0 0 "Shell" 0 0 1756001786881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set YSIG \[lindex \[concat \[find signals -r \$TOP/*Yprobe*\]\] 0\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set YSIG \[lindex \[concat \[find signals -r \$TOP/*Yprobe*\]\] 0\]" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Yprobe" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CSIG \[lindex \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\] 0\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CSIG \[lindex \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\] 0\]" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Cprobe1" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Cprobe1" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # puts \">> Usando Y=\$YSIG   C=\$CSIG\"" {  } {  } 0 0 "Questa Intel FPGA Info: # puts \">> Usando Y=\$YSIG   C=\$CSIG\"" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) Antes do shift" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) Antes do shift" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # run 1 ns" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set y0 \[examine -radix hex \$YSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set y0 \[examine -radix hex \$YSIG\]" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000005" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set c0 \[examine -radix hex \$CSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set c0 \[examine -radix hex \$CSIG\]" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000005" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"ANTES:  Y=\$y0   C=\$c0   (esperado: Y=00000005, C=00000005)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"ANTES:  Y=\$y0   C=\$c0   (esperado: Y=00000005, C=00000005)\"" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ANTES:  Y=00000005   C=00000005   (esperado: Y=00000005, C=00000005)" {  } {  } 0 0 "Questa Intel FPGA Info: # ANTES:  Y=00000005   C=00000005   (esperado: Y=00000005, C=00000005)" 0 0 "Shell" 0 0 1756001786882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) Liga SLL8" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) Liga SLL8" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 1 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # run 1 ns" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set y1 \[examine -radix hex \$YSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set y1 \[examine -radix hex \$YSIG\]" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000005" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set c1 \[examine -radix hex \$CSIG\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set c1 \[examine -radix hex \$CSIG\]" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 00000500" {  } {  } 0 0 "Questa Intel FPGA Info: # 00000500" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"DEPOIS: Y=\$y1   C=\$c1   (esperado: Y=00000005, C=00000500)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"DEPOIS: Y=\$y1   C=\$c1   (esperado: Y=00000005, C=00000500)\"" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # DEPOIS: Y=00000005   C=00000500   (esperado: Y=00000005, C=00000500)" {  } {  } 0 0 "Questa Intel FPGA Info: # DEPOIS: Y=00000005   C=00000500   (esperado: Y=00000005, C=00000500)" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) Quem dirige essas nets?  (comando correto no Questa)" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) Quem dirige essas nets?  (comando correto no Questa)" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\$YSIG ne \"\"\} \{ echo \"Drivers de Y:\"; drivers \$YSIG \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\$YSIG ne \"\"\} \{ echo \"Drivers de Y:\"; drivers \$YSIG \}" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Drivers de Y:" {  } {  } 0 0 "Questa Intel FPGA Info: # Drivers de Y:" 0 0 "Shell" 0 0 1756001786883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Drivers for /mic1_draw/Yprobe(31:0):" {  } {  } 0 0 "Questa Intel FPGA Info: # Drivers for /mic1_draw/Yprobe(31:0):" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    32'h00000005  : Signal /mic1_draw/Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: #    32'h00000005  : Signal /mic1_draw/Yprobe" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #      32'h00000005 : Driver /mic1_draw/line__1600" {  } {  } 0 0 "Questa Intel FPGA Info: #      32'h00000005 : Driver /mic1_draw/line__1600" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\$CSIG ne \"\"\} \{ echo \"Drivers de C:\"; drivers \$CSIG \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\$CSIG ne \"\"\} \{ echo \"Drivers de C:\"; drivers \$CSIG \}" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Drivers de C:" {  } {  } 0 0 "Questa Intel FPGA Info: # Drivers de C:" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Drivers for /mic1_draw/Cprobe1(31:0):" {  } {  } 0 0 "Questa Intel FPGA Info: # Drivers for /mic1_draw/Cprobe1(31:0):" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    32'h00000500  : Signal /mic1_draw/Cprobe1" {  } {  } 0 0 "Questa Intel FPGA Info: #    32'h00000500  : Signal /mic1_draw/Cprobe1" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #      32'h00000500 : Driver /mic1_draw/line__1599" {  } {  } 0 0 "Questa Intel FPGA Info: #      32'h00000500 : Driver /mic1_draw/line__1599" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== fim =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== fim =====" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do stim_mic1_gate.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do stim_mic1_gate.do" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== stim_mic1_gate.do (checa C e Y; PC+1 corrigido) =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== stim_mic1_gate.do (checa C e Y; PC+1 corrigido) =====" 0 0 "Shell" 0 0 1756001786884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- clock 10 ns (50% duty) --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- clock 10 ns (50% duty) --------" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set T  \"10 ns\"" {  } {  } 0 0 "Questa Intel FPGA Info: # set T  \"10 ns\"" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 10 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 10 ns" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TH \"5 ns\"" {  } {  } 0 0 "Questa Intel FPGA Info: # set TH \"5 ns\"" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 5 ns" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \$TH -repeat \$T" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \$TH -repeat \$T" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- helpers --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- helpers --------" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run \$::T \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc step \{n\} \{ for \{set i 0\} \{\$i<\$n\} \{incr i\} \{ run \$::T \} \}" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{" 0 0 "Shell" 0 0 1756001786885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit \$::TOP/bsel_oh(\$i) 0 \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit \$::TOP/bsel_oh(\$i) 0 \}" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel \{src\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel \{src\} \{" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" {  } {  } 0 0 "Questa Intel FPGA Info: #   array set IDX \{H 0 PC 1 MDR 2 MBRs 3 MBRu 4 SP 5 LV 6 CPP 7 TOS 8 OPC 9\}" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\[info exists IDX(\$src)\]\} \{ echo \"bsel: fonte '\$src' inválida\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\[info exists IDX(\$src)\]\} \{ echo \"bsel: fonte '\$src' inválida\"; return \}" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit \$::TOP/bsel_oh(\$IDX(\$src)) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit \$::TOP/bsel_oh(\$IDX(\$src)) 1" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc clear_ctrl \{\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc clear_ctrl \{\} \{" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   foreach s \{enH enOPC enTOS enCPP enLV enSP enPC enMDR enMAR F0 F1 ENA ENB INVA INC SLL8 SRA1 FETCH READ\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   foreach s \{enH enOPC enTOS enCPP enLV enSP enPC enMDR enMAR F0 F1 ENA ENB INVA INC SLL8 SRA1 FETCH READ\} \{" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     force -deposit \$::TOP/\$s 0" {  } {  } 0 0 "Questa Intel FPGA Info: #     force -deposit \$::TOP/\$s 0" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc ula \{mode\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc ula \{mode\} \{" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   switch -exact -- \$mode \{" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     PASS_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     PASS_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_PLUS_B \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     B_PLUS_1 \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 1\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     B_PLUS_1 \{force -deposit \$::TOP/F0 1; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 1\}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_AND_B  \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_AND_B  \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     A_OR_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     A_OR_B   \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 1; force -deposit \$::TOP/ENA 1; force -deposit \$::TOP/ENB 1; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     ZERO     \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 0; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" {  } {  } 0 0 "Questa Intel FPGA Info: #     ZERO     \{force -deposit \$::TOP/F0 0; force -deposit \$::TOP/F1 0; force -deposit \$::TOP/ENA 0; force -deposit \$::TOP/ENB 0; force -deposit \$::TOP/INVA 0; force -deposit \$::TOP/INC 0\}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- localizar C-bus (Cprobe/Cbus) e Yprobe --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- localizar C-bus (Cprobe/Cbus) e Yprobe --------" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_CBUS 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_CBUS 0" 0 0 "Shell" 0 0 1756001786887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CANDS \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CANDS \[concat \[find signals -r \$TOP/*Cprobe*\] \[find signals -r \$TOP/*Cbus*\]\]" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Cprobe1 /mic1_draw/ww_Cprobe1" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Cprobe1 /mic1_draw/ww_Cprobe1" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set CBUS \[lindex \$CANDS 0\]; set HAVE_CBUS 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set CBUS \[lindex \$CANDS 0\]; set HAVE_CBUS 1 \}" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_YPROBE 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_YPROBE 0" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set YCANDS \[find signals -r \$TOP/*Yprobe*\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set YCANDS \[find signals -r \$TOP/*Yprobe*\]" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/Yprobe /mic1_draw/ww_Yprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/Yprobe /mic1_draw/ww_Yprobe" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$YCANDS\] > 0\} \{ set YPROBE \[lindex \$YCANDS 0\]; set HAVE_YPROBE 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$YCANDS\] > 0\} \{ set YPROBE \[lindex \$YCANDS 0\]; set HAVE_YPROBE 1 \}" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # normalização de hex" {  } {  } 0 0 "Questa Intel FPGA Info: # normalização de hex" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc _hexnorm \{h\} \{ return \[string tolower \[string map -nocase \{16# \"\" # \"\"\} \$h\]\] \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc _hexnorm \{h\} \{ return \[string tolower \[string map -nocase \{16# \"\" # \"\"\} \$h\]\] \}" 0 0 "Shell" 0 0 1756001786888 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_c \{hex msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_c \{hex msg\} \{" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\$::HAVE_CBUS\} \{ echo \"SKIP (Cbus não visível): \$msg\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\$::HAVE_CBUS\} \{ echo \"SKIP (Cbus não visível): \$msg\"; return \}" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::CBUS\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::CBUS\]\]" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> C=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> C=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_y \{hex msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_y \{hex msg\} \{" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{!\$::HAVE_YPROBE\} \{ echo \"SKIP (Yprobe não exposto): \$msg\"; return \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{!\$::HAVE_YPROBE\} \{ echo \"SKIP (Yprobe não exposto): \$msg\"; return \}" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::YPROBE\]\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set v \[string tolower \[examine -radix hex \$::YPROBE\]\]" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set e \[_hexnorm \$hex\]" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> Y=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$v eq \$e\} \{ echo \"PASS \$msg -> Y=\$v\" \} else \{ echo \"FAIL \$msg -> got \$v expected \$e\" \}" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc expect_flags \{zexp nexp msg\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # proc expect_flags \{zexp nexp msg\} \{" 0 0 "Shell" 0 0 1756001786889 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set z \[examine \$::TOP/Z\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set z \[examine \$::TOP/Z\]" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set n \[examine \$::TOP/N\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set n \[examine \$::TOP/N\]" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$z eq \$zexp && \$n eq \$nexp\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$z eq \$zexp && \$n eq \$nexp\} \{" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     echo \"PASS \$msg (Z=\$z N=\$n)\"" {  } {  } 0 0 "Questa Intel FPGA Info: #     echo \"PASS \$msg (Z=\$z N=\$n)\"" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \} else \{" {  } {  } 0 0 "Questa Intel FPGA Info: #   \} else \{" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     echo \"FAIL \$msg (Z=\$z N=\$n) expected (Z=\$zexp N=\$nexp)\"" {  } {  } 0 0 "Questa Intel FPGA Info: #     echo \"FAIL \$msg (Z=\$z N=\$n) expected (Z=\$zexp N=\$nexp)\"" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   \}" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -------- reset --------" {  } {  } 0 0 "Questa Intel FPGA Info: # -------- reset --------" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # clear_ctrl" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # step 2" {  } {  } 0 0 "Questa Intel FPGA Info: # step 2" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # step 1" 0 0 "Shell" 0 0 1756001786890 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ========== TESTES ==========" {  } {  } 0 0 "Questa Intel FPGA Info: # ========== TESTES ==========" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1) TOS <- 2 (MBRs)" {  } {  } 0 0 "Questa Intel FPGA Info: # 1) TOS <- 2 (MBRs)" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; step 1; force -deposit \$TOP/FETCH 0" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MBRs; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000002 \"Y=MBRs\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000002 \"Y=MBRs\"" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Y=MBRs -> Y=00000002" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Y=MBRs -> Y=00000002" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000002 \"TOS <= 2 (MBRs)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000002 \"TOS <= 2 (MBRs)\"" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS TOS <= 2 (MBRs) -> C=00000002" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS TOS <= 2 (MBRs) -> C=00000002" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"TOS=2\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"TOS=2\"" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS TOS=2 (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS TOS=2 (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 2) MDR <- 3 (READ)" {  } {  } 0 0 "Questa Intel FPGA Info: # 2) MDR <- 3 (READ)" 0 0 "Shell" 0 0 1756001786891 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#00000003#" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 3) H <- TOS" {  } {  } 0 0 "Questa Intel FPGA Info: # 3) H <- TOS" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B; force -deposit \$TOP/enH 1; step 1" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enH 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enH 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 4) TOS <- H + MDR => 5" {  } {  } 0 0 "Questa Intel FPGA Info: # 4) TOS <- H + MDR => 5" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula A_PLUS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000005 \"Y = H + MDR\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000005 \"Y = H + MDR\"" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Y = H + MDR -> Y=00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Y = H + MDR -> Y=00000005" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000005 \"H + MDR\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000005 \"H + MDR\"" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS H + MDR -> C=00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS H + MDR -> C=00000005" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"Resultado 5\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"Resultado 5\"" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS Resultado 5 (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS Resultado 5 (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786892 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 5) PC <- 0 e depois PC <- PC + 1  (com ciclo idle para assentar)" {  } {  } 0 0 "Questa Intel FPGA Info: # 5) PC <- 0 e depois PC <- PC + 1  (com ciclo idle para assentar)" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ula ZERO" {  } {  } 0 0 "Questa Intel FPGA Info: # ula ZERO" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0         ;# H=0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enH 1; step 1; force -deposit \$TOP/enH 0         ;# H=0" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel H; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel H; ula PASS_B" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1; force -deposit \$TOP/enPC 0        ;# PC=0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1; force -deposit \$TOP/enPC 0        ;# PC=0" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clear_ctrl; step 1                                                     ;# idle" {  } {  } 0 0 "Questa Intel FPGA Info: # clear_ctrl; step 1                                                     ;# idle" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel PC; ula B_PLUS_1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel PC; ula B_PLUS_1" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 1; step 1" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000001 \"Y = PC + 1\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000001 \"Y = PC + 1\"" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y = PC + 1 -> got 00000002 expected 00000001" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y = PC + 1 -> got 00000002 expected 00000001" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000001 \"PC + 1\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000001 \"PC + 1\"" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL PC + 1 -> got 00000002 expected 00000001" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL PC + 1 -> got 00000002 expected 00000001" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enPC 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786893 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 6) SLL8 (TOS <<= 8) -> C=0x00000500, Y deve ser 0x00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # 6) SLL8 (TOS <<= 8) -> C=0x00000500, Y deve ser 0x00000005" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 1; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y 00000005 \"Y antes do shift (TOS=5)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y 00000005 \"Y antes do shift (TOS=5)\"" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y antes do shift (TOS=5) -> got 00000500 expected 00000005" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y antes do shift (TOS=5) -> got 00000500 expected 00000005" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c 00000500 \"SLL8 (5 << 8)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c 00000500 \"SLL8 (5 << 8)\"" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL SLL8 (5 << 8) -> got 00050000 expected 00000500" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL SLL8 (5 << 8) -> got 00050000 expected 00000500" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 0 \"SLL8 flags\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 0 \"SLL8 flags\"" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS SLL8 flags (Z=0 N=0)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS SLL8 flags (Z=0 N=0)" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 7) SRA1: -4 >> 1 => -2  (Y=-4, C=-2)" {  } {  } 0 0 "Questa Intel FPGA Info: # 7) SRA1: -4 >> 1 => -2  (Y=-4, C=-2)" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#FFFFFFFC#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MDR_in 16#FFFFFFFC#" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/READ 1; step 1; force -deposit \$TOP/READ 0" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel MDR; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel MDR; ula PASS_B; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786894 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel TOS; ula PASS_B" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 1; force -deposit \$TOP/enTOS 1; step 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 1; force -deposit \$TOP/enTOS 1; step 1" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_y fffffffc \"Y antes do shift (-4)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_y fffffffc \"Y antes do shift (-4)\"" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL Y antes do shift (-4) -> got fffffffe expected fffffffc" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL Y antes do shift (-4) -> got fffffffe expected fffffffc" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_c fffffffe \"SRA1(-4)\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_c fffffffe \"SRA1(-4)\"" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # FAIL SRA1(-4) -> got ffffffff expected fffffffe" {  } {  } 0 0 "Questa Intel FPGA Info: # FAIL SRA1(-4) -> got ffffffff expected fffffffe" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # expect_flags 0 1 \"SRA1 flags\"" {  } {  } 0 0 "Questa Intel FPGA Info: # expect_flags 0 1 \"SRA1 flags\"" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # PASS SRA1 flags (Z=0 N=1)" {  } {  } 0 0 "Questa Intel FPGA Info: # PASS SRA1 flags (Z=0 N=1)" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SRA1 0; force -deposit \$TOP/enTOS 0; bsel_none; clear_ctrl" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # update" {  } {  } 0 0 "Questa Intel FPGA Info: # update" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # wave zoomfull" {  } {  } 0 0 "Questa Intel FPGA Info: # wave zoomfull" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 0 ns" 0 0 "Shell" 0 0 1756001786895 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 254 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # 254 ns" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \">> Testes concluídos.\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \">> Testes concluídos.\"" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # >> Testes concluídos." {  } {  } 0 0 "Questa Intel FPGA Info: # >> Testes concluídos." 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ===== fim =====" {  } {  } 0 0 "Questa Intel FPGA Info: # ===== fim =====" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do scan_bsel_mbrs.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do scan_bsel_mbrs.do" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # onerror \{resume\}" {  } {  } 0 0 "Questa Intel FPGA Info: # onerror \{resume\}" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # set TOP sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # sim:/mic1_draw" {  } {  } 0 0 "Questa Intel FPGA Info: # sim:/mic1_draw" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # clock/reset curto" {  } {  } 0 0 "Questa Intel FPGA Info: # clock/reset curto" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" {  } {  } 0 0 "Questa Intel FPGA Info: # force -freeze \$TOP/clk 0 0, 1 \{5 ns\} -repeat \{10 ns\}" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; run 30 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 1; run 30 ns" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; run 10 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/rst 0; run 10 ns" 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786896 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ULA e shifter neutros" {  } {  } 0 0 "Questa Intel FPGA Info: # ULA e shifter neutros" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/F0 0; force -deposit \$TOP/F1 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/F0 0; force -deposit \$TOP/F1 1" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/ENA 0; force -deposit \$TOP/ENB 1" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/ENA 0; force -deposit \$TOP/ENB 1" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/INVA 0; force -deposit \$TOP/INC 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/INVA 0; force -deposit \$TOP/INC 0" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/SRA1 0" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/SLL8 0; force -deposit \$TOP/SRA1 0" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # carrega MBR=0x02" {  } {  } 0 0 "Questa Intel FPGA Info: # carrega MBR=0x02" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/MBR_in 16#02#" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; run 10 ns; force -deposit \$TOP/FETCH 0; run 5 ns" {  } {  } 0 0 "Questa Intel FPGA Info: # force -deposit \$TOP/FETCH 1; run 10 ns; force -deposit \$TOP/FETCH 0; run 5 ns" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" {  } {  } 0 0 "Questa Intel FPGA Info: # proc bsel_none \{\} \{ for \{set i 0\} \{\$i<10\} \{incr i\} \{ force -deposit sim:/mic1_draw/bsel_oh(\$i) 0 \} \}" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Bprobe no topo?" {  } {  } 0 0 "Questa Intel FPGA Info: # Bprobe no topo?" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set HAVE_BPROBE 0" {  } {  } 0 0 "Questa Intel FPGA Info: # set HAVE_BPROBE 0" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 0" {  } {  } 0 0 "Questa Intel FPGA Info: # 0" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # set CANDS \[find signals -r \$TOP/*Bprobe*\]" {  } {  } 0 0 "Questa Intel FPGA Info: # set CANDS \[find signals -r \$TOP/*Bprobe*\]" 0 0 "Shell" 0 0 1756001786897 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /mic1_draw/ww_Bprobe /mic1_draw/Bprobe" {  } {  } 0 0 "Questa Intel FPGA Info: # /mic1_draw/ww_Bprobe /mic1_draw/Bprobe" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set BPROBE \[lindex \$CANDS 0\]; set HAVE_BPROBE 1 \}" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[llength \$CANDS\] > 0\} \{ set BPROBE \[lindex \$CANDS 0\]; set HAVE_BPROBE 1 \}" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"---- varrendo bsel_oh com MBR=0x02 ----\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"---- varrendo bsel_oh com MBR=0x02 ----\"" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ---- varrendo bsel_oh com MBR=0x02 ----" {  } {  } 0 0 "Questa Intel FPGA Info: # ---- varrendo bsel_oh com MBR=0x02 ----" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # for \{set i 0\} \{\$i<10\} \{incr i\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # for \{set i 0\} \{\$i<10\} \{incr i\} \{" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: #   bsel_none" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   force -deposit \$TOP/bsel_oh(\$i) 1" {  } {  } 0 0 "Questa Intel FPGA Info: #   force -deposit \$TOP/bsel_oh(\$i) 1" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   run 2 ns" {  } {  } 0 0 "Questa Intel FPGA Info: #   run 2 ns" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   set z \[examine \$TOP/Z\]" {  } {  } 0 0 "Questa Intel FPGA Info: #   set z \[examine \$TOP/Z\]" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #   if \{\$::HAVE_BPROBE\} \{ set bp \[examine -radix hex \$BPROBE\]; echo \"bsel_oh(\$i)=1 -> Bprobe=\$bp  Z=\$z\" \} else \{ echo \"bsel_oh(\$i)=1 -> Z=\$z\" \}" {  } {  } 0 0 "Questa Intel FPGA Info: #   if \{\$::HAVE_BPROBE\} \{ set bp \[examine -radix hex \$BPROBE\]; echo \"bsel_oh(\$i)=1 -> Bprobe=\$bp  Z=\$z\" \} else \{ echo \"bsel_oh(\$i)=1 -> Z=\$z\" \}" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(0)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(0)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(1)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(1)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786898 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(2)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(2)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(3)=1 -> Bprobe=00000002  Z=0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(3)=1 -> Bprobe=00000002  Z=0" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(4)=1 -> Bprobe=00000002  Z=0" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(4)=1 -> Bprobe=00000002  Z=0" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(5)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(5)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(6)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(6)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(7)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(7)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(8)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(8)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_oh(9)=1 -> Bprobe=00000000  Z=1" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_oh(9)=1 -> Bprobe=00000000  Z=1" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # bsel_none" {  } {  } 0 0 "Questa Intel FPGA Info: # bsel_none" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # echo \"Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu).\"" {  } {  } 0 0 "Questa Intel FPGA Info: # echo \"Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu).\"" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu)." {  } {  } 0 0 "Questa Intel FPGA Info: # Dica: indice com Z=0 e/ou Bprobe!=0 é a fonte do B-bus (MBRs/MBRu)." 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run 2 us" {  } {  } 0 0 "Questa Intel FPGA Info: # run 2 us" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 23:16:26 on Aug 23,2025, Elapsed time: 0:04:55" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 23:16:26 on Aug 23,2025, Elapsed time: 0:04:55" 0 0 "Shell" 0 0 1756001786899 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1756001786900 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1756001787001 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1756001787002 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_1_nativelink_simulation.rpt" {  } { { "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_1_nativelink_simulation.rpt" "0" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1756001787002 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1756001787002 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 5 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756001787003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 23 23:16:27 2025 " "Processing ended: Sat Aug 23 23:16:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756001787003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:25:08 " "Elapsed time: 00:25:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756001787003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756001787003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1756001787003 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1756001791866 ""}
