INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB01_0923/share_repo/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/4X4crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB01_0923/share_repo/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module dmux_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB01_0923/share_repo/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/crossbar4x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar4x4_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/LogicDesignExperiment/LAB01_0923/share_repo/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/crossbar4x4_tb.v:50]
