--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.093ns.
--------------------------------------------------------------------------------
Slack:     -0.093ns SYSCLK
Report:    0.093ns skew fails   0.000ns timing constraint by -0.093ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y32.CLKA                1.250  0.068
BUFGMUX_X3Y16.O              RAMB16_X2Y30.CLKA                1.249  0.067
BUFGMUX_X3Y16.O              SLICE_X18Y59.CLK                 1.268  0.086
BUFGMUX_X3Y16.O              SLICE_X18Y60.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X18Y61.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X19Y60.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X19Y62.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X20Y60.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X21Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X22Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X22Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X22Y60.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X23Y65.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.275  0.093
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X31Y62.CLK                 1.252  0.070
BUFGMUX_X3Y16.O              SLICE_X33Y62.CLK                 1.253  0.071
BUFGMUX_X3Y16.O              SLICE_X34Y61.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X42Y71.CLK                 1.238  0.056
BUFGMUX_X3Y16.O              SLICE_X35Y61.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X35Y63.CLK                 1.252  0.070
BUFGMUX_X3Y16.O              SLICE_X36Y61.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X37Y61.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X49Y61.CLK                 1.248  0.066
BUFGMUX_X3Y16.O              SLICE_X49Y62.CLK                 1.249  0.067
BUFGMUX_X3Y16.O              SLICE_X22Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X23Y60.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X32Y56.CLK                 1.240  0.058
BUFGMUX_X3Y16.O              SLICE_X33Y60.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X40Y64.CLK                 1.252  0.070
BUFGMUX_X3Y16.O              SLICE_X40Y66.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X41Y64.CLK                 1.252  0.070
BUFGMUX_X3Y16.O              SLICE_X41Y66.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X24Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X24Y60.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.275  0.093
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y65.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y66.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X20Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X21Y60.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X21Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X25Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.089
BUFGMUX_X3Y16.O              SLICE_X19Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X19Y59.CLK                 1.268  0.086
BUFGMUX_X3Y16.O              SLICE_X22Y57.CLK                 1.263  0.081
BUFGMUX_X3Y16.O              SLICE_X24Y57.CLK                 1.263  0.081
BUFGMUX_X3Y16.O              SLICE_X26Y57.CLK                 1.264  0.082
BUFGMUX_X3Y16.O              SLICE_X26Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X27Y55.CLK                 1.261  0.079
BUFGMUX_X3Y16.O              SLICE_X27Y57.CLK                 1.264  0.082
BUFGMUX_X3Y16.O              SLICE_X27Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X28Y57.CLK                 1.263  0.081
BUFGMUX_X3Y16.O              SLICE_X29Y57.CLK                 1.263  0.081
BUFGMUX_X3Y16.O              SLICE_X30Y55.CLK                 1.239  0.057
BUFGMUX_X3Y16.O              SLICE_X31Y55.CLK                 1.239  0.057
BUFGMUX_X3Y16.O              SLICE_X31Y56.CLK                 1.240  0.058
BUFGMUX_X3Y16.O              SLICE_X33Y59.CLK                 1.248  0.066
BUFGMUX_X3Y16.O              SLICE_X34Y57.CLK                 1.242  0.060
BUFGMUX_X3Y16.O              SLICE_X34Y58.CLK                 1.244  0.062
BUFGMUX_X3Y16.O              SLICE_X36Y53.CLK                 1.244  0.062
BUFGMUX_X3Y16.O              SLICE_X36Y54.CLK                 1.242  0.060
BUFGMUX_X3Y16.O              SLICE_X36Y55.CLK                 1.239  0.057
BUFGMUX_X3Y16.O              SLICE_X36Y59.CLK                 1.247  0.065
BUFGMUX_X3Y16.O              SLICE_X37Y54.CLK                 1.242  0.060
BUFGMUX_X3Y16.O              SLICE_X37Y55.CLK                 1.239  0.057
BUFGMUX_X3Y16.O              SLICE_X37Y59.CLK                 1.247  0.065
BUFGMUX_X3Y16.O              SLICE_X48Y54.CLK                 1.239  0.057
BUFGMUX_X3Y16.O              SLICE_X49Y54.CLK                 1.239  0.057
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.252  0.070
BUFGMUX_X3Y16.O              SLICE_X30Y65.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X29Y65.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X35Y64.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X38Y60.CLK                 1.248  0.066
BUFGMUX_X3Y16.O              SLICE_X39Y62.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y60.CLK                 1.249  0.067
BUFGMUX_X3Y16.O              SLICE_X40Y62.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X41Y60.CLK                 1.249  0.067
BUFGMUX_X3Y16.O              SLICE_X41Y62.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y57.CLK                 1.242  0.060
BUFGMUX_X3Y16.O              SLICE_X32Y58.CLK                 1.245  0.063
BUFGMUX_X3Y16.O              SLICE_X32Y59.CLK                 1.248  0.066
BUFGMUX_X3Y16.O              SLICE_X32Y60.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X32Y61.CLK                 1.252  0.070
BUFGMUX_X3Y16.O              SLICE_X32Y62.CLK                 1.253  0.071
BUFGMUX_X3Y16.O              SLICE_X32Y63.CLK                 1.254  0.072
BUFGMUX_X3Y16.O              SLICE_X32Y64.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X23Y63.CLK                 1.275  0.093
BUFGMUX_X3Y16.O              SLICE_X24Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X25Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X29Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X30Y56.CLK                 1.240  0.058
BUFGMUX_X3Y16.O              SLICE_X30Y57.CLK                 1.242  0.060
BUFGMUX_X3Y16.O              SLICE_X31Y58.CLK                 1.245  0.063
BUFGMUX_X3Y16.O              SLICE_X33Y56.CLK                 1.240  0.058
BUFGMUX_X3Y16.O              SLICE_X33Y58.CLK                 1.245  0.063
BUFGMUX_X3Y16.O              SLICE_X24Y55.CLK                 1.261  0.079
BUFGMUX_X3Y16.O              SLICE_X24Y56.CLK                 1.261  0.079
BUFGMUX_X3Y16.O              SLICE_X27Y58.CLK                 1.266  0.084
BUFGMUX_X3Y16.O              SLICE_X27Y60.CLK                 1.272  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y59.CLK                 1.269  0.087
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.273  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.274  0.092
BUFGMUX_X3Y16.O              SLICE_X30Y61.CLK                 1.251  0.069
BUFGMUX_X3Y16.O              SLICE_X31Y57.CLK                 1.242  0.060
BUFGMUX_X3Y16.O              SLICE_X31Y59.CLK                 1.247  0.065
BUFGMUX_X3Y16.O              SLICE_X31Y60.CLK                 1.250  0.068
BUFGMUX_X3Y16.O              SLICE_X35Y58.CLK                 1.244  0.062

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.378ns.
--------------------------------------------------------------------------------
Slack:     -0.378ns hit
Report:    0.378ns skew fails   0.000ns timing constraint by -0.378ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X42Y71.A5                  1.560  0.378
BUFGMUX_X3Y6.O               SLICE_X46Y61.CLK                 1.248  0.066
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.238  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.240  0.058
BUFGMUX_X3Y6.O               SLICE_X47Y62.CLK                 1.249  0.067

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.262ns.
--------------------------------------------------------------------------------
Slack:     -0.262ns hit
Report:    0.262ns skew fails   0.000ns timing constraint by -0.262ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X37Y59.AX                  1.446  0.262
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X3Y8.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5051 paths analyzed, 1430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.042ns.
--------------------------------------------------------------------------------

Paths for end point clocks/rst (SLICE_X38Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/clkdiv/d17 (FF)
  Destination:          clocks/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 1)
  Clock Path Skew:      -2.153ns (1.133 - 3.286)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/clkdiv/d17 to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.BQ      Tcko                  0.447   clocks/d17
                                                       clocks/clkdiv/d17
    SLICE_X44Y49.A3      net (fanout=2)        1.660   clocks/d17
    SLICE_X44Y49.A       Tilo                  0.203   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y70.CE      net (fanout=2)        2.253   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y70.CLK     Tceck                 0.291   clocks/rst
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (0.941ns logic, 3.913ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/d17_d (FF)
  Destination:          clocks/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.432ns (1.133 - 1.565)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/d17_d to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.DQ      Tcko                  0.447   clocks/d17_d
                                                       clocks/d17_d
    SLICE_X44Y49.A2      net (fanout=1)        0.597   clocks/d17_d
    SLICE_X44Y49.A       Tilo                  0.203   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y70.CE      net (fanout=2)        2.253   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y70.CLK     Tceck                 0.291   clocks/rst
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.941ns logic, 2.850ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point clocks/nuke_d2 (SLICE_X38Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/clkdiv/d17 (FF)
  Destination:          clocks/nuke_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 1)
  Clock Path Skew:      -2.313ns (0.973 - 3.286)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/clkdiv/d17 to clocks/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.BQ      Tcko                  0.447   clocks/d17
                                                       clocks/clkdiv/d17
    SLICE_X44Y49.A3      net (fanout=2)        1.660   clocks/d17
    SLICE_X44Y49.A       Tilo                  0.203   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y69.CE      net (fanout=2)        1.881   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y69.CLK     Tceck                 0.291   clocks/nuke_d2
                                                       clocks/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (0.941ns logic, 3.541ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/d17_d (FF)
  Destination:          clocks/nuke_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.592ns (0.973 - 1.565)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/d17_d to clocks/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.DQ      Tcko                  0.447   clocks/d17_d
                                                       clocks/d17_d
    SLICE_X44Y49.A2      net (fanout=1)        0.597   clocks/d17_d
    SLICE_X44Y49.A       Tilo                  0.203   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y69.CE      net (fanout=2)        1.881   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y69.CLK     Tceck                 0.291   clocks/nuke_d2
                                                       clocks/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (0.941ns logic, 2.478ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point clocks/Mshreg_nuke_d2 (SLICE_X38Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/clkdiv/d17 (FF)
  Destination:          clocks/Mshreg_nuke_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 1)
  Clock Path Skew:      -2.313ns (0.973 - 3.286)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/clkdiv/d17 to clocks/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.BQ      Tcko                  0.447   clocks/d17
                                                       clocks/clkdiv/d17
    SLICE_X44Y49.A3      net (fanout=2)        1.660   clocks/d17
    SLICE_X44Y49.A       Tilo                  0.203   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y69.CE      net (fanout=2)        1.881   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y69.CLK     Tceck                 0.191   clocks/nuke_d2
                                                       clocks/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (0.841ns logic, 3.541ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/d17_d (FF)
  Destination:          clocks/Mshreg_nuke_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.592ns (0.973 - 1.565)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/d17_d to clocks/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.DQ      Tcko                  0.447   clocks/d17_d
                                                       clocks/d17_d
    SLICE_X44Y49.A2      net (fanout=1)        0.597   clocks/d17_d
    SLICE_X44Y49.A       Tilo                  0.203   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y69.CE      net (fanout=2)        1.881   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y69.CLK     Tceck                 0.191   clocks/nuke_d2
                                                       clocks/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (0.841ns logic, 2.478ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_83 (SLICE_X17Y13.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/shiftregister_84 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_83 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.873ns (3.072 - 2.199)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/shiftregister_84 to myprogrammer/_i000032/shiftregister_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.AQ      Tcko                  0.234   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/shiftregister_84
    SLICE_X17Y13.D2      net (fanout=2)        0.681   myprogrammer/_i000032/shiftregister<84>
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000032/shiftregister<83>
                                                       myprogrammer/_i000032/Mmux__n031411
                                                       myprogrammer/_i000032/shiftregister_83
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.449ns logic, 0.681ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_43 (SLICE_X9Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.717ns (1.322 - 0.605)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/shiftregister_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.BQ      Tcko                  0.200   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X9Y14.D2       net (fanout=70)       0.602   myprogrammer/_i000032/FSMstate<1>
    SLICE_X9Y14.CLK      Tah         (-Th)    -0.215   myprogrammer/_i000032/shiftregister<43>
                                                       myprogrammer/_i000032/Mmux__n0314451
                                                       myprogrammer/_i000032/shiftregister_43
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.415ns logic, 0.602ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_43 (SLICE_X9Y14.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.717ns (1.322 - 0.605)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.CQ      Tcko                  0.200   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X9Y14.D1       net (fanout=70)       0.602   myprogrammer/_i000032/FSMstate<2>
    SLICE_X9Y14.CLK      Tah         (-Th)    -0.215   myprogrammer/_i000032/shiftregister<43>
                                                       myprogrammer/_i000032/Mmux__n0314451
                                                       myprogrammer/_i000032/shiftregister_43
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.415ns logic, 0.602ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X50Y34.BX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.970ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.475ns (Levels of Logic = 3)
  Clock Path Skew:      -0.184ns (2.095 - 2.279)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB2 to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y81.CQ      Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X14Y78.B1      net (fanout=1)        0.816   ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X14Y78.B       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X22Y73.B2      net (fanout=33)       2.833   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X22Y73.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X22Y71.B1      net (fanout=4)        0.863   ipbus/trans/tx_we
    SLICE_X22Y71.B       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X50Y34.BX      net (fanout=65)       4.827   ipbus/trans_out_we
    SLICE_X50Y34.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.475ns (1.136ns logic, 9.339ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.870ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.184ns (2.095 - 2.279)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB1 to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y81.BQ      Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB1
    SLICE_X14Y78.B3      net (fanout=1)        0.716   ipbus/trans/sm/state_FSM_FFd2_BRB1
    SLICE_X14Y78.B       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X22Y73.B2      net (fanout=33)       2.833   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X22Y73.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X22Y71.B1      net (fanout=4)        0.863   ipbus/trans/tx_we
    SLICE_X22Y71.B       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X50Y34.BX      net (fanout=65)       4.827   ipbus/trans_out_we
    SLICE_X50Y34.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.375ns (1.136ns logic, 9.239ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.774ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.184ns (2.095 - 2.279)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB0 to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y81.AQ      Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB0
    SLICE_X14Y78.B4      net (fanout=1)        0.620   ipbus/trans/sm/state_FSM_FFd2_BRB0
    SLICE_X14Y78.B       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X22Y73.B2      net (fanout=33)       2.833   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X22Y73.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X22Y71.B1      net (fanout=4)        0.863   ipbus/trans/tx_we
    SLICE_X22Y71.B       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X50Y34.BX      net (fanout=65)       4.827   ipbus/trans_out_we
    SLICE_X50Y34.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.279ns (1.136ns logic, 9.143ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X42Y37.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.412ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB5 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      8.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (2.090 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB5 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y85.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd2
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X23Y76.B5      net (fanout=1)        1.196   ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X23Y76.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X30Y82.D3      net (fanout=71)       2.188   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X30Y82.D       Tilo                  0.203   ipbus/trans/iface/state_FSM_FFd3_BRB2
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X42Y37.AX      net (fanout=10)       4.473   ipbus/pkt_tx
    SLICE_X42Y37.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (1.059ns logic, 7.857ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.212ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      8.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.190ns (2.090 - 2.280)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y82.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X23Y76.B1      net (fanout=1)        1.061   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X23Y76.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X30Y82.D3      net (fanout=71)       2.188   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X30Y82.D       Tilo                  0.203   ipbus/trans/iface/state_FSM_FFd3_BRB2
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X42Y37.AX      net (fanout=10)       4.473   ipbus/pkt_tx
    SLICE_X42Y37.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      8.711ns (0.989ns logic, 7.722ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.693ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      8.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.216ns (2.090 - 2.306)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y76.BQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB2
    SLICE_X23Y76.B3      net (fanout=1)        0.460   ipbus/trans/iface/state_FSM_FFd1_BRB2
    SLICE_X23Y76.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X30Y82.D3      net (fanout=71)       2.188   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X30Y82.D       Tilo                  0.203   ipbus/trans/iface/state_FSM_FFd3_BRB2
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X42Y37.AX      net (fanout=10)       4.473   ipbus/pkt_tx
    SLICE_X42Y37.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      8.166ns (1.045ns logic, 7.121ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X28Y51.AX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.987ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      5.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (2.143 - 2.306)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.BQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X28Y82.C1      net (fanout=1)        1.084   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X28Y82.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X22Y71.A4      net (fanout=72)       1.709   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X22Y71.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X28Y51.AX      net (fanout=1)        1.785   ipbus/pkt_rx
    SLICE_X28Y51.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (0.935ns logic, 4.578ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.630ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      5.182ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (2.143 - 2.280)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X28Y82.C2      net (fanout=1)        0.736   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X28Y82.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X22Y71.A4      net (fanout=72)       1.709   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X22Y71.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X28Y51.AX      net (fanout=1)        1.785   ipbus/pkt_rx
    SLICE_X28Y51.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.952ns logic, 4.230ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.614ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      5.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (2.143 - 2.259)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y82.DQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB2
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X28Y82.C3      net (fanout=1)        0.702   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X28Y82.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X22Y71.A4      net (fanout=72)       1.709   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X22Y71.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X28Y51.AX      net (fanout=1)        1.785   ipbus/pkt_rx
    SLICE_X28Y51.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (0.991ns logic, 4.196ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X12Y87.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.217ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.131 - 1.080)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.200   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X12Y87.DX      net (fanout=3)        0.331   ipbus/cfg<81>
    SLICE_X12Y87.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.248ns logic, 0.331ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X15Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.277ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.169 - 1.108)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X15Y79.AX      net (fanout=1)        0.392   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X15Y79.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/rx_ram_sent
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.257ns logic, 0.392ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X39Y48.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.384ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.758ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.150 - 1.087)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X39Y48.AX      net (fanout=1)        0.499   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X39Y48.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.758ns (0.259ns logic, 0.499ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y20.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.114ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (2.088 - 2.278)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y92.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_2
    SLICE_X19Y92.D5      net (fanout=3)        0.862   ipbus/my_ip_addr_udp<2>
    SLICE_X19Y92.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<29>
                                                       ipbus/trans/cfg/dout<2><2>1
    SLICE_X21Y78.D3      net (fanout=1)        1.401   ipbus/trans/cfg_dout<2>
    SLICE_X21Y78.D       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X25Y79.B1      net (fanout=1)        0.816   ipbus/trans/tx_data<2>
    SLICE_X25Y79.B       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        4.012   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (1.522ns logic, 7.091ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y20.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.109ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (2.088 - 2.278)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y92.DQ      Tcko                  0.391   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_3
    SLICE_X22Y93.D5      net (fanout=3)        0.932   ipbus/my_ip_addr_udp<3>
    SLICE_X22Y93.DMUX    Tilo                  0.261   ipbus/trans/cfg_dout<31>
                                                       ipbus/trans/cfg/dout<3><3>1
    SLICE_X14Y78.A6      net (fanout=1)        1.579   ipbus/trans/cfg_dout<3>
    SLICE_X14Y78.A       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X25Y79.D2      net (fanout=1)        1.316   ipbus/trans/tx_data<3>
    SLICE_X25Y79.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y20.DIA1    net (fanout=1)        3.367   ipbus/trans_out_wdata<3>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      8.608ns (1.414ns logic, 7.194ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X3Y24.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.931ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_6 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Data Path Delay:      8.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (2.121 - 2.281)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_6 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y94.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_6
    SLICE_X23Y94.A4      net (fanout=3)        0.857   ipbus/my_ip_addr_udp<6>
    SLICE_X23Y94.A       Tilo                  0.259   ipbus/trans/cfg_dout<6>
                                                       ipbus/trans/cfg/dout<6><6>1
    SLICE_X24Y79.A3      net (fanout=1)        1.757   ipbus/trans/cfg_dout<6>
    SLICE_X24Y79.A       Tilo                  0.205   ipbus/trans/tx_data<6>
                                                       ipbus/trans/sm/mux101181
    SLICE_X35Y79.B1      net (fanout=1)        1.089   ipbus/trans/tx_data<6>
    SLICE_X35Y79.B       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y24.DIA0    net (fanout=1)        3.343   ipbus/trans_out_wdata<6>
    RAMB16_X3Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (1.414ns logic, 7.046ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X24Y83.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.123ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.143 - 1.081)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y83.DQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X24Y83.AX      net (fanout=2)        0.214   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X24Y83.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.282ns logic, 0.214ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (SLICE_X42Y40.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.482ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (FF)
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.110 - 1.061)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_1 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.BQ      Tcko                  0.234   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_1
    SLICE_X42Y40.BX      net (fanout=25)       0.560   ipbus/udp_if/tx_write_buffer_125<1>
    SLICE_X42Y40.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.282ns logic, 0.560ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3 (SLICE_X42Y40.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.625ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3 (FF)
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.110 - 1.061)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_3 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.CMUX    Tshcko                0.266   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_3
    SLICE_X42Y40.DX      net (fanout=35)       0.671   ipbus/udp_if/tx_write_buffer_125<3>
    SLICE_X42Y40.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.314ns logic, 0.671ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.358ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (SLICE_X4Y118.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.485 - 0.498)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y115.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X4Y118.C2      net (fanout=7)        4.321   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X4Y118.C       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv15_SW1
    SLICE_X4Y118.A1      net (fanout=1)        0.451   eth/emac0/N179
    SLICE_X4Y118.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv2
    SLICE_X4Y118.B4      net (fanout=1)        0.379   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv
    SLICE_X4Y118.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.159ns logic, 5.151ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.485 - 0.496)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y115.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X4Y118.C3      net (fanout=22)       3.998   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X4Y118.C       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv15_SW1
    SLICE_X4Y118.A1      net (fanout=1)        0.451   eth/emac0/N179
    SLICE_X4Y118.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv2
    SLICE_X4Y118.B4      net (fanout=1)        0.379   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv
    SLICE_X4Y118.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (1.142ns logic, 4.828ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.485 - 0.496)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y115.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X5Y117.D5      net (fanout=22)       3.861   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X5Y117.D       Tilo                  0.259   eth/emac0/N178
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv15_SW0
    SLICE_X4Y118.A3      net (fanout=1)        0.459   eth/emac0/N178
    SLICE_X4Y118.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv2
    SLICE_X4Y118.B4      net (fanout=1)        0.379   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv
    SLICE_X4Y118.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.196ns logic, 4.699ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5 (SLICE_X6Y118.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.485 - 0.500)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y113.CQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X6Y115.A5      net (fanout=17)       4.128   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X6Y115.A       Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X6Y118.SR      net (fanout=4)        1.021   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X6Y118.CLK     Tsrck                 0.442   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (1.036ns logic, 5.149ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.485 - 0.496)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y115.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X6Y115.A2      net (fanout=22)       3.854   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X6Y115.A       Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X6Y118.SR      net (fanout=4)        1.021   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X6Y118.CLK     Tsrck                 0.442   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (1.036ns logic, 4.875ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.485 - 0.492)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y109.BQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X6Y115.A4      net (fanout=58)       3.371   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X6Y115.A       Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X6Y118.SR      net (fanout=4)        1.021   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X6Y118.CLK     Tsrck                 0.442   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.053ns logic, 4.392ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7 (SLICE_X6Y118.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.485 - 0.500)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y113.CQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X6Y115.A5      net (fanout=17)       4.128   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X6Y115.A       Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X6Y118.SR      net (fanout=4)        1.021   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X6Y118.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.033ns logic, 5.149ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.908ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.485 - 0.496)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y115.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X6Y115.A2      net (fanout=22)       3.854   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X6Y115.A       Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X6Y118.SR      net (fanout=4)        1.021   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X6Y118.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (1.033ns logic, 4.875ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.485 - 0.492)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y109.BQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X6Y115.A4      net (fanout=58)       3.371   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X6Y115.A       Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X6Y118.SR      net (fanout=4)        1.021   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X6Y118.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (1.050ns logic, 4.392ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24 (SLICE_X30Y121.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y121.AQ     Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X30Y121.CE     net (fanout=15)       0.238   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X30Y121.CLK    Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<24>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.098ns logic, 0.238ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3 (SLICE_X30Y121.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y121.AQ     Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X30Y121.CE     net (fanout=15)       0.238   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X30Y121.CLK    Tckce       (-Th)     0.092   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<24>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.108ns logic, 0.238ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg (SLICE_X24Y107.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y107.CQ     Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync
    SLICE_X24Y107.DX     net (fanout=1)        0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1
    SLICE_X24Y107.CLK    Tckdi       (-Th)    -0.048   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X22Y96.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X22Y96.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y54.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y54.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.AX      net (fanout=4)        0.210   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.257ns logic, 0.210ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.930ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.AX      net (fanout=1)        0.386   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.544ns logic, 0.386ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y61.BX      net (fanout=1)        0.379   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.544ns logic, 0.379ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y61.CX      net (fanout=1)        0.375   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.544ns logic, 0.375ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y61.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y61.BX      net (fanout=1)        0.194   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.441ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X48Y54.CX      net (fanout=1)        0.964   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.477ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y54.AX      net (fanout=1)        0.897   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.477ns logic, 0.897ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y54.BX      net (fanout=1)        0.196   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.303ns logic, 0.196ns route)
                                                       (60.7% logic, 39.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X48Y54.A5      net (fanout=1)        0.175   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.329ns logic, 0.175ns route)
                                                       (65.3% logic, 34.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.B4      net (fanout=1)        0.218   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.329ns logic, 0.218ns route)
                                                       (60.1% logic, 39.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.397ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (SLICE_X49Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2
    SLICE_X49Y61.CX      net (fanout=1)        0.943   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<2>
    SLICE_X49Y61.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.454ns logic, 0.943ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X49Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X49Y61.DX      net (fanout=1)        0.917   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X49Y61.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.454ns logic, 0.917ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y61.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.CQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y61.C1      net (fanout=1)        0.605   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y61.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.635ns logic, 0.605ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X42Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y71.AMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X42Y71.AX      net (fanout=1)        0.274   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X42Y71.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.286ns logic, 0.274ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y61.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y61.B4      net (fanout=1)        0.211   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.355ns logic, 0.211ns route)
                                                       (62.7% logic, 37.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    SLICE_X49Y62.AX      net (fanout=1)        0.334   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<0>
    SLICE_X49Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.257ns logic, 0.334ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.931ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_2 (SLICE_X33Y61.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/slave2/ipbus_out_ipb_rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X33Y61.B2      net (fanout=4)        1.201   slaves/hitcount1<2>
    SLICE_X33Y61.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2211
                                                       slaves/slave2/ipbus_out_ipb_rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.730ns logic, 1.201ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave3/ipbus_out_ipb_rdata_0 (SLICE_X31Y64.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave3/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/ramManager/handshakeFPGA to slaves/slave3/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.CMUX    Tshcko                0.455   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/handshakeFPGA
    SLICE_X31Y64.A1      net (fanout=4)        1.136   handshakeleds_0_OBUF
    SLICE_X31Y64.CLK     Tas                   0.322   slaves/ipbr[3]_ipb_rdata<6>
                                                       slaves/slave3/mux1101
                                                       slaves/slave3/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.777ns logic, 1.136ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_17 (SLICE_X24Y69.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_17 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_17 to slaves/slave4/ipbus_out_ipb_rdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.BQ      Tcko                  0.408   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_17
    SLICE_X24Y69.B2      net (fanout=4)        1.138   slaves/hitcount2<17>
    SLICE_X24Y69.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<22>
                                                       slaves/slave4/mux811
                                                       slaves/slave4/ipbus_out_ipb_rdata_17
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.749ns logic, 1.138ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_14 (SLICE_X25Y64.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_14 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_14 to slaves/slave4/ipbus_out_ipb_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.200   slaves/hitcount2<15>
                                                       slaves/TDCchannels/dc2/hitCount_14
    SLICE_X25Y64.D5      net (fanout=4)        0.203   slaves/hitcount2<14>
    SLICE_X25Y64.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<13>
                                                       slaves/slave4/mux511
                                                       slaves/slave4/ipbus_out_ipb_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.355ns logic, 0.203ns route)
                                                       (63.6% logic, 36.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_27 (SLICE_X28Y65.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_27 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_27 to slaves/slave4/ipbus_out_ipb_rdata_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y65.DQ      Tcko                  0.200   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_27
    SLICE_X28Y65.B3      net (fanout=4)        0.316   slaves/hitcount2<27>
    SLICE_X28Y65.CLK     Tah         (-Th)    -0.121   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1911
                                                       slaves/slave4/ipbus_out_ipb_rdata_27
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.321ns logic, 0.316ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_19 (SLICE_X33Y63.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_19 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_19 to slaves/slave2/ipbus_out_ipb_rdata_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.DQ      Tcko                  0.200   slaves/hitcount1<19>
                                                       slaves/TDCchannels/dc1/hitCount_19
    SLICE_X33Y63.A3      net (fanout=4)        0.285   slaves/hitcount1<19>
    SLICE_X33Y63.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux1011
                                                       slaves/slave2/ipbus_out_ipb_rdata_19
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.355ns logic, 0.285ns route)
                                                       (55.5% logic, 44.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.684ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X27Y64.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y66.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X27Y64.A2      net (fanout=2)        0.971   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X27Y64.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.713ns logic, 0.971ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X32Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.015ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X32Y56.A6      net (fanout=2)        0.283   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X32Y56.CLK     Tas                   0.341   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.732ns logic, 0.283ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X32Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X32Y56.A6      net (fanout=2)        0.117   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X32Y56.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.388ns logic, 0.117ns route)
                                                       (76.8% logic, 23.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X27Y64.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y66.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X27Y64.A2      net (fanout=2)        0.594   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X27Y64.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.413ns logic, 0.594ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.967ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.we_buffer_10 (SLICE_X57Y78.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/rarp_req (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.we_buffer_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.486 - 0.491)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/rarp_req to ipbus/udp_if/RARP_block/data_block.we_buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.BMUX    Tshcko                0.461   ipbus/udp_if/RARP_block/N22
                                                       ipbus/udp_if/RARP_block/rarp_req
    SLICE_X57Y78.B2      net (fanout=175)      7.028   ipbus/udp_if/RARP_block/rarp_req
    SLICE_X57Y78.CLK     Tas                   0.322   ipbus/udp_if/RARP_block/data_block.we_buffer<14>
                                                       ipbus/udp_if/RARP_block/Mmux_data_block.we_buffer[41]_GND_336_o_mux_4_OUT421
                                                       ipbus/udp_if/RARP_block/data_block.we_buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      7.811ns (0.783ns logic, 7.028ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_92 (SLICE_X54Y67.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.483 - 0.474)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y87.AQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X39Y85.A5      net (fanout=2)        0.550   mac_rx_last
    SLICE_X39Y85.A       Tilo                  0.259   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X52Y72.A1      net (fanout=42)       2.478   ipbus/udp_if/my_rx_last
    SLICE_X52Y72.A       Tilo                  0.203   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X51Y73.A6      net (fanout=2)        0.570   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X51Y73.A       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X55Y66.A4      net (fanout=7)        1.345   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X55Y66.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<81>
                                                       ipbus/udp_if/status_buffer/_n02111_2
    SLICE_X54Y67.SR      net (fanout=6)        0.998   ipbus/udp_if/status_buffer/_n021111
    SLICE_X54Y67.CLK     Tsrck                 0.455   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.882ns logic, 5.941ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/last_rx_last (FF)
  Destination:          ipbus/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.483 - 0.478)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/last_rx_last to ipbus/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.AQ      Tcko                  0.447   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/last_rx_last
    SLICE_X39Y85.A6      net (fanout=1)        0.501   ipbus/udp_if/last_rx_last
    SLICE_X39Y85.A       Tilo                  0.259   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X52Y72.A1      net (fanout=42)       2.478   ipbus/udp_if/my_rx_last
    SLICE_X52Y72.A       Tilo                  0.203   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X51Y73.A6      net (fanout=2)        0.570   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X51Y73.A       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X55Y66.A4      net (fanout=7)        1.345   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X55Y66.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<81>
                                                       ipbus/udp_if/status_buffer/_n02111_2
    SLICE_X54Y67.SR      net (fanout=6)        0.998   ipbus/udp_if/status_buffer/_n021111
    SLICE_X54Y67.CLK     Tsrck                 0.455   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (1.882ns logic, 5.892ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.483 - 0.476)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X37Y89.A6      net (fanout=1)        0.119   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X37Y89.A       Tilo                  0.259   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X34Y89.B5      net (fanout=284)      0.424   mac_rx_valid
    SLICE_X34Y89.B       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X51Y73.A4      net (fanout=535)      2.356   ipbus/udp_if/rx_reset
    SLICE_X51Y73.A       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X55Y66.A4      net (fanout=7)        1.345   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X55Y66.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<81>
                                                       ipbus/udp_if/status_buffer/_n02111_2
    SLICE_X54Y67.SR      net (fanout=6)        0.998   ipbus/udp_if/status_buffer/_n021111
    SLICE_X54Y67.CLK     Tsrck                 0.455   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (1.826ns logic, 5.242ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/addr_block.next_addr_1 (SLICE_X56Y78.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/rarp_req (FF)
  Destination:          ipbus/udp_if/RARP_block/addr_block.next_addr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.486 - 0.491)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/rarp_req to ipbus/udp_if/RARP_block/addr_block.next_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.BMUX    Tshcko                0.461   ipbus/udp_if/RARP_block/N22
                                                       ipbus/udp_if/RARP_block/rarp_req
    SLICE_X56Y78.B1      net (fanout=175)      7.055   ipbus/udp_if/RARP_block/rarp_req
    SLICE_X56Y78.CLK     Tas                   0.289   ipbus/udp_if/RARP_block/addr_block.next_addr<1>
                                                       ipbus/udp_if/RARP_block/addr_block.next_addr[5]_addr_block.next_addr[5]_mux_14_OUT<1>1
                                                       ipbus/udp_if/RARP_block/addr_block.next_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (0.750ns logic, 7.055ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram_shim/end_address_buf_0_0 (SLICE_X41Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/internal_ram_shim/end_address_buf_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.071 - 0.065)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_125 to ipbus/udp_if/internal_ram_shim/end_address_buf_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.198   rst_125
                                                       clocks/rst_125
    SLICE_X41Y69.SR      net (fanout=494)      0.279   rst_125
    SLICE_X41Y69.CLK     Tcksr       (-Th)     0.131   ipbus/udp_if/internal_ram_shim/end_address_buf_0<3>
                                                       ipbus/udp_if/internal_ram_shim/end_address_buf_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.067ns logic, 0.279ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram_shim/end_address_buf_0_1 (SLICE_X41Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/internal_ram_shim/end_address_buf_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.071 - 0.065)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_125 to ipbus/udp_if/internal_ram_shim/end_address_buf_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.198   rst_125
                                                       clocks/rst_125
    SLICE_X41Y69.SR      net (fanout=494)      0.279   rst_125
    SLICE_X41Y69.CLK     Tcksr       (-Th)     0.128   ipbus/udp_if/internal_ram_shim/end_address_buf_0<3>
                                                       ipbus/udp_if/internal_ram_shim/end_address_buf_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.070ns logic, 0.279ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram_shim/end_address_buf_0_3 (SLICE_X41Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/internal_ram_shim/end_address_buf_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.071 - 0.065)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_125 to ipbus/udp_if/internal_ram_shim/end_address_buf_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.198   rst_125
                                                       clocks/rst_125
    SLICE_X41Y69.SR      net (fanout=494)      0.279   rst_125
    SLICE_X41Y69.CLK     Tcksr       (-Th)     0.127   ipbus/udp_if/internal_ram_shim/end_address_buf_0<3>
                                                       ipbus/udp_if/internal_ram_shim/end_address_buf_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.071ns logic, 0.279ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X3Y32.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.813ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y24.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.756ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.577 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X34Y60.B2      net (fanout=101)      3.051   ipb_master_out_ipb_addr<9>
    SLICE_X34Y60.B       Tilo                  0.203   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X34Y60.C4      net (fanout=2)        0.273   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X34Y60.CMUX    Tilo                  0.261   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata211_SW1
    SLICE_X34Y60.A2      net (fanout=1)        0.624   slaves/fabric/N58
    SLICE_X34Y60.A       Tilo                  0.203   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X19Y81.A3      net (fanout=2)        2.755   ipb_master_in_ipb_rdata<10>
    SLICE_X19Y81.A       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1101
    SLICE_X27Y81.B1      net (fanout=1)        0.916   ipbus/trans/tx_data<10>
    SLICE_X27Y81.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y24.DIA0    net (fanout=1)        3.205   ipbus/trans_out_wdata<10>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.756ns (1.932ns logic, 10.824ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.628ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.577 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X34Y60.B2      net (fanout=101)      3.051   ipb_master_out_ipb_addr<9>
    SLICE_X34Y60.B       Tilo                  0.203   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X35Y60.A1      net (fanout=2)        0.441   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X35Y60.AMUX    Tilo                  0.313   slaves/fabric/N59
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata211_SW3
    SLICE_X34Y60.A4      net (fanout=1)        0.276   slaves/fabric/N60
    SLICE_X34Y60.A       Tilo                  0.203   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X19Y81.A3      net (fanout=2)        2.755   ipb_master_in_ipb_rdata<10>
    SLICE_X19Y81.A       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1101
    SLICE_X27Y81.B1      net (fanout=1)        0.916   ipbus/trans/tx_data<10>
    SLICE_X27Y81.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y24.DIA0    net (fanout=1)        3.205   ipbus/trans_out_wdata<10>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.628ns (1.984ns logic, 10.644ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.549ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.577 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X34Y60.B2      net (fanout=101)      3.051   ipb_master_out_ipb_addr<9>
    SLICE_X34Y60.B       Tilo                  0.203   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X34Y60.C4      net (fanout=2)        0.273   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X34Y60.C       Tilo                  0.204   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata211_SW0
    SLICE_X34Y60.A1      net (fanout=1)        0.474   slaves/fabric/N57
    SLICE_X34Y60.A       Tilo                  0.203   slaves/fabric/N57
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X19Y81.A3      net (fanout=2)        2.755   ipb_master_in_ipb_rdata<10>
    SLICE_X19Y81.A       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1101
    SLICE_X27Y81.B1      net (fanout=1)        0.916   ipbus/trans/tx_data<10>
    SLICE_X27Y81.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y24.DIA0    net (fanout=1)        3.205   ipbus/trans_out_wdata<10>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.549ns (1.875ns logic, 10.674ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y20.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.542 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X34Y62.B4      net (fanout=101)      2.654   ipb_master_out_ipb_addr<9>
    SLICE_X34Y62.B       Tilo                  0.203   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X34Y62.C4      net (fanout=2)        0.273   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X34Y62.CMUX    Tilo                  0.261   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW1
    SLICE_X34Y62.A2      net (fanout=1)        0.624   slaves/fabric/N78
    SLICE_X34Y62.A       Tilo                  0.203   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X21Y78.D4      net (fanout=2)        2.304   ipb_master_in_ipb_rdata<2>
    SLICE_X21Y78.D       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X25Y79.B1      net (fanout=1)        0.816   ipbus/trans/tx_data<2>
    SLICE_X25Y79.B       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        4.012   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.615ns (1.932ns logic, 10.683ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.487ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.542 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X34Y62.B4      net (fanout=101)      2.654   ipb_master_out_ipb_addr<9>
    SLICE_X34Y62.B       Tilo                  0.203   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X35Y62.A1      net (fanout=2)        0.441   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X35Y62.AMUX    Tilo                  0.313   slaves/fabric/N79
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW3
    SLICE_X34Y62.A4      net (fanout=1)        0.276   slaves/fabric/N80
    SLICE_X34Y62.A       Tilo                  0.203   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X21Y78.D4      net (fanout=2)        2.304   ipb_master_in_ipb_rdata<2>
    SLICE_X21Y78.D       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X25Y79.B1      net (fanout=1)        0.816   ipbus/trans/tx_data<2>
    SLICE_X25Y79.B       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        4.012   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.487ns (1.984ns logic, 10.503ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.542 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X34Y62.B4      net (fanout=101)      2.654   ipb_master_out_ipb_addr<9>
    SLICE_X34Y62.B       Tilo                  0.203   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X34Y62.C4      net (fanout=2)        0.273   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X34Y62.C       Tilo                  0.204   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW0
    SLICE_X34Y62.A1      net (fanout=1)        0.474   slaves/fabric/N77
    SLICE_X34Y62.A       Tilo                  0.203   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X21Y78.D4      net (fanout=2)        2.304   ipb_master_in_ipb_rdata<2>
    SLICE_X21Y78.D       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X25Y79.B1      net (fanout=1)        0.816   ipbus/trans/tx_data<2>
    SLICE_X25Y79.B       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        4.012   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.408ns (1.875ns logic, 10.533ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y20.DIA1), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.604ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.542 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X35Y65.B2      net (fanout=101)      2.277   ipb_master_out_ipb_addr<8>
    SLICE_X35Y65.B       Tilo                  0.259   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X33Y65.B1      net (fanout=2)        0.779   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X33Y65.B       Tilo                  0.259   slaves/fabric/N94
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata262_SW2
    SLICE_X35Y65.A4      net (fanout=1)        0.626   slaves/fabric/N94
    SLICE_X35Y65.A       Tilo                  0.259   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X14Y78.A4      net (fanout=2)        2.253   ipb_master_in_ipb_rdata<3>
    SLICE_X14Y78.A       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X25Y79.D2      net (fanout=1)        1.316   ipbus/trans/tx_data<3>
    SLICE_X25Y79.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y20.DIA1    net (fanout=1)        3.367   ipbus/trans_out_wdata<3>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.604ns (1.986ns logic, 10.618ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.548ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.542 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X35Y65.B6      net (fanout=101)      2.221   ipb_master_out_ipb_addr<9>
    SLICE_X35Y65.B       Tilo                  0.259   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X33Y65.B1      net (fanout=2)        0.779   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X33Y65.B       Tilo                  0.259   slaves/fabric/N94
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata262_SW2
    SLICE_X35Y65.A4      net (fanout=1)        0.626   slaves/fabric/N94
    SLICE_X35Y65.A       Tilo                  0.259   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X14Y78.A4      net (fanout=2)        2.253   ipb_master_in_ipb_rdata<3>
    SLICE_X14Y78.A       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X25Y79.D2      net (fanout=1)        1.316   ipbus/trans/tx_data<3>
    SLICE_X25Y79.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y20.DIA1    net (fanout=1)        3.367   ipbus/trans_out_wdata<3>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.548ns (1.986ns logic, 10.562ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.342ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.542 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X35Y65.B2      net (fanout=101)      2.277   ipb_master_out_ipb_addr<8>
    SLICE_X35Y65.B       Tilo                  0.259   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X35Y65.C4      net (fanout=2)        0.301   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X35Y65.CMUX    Tilo                  0.313   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata262_SW1
    SLICE_X35Y65.A5      net (fanout=1)        0.788   slaves/fabric/N93
    SLICE_X35Y65.A       Tilo                  0.259   slaves/fabric/N92
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X14Y78.A4      net (fanout=2)        2.253   ipb_master_in_ipb_rdata<3>
    SLICE_X14Y78.A       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X25Y79.D2      net (fanout=1)        1.316   ipbus/trans/tx_data<3>
    SLICE_X25Y79.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y20.DIA1    net (fanout=1)        3.367   ipbus/trans_out_wdata<3>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (2.040ns logic, 10.302ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave3/reg_0_25 (SLICE_X35Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_ipb (FF)
  Destination:          slaves/slave3/reg_0_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_ipb to slaves/slave3/reg_0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.AQ      Tcko                  0.234   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X35Y68.SR      net (fanout=56)       0.249   rst_ipb
    SLICE_X35Y68.CLK     Tcksr       (-Th)     0.131   slaves/slave3/reg_0<28>
                                                       slaves/slave3/reg_0_25
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.103ns logic, 0.249ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave3/reg_0_26 (SLICE_X35Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_ipb (FF)
  Destination:          slaves/slave3/reg_0_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_ipb to slaves/slave3/reg_0_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.AQ      Tcko                  0.234   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X35Y68.SR      net (fanout=56)       0.249   rst_ipb
    SLICE_X35Y68.CLK     Tcksr       (-Th)     0.128   slaves/slave3/reg_0<28>
                                                       slaves/slave3/reg_0_26
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.106ns logic, 0.249ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave3/reg_0_28 (SLICE_X35Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_ipb (FF)
  Destination:          slaves/slave3/reg_0_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_ipb to slaves/slave3/reg_0_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.AQ      Tcko                  0.234   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X35Y68.SR      net (fanout=56)       0.249   rst_ipb
    SLICE_X35Y68.CLK     Tcksr       (-Th)     0.127   slaves/slave3/reg_0<28>
                                                       slaves/slave3/reg_0_28
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.107ns logic, 0.249ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.544ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X46Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.166ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y54.AX      net (fanout=4)        0.639   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.527ns logic, 0.639ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y61.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y61.A6      net (fanout=4)        0.028   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13192 paths analyzed, 1656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.045ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_19 (SLICE_X31Y60.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_13 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_19 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.943ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_13 to slaves/TDCchannels/hitCount1_tm1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_13
    SLICE_X30Y59.A2      net (fanout=1)        1.523   slaves/TDCchannels/hitCount1_tm1<13>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y60.C6      net (fanout=2)        0.723   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.676ns logic, 3.267ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_19 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.844ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.243 - 0.249)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/TDCchannels/hitCount1_tm1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.BQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X30Y58.A5      net (fanout=4)        1.328   slaves/hitcount1<1>
    SLICE_X30Y58.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y59.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y60.C6      net (fanout=2)        0.723   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.769ns logic, 3.075ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_4 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_19 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.800ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.485 - 0.529)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_4 to slaves/TDCchannels/hitCount1_tm1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AMUX    Tshcko                0.455   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_4
    SLICE_X28Y60.B4      net (fanout=1)        1.399   slaves/TDCchannels/hitCount2_tm1<4>
    SLICE_X28Y60.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y60.C5      net (fanout=2)        0.570   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.807ns logic, 2.993ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_17 (SLICE_X31Y60.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_13 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_17 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.942ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_13 to slaves/TDCchannels/hitCount1_tm1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_13
    SLICE_X30Y59.A2      net (fanout=1)        1.523   slaves/TDCchannels/hitCount1_tm1<13>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y60.C6      net (fanout=2)        0.723   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_17
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.675ns logic, 3.267ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_17 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.243 - 0.249)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/TDCchannels/hitCount1_tm1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.BQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X30Y58.A5      net (fanout=4)        1.328   slaves/hitcount1<1>
    SLICE_X30Y58.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y59.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y60.C6      net (fanout=2)        0.723   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_17
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (1.768ns logic, 3.075ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_4 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_17 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.485 - 0.529)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_4 to slaves/TDCchannels/hitCount1_tm1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AMUX    Tshcko                0.455   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_4
    SLICE_X28Y60.B4      net (fanout=1)        1.399   slaves/TDCchannels/hitCount2_tm1<4>
    SLICE_X28Y60.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y60.C5      net (fanout=2)        0.570   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_17
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (1.806ns logic, 2.993ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_18 (SLICE_X31Y60.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_13 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_18 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_13 to slaves/TDCchannels/hitCount1_tm1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_13
    SLICE_X30Y59.A2      net (fanout=1)        1.523   slaves/TDCchannels/hitCount1_tm1<13>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y60.C6      net (fanout=2)        0.723   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_18
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.674ns logic, 3.267ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_18 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.243 - 0.249)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/TDCchannels/hitCount1_tm1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.BQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X30Y58.A5      net (fanout=4)        1.328   slaves/hitcount1<1>
    SLICE_X30Y58.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y59.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y60.C6      net (fanout=2)        0.723   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_18
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.767ns logic, 3.075ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_4 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_18 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.485 - 0.529)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_4 to slaves/TDCchannels/hitCount1_tm1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AMUX    Tshcko                0.455   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_4
    SLICE_X28Y60.B4      net (fanout=1)        1.399   slaves/TDCchannels/hitCount2_tm1<4>
    SLICE_X28Y60.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y60.C5      net (fanout=2)        0.570   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y60.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X31Y60.CE      net (fanout=10)       1.018   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X31Y60.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_18
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.805ns logic, 2.993ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2 (SLICE_X37Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1 to slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.AMUX    Tshcko                0.238   slaves/TDCchannels/dc1/TDCcore/FSMstate[3]_GND_469_o_AND_374_o
                                                       slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1
    SLICE_X37Y54.SR      net (fanout=4)        0.140   slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1
    SLICE_X37Y54.CLK     Tcksr       (-Th)     0.131   slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.107ns logic, 0.140ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y32.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_14 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_14 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.CQ      Tcko                  0.200   slaves/ramData2<23>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_14
    RAMB16_X2Y32.DIA22   net (fanout=2)        0.129   slaves/ramData2<22>
    RAMB16_X2Y32.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y32.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_19 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_19 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y64.DQ      Tcko                  0.200   slaves/ramData2<11>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_19
    RAMB16_X2Y32.DIA11   net (fanout=2)        0.128   slaves/ramData2<11>
    RAMB16_X2Y32.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.147ns logic, 0.128ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  16.191ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.191ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 1)
  Clock Path Delay:     10.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      6.096   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y47.CLK     net (fanout=973)      1.224   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.015ns (1.869ns logic, 8.146ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.BMUX    Tshcko                0.455   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        3.049   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (2.836ns logic, 3.049ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.952ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 1)
  Clock Path Delay:     10.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      6.096   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y47.CLK     net (fanout=973)      1.224   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.015ns (1.869ns logic, 8.146ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.BQ      Tcko                  0.408   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.857   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (2.789ns logic, 2.857ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.566ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 1)
  Clock Path Delay:     10.034ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      6.096   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y74.CLK     net (fanout=973)      1.243   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.034ns (1.869ns logic, 8.165ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y74.AQ      Tcko                  0.408   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        2.452   gmii_txd_5_OBUF
    G14.PAD              Tioop                 2.381   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (2.789ns logic, 2.452ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.479ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Delay:     5.974ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      3.794   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y61.CLK     net (fanout=973)      0.703   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.152ns logic, 4.822ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BQ      Tcko                  0.200   gmii_txd_1_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        1.200   gmii_txd_4_OBUF
    J13.PAD              Tioop                 1.396   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.596ns logic, 1.200ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<1> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.589ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_1 (FF)
  Destination:          gmii_txd<1> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Clock Path Delay:     5.974ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      3.794   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y61.CLK     net (fanout=973)      0.703   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.152ns logic, 4.822ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_1 to gmii_txd<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.200   gmii_txd_1_OBUF
                                                       eth/gmii_txd_1
    H13.O                net (fanout=1)        1.310   gmii_txd_1_OBUF
    H13.PAD              Tioop                 1.396   gmii_txd<1>
                                                       gmii_txd_1_OBUF
                                                       gmii_txd<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.596ns logic, 1.310ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.661ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 1)
  Clock Path Delay:     5.965ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      3.794   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y73.CLK     net (fanout=973)      0.694   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.152ns logic, 4.813ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y73.AQ      Tcko                  0.198   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.393   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.594ns logic, 1.393ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp661.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp665.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp661.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp665.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp661.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp665.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp661.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp665.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp661.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp665.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp661.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp665.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      7.042ns|      9.959ns|            0|            0|         5051|        94350|
| TS_clocks_clk_125_i           |      8.000ns|      7.967ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     12.813ns|          N/A|            0|            0|        31713|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.544ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.045ns|          N/A|            0|            0|        13192|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      6.358ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        16.191(R)|      SLOW  |         9.195(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        15.952(R)|      SLOW  |         9.076(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        15.303(R)|      SLOW  |         8.668(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        15.173(R)|      SLOW  |         8.589(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        15.352(R)|      SLOW  |         8.692(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        15.306(R)|      SLOW  |         8.661(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        14.991(R)|      SLOW  |         8.479(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        15.566(R)|      SLOW  |         8.817(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        15.438(R)|      SLOW  |         8.758(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        15.330(R)|      SLOW  |         8.665(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   12.813|         |    1.272|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.200 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       16.191|      SLOW  |        9.195|      FAST  |         1.200|
gmii_tx_er                                     |       15.952|      SLOW  |        9.076|      FAST  |         0.961|
gmii_txd<0>                                    |       15.303|      SLOW  |        8.668|      FAST  |         0.312|
gmii_txd<1>                                    |       15.173|      SLOW  |        8.589|      FAST  |         0.182|
gmii_txd<2>                                    |       15.352|      SLOW  |        8.692|      FAST  |         0.361|
gmii_txd<3>                                    |       15.306|      SLOW  |        8.661|      FAST  |         0.315|
gmii_txd<4>                                    |       14.991|      SLOW  |        8.479|      FAST  |         0.000|
gmii_txd<5>                                    |       15.566|      SLOW  |        8.817|      FAST  |         0.575|
gmii_txd<6>                                    |       15.438|      SLOW  |        8.758|      FAST  |         0.447|
gmii_txd<7>                                    |       15.330|      SLOW  |        8.665|      FAST  |         0.339|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 1205  (Setup/Max: 1205, Hold: 0)

Constraints cover 101422 paths, 3 nets, and 24368 connections

Design statistics:
   Minimum period:  12.813ns{1}   (Maximum frequency:  78.046MHz)
   Maximum path delay from/to any node:   1.931ns
   Maximum net skew:   0.378ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  16.191ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 30 11:14:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 557 MB



