Jung Ho Ahn , Jacob Leverich , Robert Schreiber , Norman P. Jouppi, Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs, IEEE Computer Architecture Letters, v.8 n.1, p.5-8, January 2009[doi>10.1109/L-CA.2008.13]
S. M. Alam, T. Andre, and D. Gogl. 2012. Memory controller and method for interleaving DRAM and MRAM accesses. Patent No. 2012/0155160 A1, Filed Dec 16, 2011, Issued Jun 21, 2012.
Y.-C. Bae, J.-Y. Park, S. J. Rhee, S. B. Ko, Y. Jeong, K.-S. Noh, Y. Son, J. Youn, Y. Chu, H. Cho, M. Kim, D. Yim, H.-C. Kim, S.-H. Jung, H.-I. Choi, S. Yim, J.-B. Lee, J.-S. Choi, and K. On. 2012. A 1.2V 30nm 1.6Gb/s/pin 4Gb LPDDR3 SDRAM with input skew calibration and enhanced control scheme. In Proceedings of the International Solid-State Circuits Conference. 44--46.
Scott Beamer , Chen Sun , Yong-Jin Kwon , Ajay Joshi , Christopher Batten , Vladimir Stojanović , Krste Asanović, Re-architecting DRAM memory systems with monolithically integrated silicon photonics, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815978]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Niladrish Chatterjee , Naveen Muralimanohar , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Staged Reads: Mitigating the impact of DRAM writes on DRAM reads, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168943]
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
S. Chung, K.-M. Rho, S.-D. Kim, H.-J. Suh, D.-J. Kim, H. J. Kim, S. H. Lee, J.-H. Park, H.-M. Hwang, S.-M. Hwang, J. Y. Lee, Y.-B. An, J.-U. Yi, Y.-H. Seo, D.-H. Jung, M.-S. Lee, S.-H. Cho, J.-N. Kim, G.-J. Park, G. Jin, A. Driskill-Smith, V. Nikitin, A. Ong, X. Tang, Y. Kim, J.-S. Rho, S.-K. Park, S.-W. Chung, J.-G. Jeong, and S. J. Hong. 2010. Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application. In Proceedings of the International Electron Devices Meeting. 12.7.1--12.7.4.
X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. 2012. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 7, 944--1007.
R. Duan , Mingsong Bi , C. Gniady, Exploring memory energy optimizations in smartphones, Proceedings of the 2011 International Green Computing Conference and Workshops, p.1-8, July 25-28, 2011[doi>10.1109/IGCC.2011.6008591]
Eiman Ebrahimi , Rustam Miftakhutdinov , Chris Fallin , Chang Joo Lee , José A. Joao , Onur Mutlu , Yale N. Patt, Parallel application memory scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155663]
EEMBC. 2014. EEMBC benchmark. Retrieved September 10, 2014 from http://www.eembc.org/.
V. Gowri. 2014. Samsung Galaxy Tab. AnandTech Review.
S. Hellmold. 2013. Delivering nanosecond-class persistent memory. In Flash Memory Summit.
Hideto Hidaka , Yoshio Matsuda , Mikio Asakura , Kazuyasu Fujishima, The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory, IEEE Micro, v.10 n.2, p.14-25, March 1990[doi>10.1109/40.52944]
HPEC. 2006. HPEC benchmark. Retrieved September 10, 2014 from http://www.omgwiki.org/hpec/files/hpec-challenge/.
Hai Huang , Kang G. Shin , Charles Lefurgy , Tom Keller, Improving energy efficiency by making DRAM less randomly accessed, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077696]
I. Hur and C. Lin. 2008. A comprehensive approach to DRAM power management. In Proceedings of the International Symposium on High Performance Computer Architecture. 305--316.
JEDEC Solid State Technology Association. 2010. Standard JESD209-2E LPDDR2.
JEDEC Solid State Technology Association. 2012. Standard JESD209-3 LPDDR3.
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
W. Kim, J. H. Jeong, Y. Kim, W. C. Lim, J-H. Kim, J. H. Park, H. J. Shin, Y. S. Park, K. S. Kim, S. H. Park, Y. J. Lee, K. W. Kim, H. J. Kwon, H. L. Park, H. S. Ahn, S. C. Oh, J. E. Lee, S. O. Park, S. Choi, H.-K. Kang, and C. Chung. 2011. Extended scalability of perpendicular STT-MRAM towards sub-20nm MTJ node. In Proceedings of the International Electron Devices Meeting. 24.1.1--24.1.4.
Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. 2010. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the International Symposium on High Performance Computer Architecture. 1--12.
Yoongu Kim , Vivek Seshadri , Donghyuk Lee , Jamie Liu , Onur Mutlu, A case for exploiting subarray-level parallelism (SALP) in DRAM, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
E. Kultursay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, 256--267.
O.-G. La. 2002. SDRAM having posted CAS function of JEDEC standard. Patent No. 6,483,769, Filed May 2, 2001, Issued Nov 19, 2002.
Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.105-116, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379007]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Jamie Liu , Ben Jaiyen , Richard Veras , Onur Mutlu, RAIDR: Retention-Aware Intelligent DRAM Refresh, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
Krishna T. Malladi , Benjamin C. Lee , Frank A. Nothaft , Christos Kozyrakis , Karthika Periyathambi , Mark Horowitz, Towards energy-proportional datacenter memory with mobile DRAM, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Jing Li, A case for small row buffers in non-volatile main memories, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.484-485, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378685]
J. Meza, J. Li, and O. Mutlu. 2012b. Evaluating Row Buffer Locality in Future Non-Volatile Main Memories. Technical Report CMU-2012-002. Carnegie Mellon University, Pittsburgh, PA.
Micron. 2012. 121-Ball LPDDR2-PCM and LPDDR2 MCP.
Janani Mukundan , Hillery Hunter , Kyu-hyoun Kim , Jeffrey Stuecheli , José F. Martínez, Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485927]
Sai Prashanth Muralidhara , Lavanya Subramanian , Onur Mutlu , Mahmut Kandemir , Thomas Moscibroda, Reducing memory interference in multicore systems via application-aware memory channel partitioning, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155664]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Prashant Nair , Chia-Chen Chou , Moinuddin K. Qureshi, A case for Refresh Pausing in DRAM memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.627-638, February 23-27, 2013[doi>10.1109/HPCA.2013.6522355]
V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. 2006. DMA-aware memory energy management. In Proceedings of the International Symposium on High Performance Computer Architecture. 133--144.
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
N. D. Rizzo, D. Houssameddine, J. Janesky, R. Whig, F. B. Mancoff, M. L. Schneider, M. DeHerrera, J. J. Sun, K. Nagel, S. Deshpande, H.-J. Chia, S. M. Alam, T. Andre, S. Aggarwal, and J. M. Slaughter. 2013. A fully functional 64 Mb DDR3 ST-MRAM built on 90 nm CMOS technology. IEEE Transactions on Magnetics 49, 7, 4441--4446.
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
J. M. Slaughter, N. D. Rizzo, J. Janesky, R. Whig, F. B. Mancoff, D. Houssameddine, J. J. Sun, S. Aggarwal, K. Nagel, S. Deshpande, S. M. Alam, T. Andre, and P. LoPresti. 2012. High density ST-MRAM technology. In Proceedings of the International Electron Devices Meeting. 29.3.1--29.3.4.
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
SPEC CPU. 2006. SPEC CPU2006. Retrieved September 10, 2014 from http://www.spec.org/cpu2006/.
Kshitij Sudan , Niladrish Chatterjee , David Nellans , Manu Awasthi , Rajeev Balasubramonian , Al Davis, Micro-pages: increasing DRAM efficiency with locality-aware data placement, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736045]
G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. 2009. A novel 3D stacked MRAM cache architecture for CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture. 239--249.
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
K. Tsuchida, T. Inaba, K. Fujita, Y. Ueda, T. Shimizu, Y. Asao, T. Kajiyama, M. Iwayama, K. Sugiura, S. Ikegawa, T. Kishi, T. Kai, M. Amano, N. Shimomura, H. Yoda, and Y. Watanabe. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the International Solid-State Circuits Conference. 258--259.
Aniruddha N. Udipi , Naveen Muralimanohar , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Rethinking DRAM design and organization for energy-constrained multi-cores, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815983]
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]
Wei Xu , Jibang Liu , Tong Zhang, Data manipulation techniques to reduce phase change memory write energy, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594290]
B.-D. Yang, J.-E. Lee, J.-S. Kim, J. Cho, S.-Y. Lee, and B.-G. Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the International Symposium on Circuits and Systems. 3014--3017.
Doe Hyun Yoon , Jichuan Chang , Naveen Muralimanohar , Parthasarathy Ranganathan, BOOM: enabling mobile memory based low-power server DIMMs, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, Cached DRAM for ILP Processor Memory Access Latency Reduction, IEEE Micro, v.21 n.4, p.22-32, July 2001[doi>10.1109/40.946676]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
Pin Zhou , Vivek Pandey , Jagadeesan Sundaresan , Anand Raghuraman , Yuanyuan Zhou , Sanjeev Kumar, Dynamic tracking of page miss ratio curve for memory management, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024415]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
