#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 26 22:22:41 2023
# Process ID: 548672
# Current directory: /home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/computeS2/xsim_script.tcl}
# Log file: /home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/xsim.log
# Journal file: /home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/computeS2/xsim_script.tcl
# xsim {computeS2} -autoloadwcfg -tclbatch {computeS2.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source computeS2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [39.30%] @ "100000145000"
// RTL Simulation : 0 / 1 [78.61%] @ "200000155000"
// RTL Simulation : 1 / 1 [100.00%] @ "217456015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 217456055 ns : File "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2.autotb.v" Line 340
run: Time (s): cpu = 00:00:00.18 ; elapsed = 00:35:45 . Memory (MB): peak = 1165.328 ; gain = 0.000 ; free physical = 6554 ; free virtual = 65461
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 26 22:58:32 2023...
