xmverilog(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.09-s007: Started on Oct 17, 2022 at 17:45:16 CST
ncverilog
	AXI.sv
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file './AXI.sv' is newer than expected.
	expected: Mon Oct 17 15:18:04 2022
	actual:   Mon Oct 17 17:37:20 2022
file: AXI.sv
	module worklib.AXI:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AXI:sv <0x765590ba>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		         Instances  Unique
		Modules:         1       1
		Registers:      57      57
		Always blocks:   9       9
	Writing initial simulation snapshot: worklib.AXI:sv
Loading snapshot worklib.AXI:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xmverilog	20.09-s007: Exiting on Oct 17, 2022 at 17:45:17 CST  (total: 00:00:01)
