# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sorter.srcs/sim_1/new/test_sort.vhd" \

# Do not sort compile order
nosort
