// Seed: 2227360908
macromodule module_0 (
    input uwire   id_0,
    input supply0 id_1,
    input uwire   id_2
);
  wire [1 : 1] id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wire id_2
);
  wire [-1 : 1] id_4;
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_5 = id_5;
endmodule
module module_2;
  wire id_1;
  wire [-1  ==  -1 : -1] id_2;
  reg id_3 = id_3, id_4, id_5, id_6, id_7;
  id_8(
      id_2, 1 <-> id_2, 1
  );
  wire id_9;
  always_latch id_5 <= -1'h0;
  always @(*) @(id_9 or negedge !id_2) assert (id_7 - id_9);
  wire id_10;
  always id_6 <= id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd91
) (
    _id_1
);
  output wire _id_1;
  logic [-1 : id_1] id_2;
  wor id_3 = 1;
  module_2 modCall_1 ();
  assign id_3 = 1;
  wire id_4;
endmodule
