#

set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name QIP_FILE top.qip
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name QIP_FILE generated/include.qip
set_global_assignment -name SOURCE_TCL_SCRIPT_FILE util/altera/settings.tcl
