void F_1 ( T_1 V_1 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( V_2 ) ;\r\nswitch ( V_1 ) {\r\ncase V_3 :\r\nV_4 = V_5 | V_6 ;\r\nV_7 = V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_7 &= ~ V_8 ;\r\nV_4 = V_5 | V_6 ;\r\nF_3 ( V_10 , V_4 ) ;\r\nbreak;\r\ncase V_11 :\r\nV_7 |= V_12 ;\r\nV_4 = V_5 | V_6 ;\r\nbreak;\r\ncase V_13 :\r\nV_7 &= ~ V_12 ;\r\nV_4 = V_5 | V_6 ;\r\nbreak;\r\n#ifdef F_4\r\ncase V_14 :\r\nif ( ! ( V_7 & V_12 ) )\r\nV_4 ^= V_6 ;\r\nbreak;\r\n#endif\r\n#ifdef F_5\r\ncase V_15 :\r\nif ( ! ( V_7 & V_12 ) )\r\nV_4 |= V_5 ;\r\nbreak;\r\ncase V_16 :\r\nif ( ! ( V_7 & V_12 ) )\r\nV_4 &= ~ V_5 ;\r\nbreak;\r\n#endif\r\ncase V_17 :\r\nbreak;\r\ncase V_18 :\r\nif ( V_7 & V_12 )\r\nV_4 &= ~ V_6 ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_7 & V_12 )\r\nV_4 |= V_6 ;\r\nbreak;\r\ncase V_20 :\r\nbreak;\r\ncase V_21 :\r\nbreak;\r\ncase V_22 :\r\nif ( V_7 & V_12 )\r\nV_4 &= ~ V_5 ;\r\nbreak;\r\ncase V_23 :\r\nif ( V_7 & V_12 )\r\nV_4 |= V_5 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_7 & V_8 )\r\nF_3 ( V_10 , V_4 ) ;\r\nF_6 ( V_2 ) ;\r\n}
