<!--
::METADATA::
type: method
topic_id: vhdl-05-sentencias-secuenciales
file_id: metodos-secuenciales
status: draft
audience: both
last_updated: 2026-01-02
difficulty: 2
tags: [VHDL, metodologia, process, secuencial]
search_keywords: "metodolog√≠a process, sentencias secuenciales"
-->

> üè† **Navegaci√≥n:** [‚Üê Teor√≠a](../theory/VHDL-05-Teoria-Secuenciales.md) | [Problemas ‚Üí](../problems/VHDL-05-Problemas.md)

---

# M√©todos: Sentencias Secuenciales

## M√©todo 1: Plantillas de Process

### L√≥gica Combinacional

```vhdl
COMB: process(todas_las_entradas)
begin
    -- Asignar TODAS las salidas
    -- en TODOS los caminos
end process;
```

### Registro Simple

```vhdl
REG: process(clk)
begin
    if rising_edge(clk) then
        q <= d;
    end if;
end process;
```

### Registro con Reset As√≠ncrono

```vhdl
REG_ASYNC: process(clk, reset)
begin
    if reset = '1' then
        q <= '0';
    elsif rising_edge(clk) then
        q <= d;
    end if;
end process;
```

### Registro con Reset S√≠ncrono

```vhdl
REG_SYNC: process(clk)
begin
    if rising_edge(clk) then
        if reset = '1' then
            q <= '0';
        else
            q <= d;
        end if;
    end if;
end process;
```

---

## M√©todo 2: Evitar Latches

### Regla: Cubrir Todos los Casos

```vhdl
-- ‚úó LATCH (falta else)
process(sel, a, b)
begin
    if sel = '1' then
        y <= a;
    end if;
end process;

-- ‚úì CORRECTO
process(sel, a, b)
begin
    if sel = '1' then
        y <= a;
    else
        y <= b;
    end if;
end process;
```

### T√©cnica: Valor por Defecto

```vhdl
process(sel, a, b, c, d)
begin
    -- Valor por defecto al inicio
    y <= '0';
    
    -- Despu√©s las condiciones
    if sel = "00" then
        y <= a;
    elsif sel = "01" then
        y <= b;
    end if;
    -- No necesita else, tiene default
end process;
```

---

## M√©todo 3: Lista de Sensibilidad Correcta

### L√≥gica Combinacional

```vhdl
-- Incluir TODAS las se√±ales le√≠das
process(a, b, c, sel)
begin
    if sel = '1' then
        y <= a and b;
    else
        y <= c;
    end if;
end process;
```

### L√≥gica Secuencial

```vhdl
-- Solo clk (y reset si es as√≠ncrono)
process(clk, reset)  -- reset es as√≠ncrono
begin
    if reset = '1' then
        q <= '0';
    elsif rising_edge(clk) then
        q <= d;  -- d NO va en la lista
    end if;
end process;
```

### VHDL-2008: `all`

```vhdl
-- Incluye autom√°ticamente todas las se√±ales le√≠das
process(all)
begin
    y <= a when sel = '1' else b;
end process;
```

---

## M√©todo 4: Variables para C√°lculos Intermedios

### Acumulaci√≥n

```vhdl
process(data)
    variable sum : unsigned(9 downto 0);
begin
    sum := (others => '0');
    for i in 0 to 7 loop
        sum := sum + unsigned("00" & data(i));
    end loop;
    total <= std_logic_vector(sum);
end process;
```

### Pipeline de C√°lculos

```vhdl
process(a, b, c, d)
    variable temp1, temp2 : std_logic_vector(7 downto 0);
begin
    temp1 := a and b;      -- Paso 1
    temp2 := c or d;       -- Paso 2
    result <= temp1 xor temp2;  -- Paso 3
end process;
```

---

## M√©todo 5: Estructuras if-case Anidadas

### Decodificaci√≥n Jer√°rquica

```vhdl
process(mode, submode, data)
begin
    case mode is
        when "00" =>
            if submode = '0' then
                output <= data(7 downto 4);
            else
                output <= data(3 downto 0);
            end if;
        when "01" =>
            output <= not data(7 downto 4);
        when others =>
            output <= (others => '0');
    end case;
end process;
```

---

## M√©todo 6: M√∫ltiples Salidas en un Process

### Agrupaci√≥n L√≥gica

```vhdl
-- Un process para l√≥gica relacionada
process(clk, reset)
begin
    if reset = '1' then
        count <= (others => '0');
        overflow <= '0';
        zero_flag <= '1';
    elsif rising_edge(clk) then
        if enable = '1' then
            if count = MAX_COUNT then
                count <= (others => '0');
                overflow <= '1';
            else
                count <= count + 1;
                overflow <= '0';
            end if;
            
            if count = 0 then
                zero_flag <= '1';
            else
                zero_flag <= '0';
            end if;
        end if;
    end if;
end process;
```

---

## M√©todo 7: Separar L√≥gica Combinacional y Secuencial

### Dos Procesos

```vhdl
-- Proceso combinacional: calcula siguiente estado/salida
COMB: process(current_state, inputs)
begin
    -- Calcular next_state y outputs
    case current_state is
        when IDLE =>
            if start = '1' then
                next_state <= RUN;
            else
                next_state <= IDLE;
            end if;
            output <= '0';
        when RUN =>
            next_state <= DONE;
            output <= '1';
        when others =>
            next_state <= IDLE;
            output <= '0';
    end case;
end process;

-- Proceso secuencial: registra el estado
SEQ: process(clk, reset)
begin
    if reset = '1' then
        current_state <= IDLE;
    elsif rising_edge(clk) then
        current_state <= next_state;
    end if;
end process;
```

---

## M√©todo 8: Bucles Sintetizables

### For Loop para Hardware Replicado

```vhdl
-- Genera 8 comparadores en paralelo
process(input, pattern)
begin
    match <= (others => '0');
    for i in 0 to 7 loop
        if input(i) = pattern(i) then
            match(i) <= '1';
        end if;
    end loop;
end process;
```

### Encontrar Primer Bit Activo

```vhdl
process(data)
    variable found : boolean;
begin
    found := false;
    position <= (others => '0');
    valid <= '0';
    
    for i in data'high downto data'low loop
        if data(i) = '1' and not found then
            position <= std_logic_vector(to_unsigned(i, 4));
            valid <= '1';
            found := true;
        end if;
    end loop;
end process;
```

---

## M√©todo 9: Debug con Variables

### Contador de Eventos

```vhdl
process(clk)
    variable event_count : integer := 0;
begin
    if rising_edge(clk) then
        if evento = '1' then
            event_count := event_count + 1;
            -- report para simulaci√≥n
            report "Evento #" & integer'image(event_count);
        end if;
    end if;
end process;
```

---

## M√©todo 10: Checklist de Process

### Antes de S√≠ntesis

**L√≥gica Combinacional:**
- [ ] Lista de sensibilidad completa (o usar `all`)
- [ ] Todas las salidas asignadas en todos los caminos
- [ ] No hay `rising_edge` ni `falling_edge`
- [ ] `case` tiene `when others`
- [ ] `if` tiene `else` (o valor por defecto)

**L√≥gica Secuencial:**
- [ ] Solo `clk` en lista (+ reset si as√≠ncrono)
- [ ] `rising_edge(clk)` o `falling_edge(clk)`
- [ ] Reset as√≠ncrono fuera del `if rising_edge`
- [ ] Reset s√≠ncrono dentro del `if rising_edge`

### Errores Comunes

| Error | S√≠ntoma | Soluci√≥n |
|-------|---------|----------|
| Lista incompleta | Simulaci√≥n incorrecta | Agregar se√±ales |
| Latch inferido | Warning de s√≠ntesis | Cubrir todos los casos |
| Reset mal ubicado | Comportamiento err√≥neo | Revisar plantilla |
| Variable vs se√±al | Timing incorrecto | Entender diferencia |

---

<!-- IA_CONTEXT
USO: M√©todos pr√°cticos para process y sentencias secuenciales
NIVEL: Intermedio (2/3)
HERRAMIENTAS: Quartus, Vivado, ModelSim
-->
