# MIPS-Verilog

This repository contains DataPath and ControlUnit implementation of MIPS(Microprocessor without Interlocked Pipeline Stages) architecture in Verilog 

Codes implemented during the lab sessions of Computer Architecture Course at BITS-Pilani
Tested on : ModelSIM

References :

Computer Organisation and Design by Petterson,Hennesy
Verilog HDL by Samir Palnitkar
