INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard.sim/sim_1/impl/func/xsim/sim_source_testbench_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-3107] analyzing entity 'top_level_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/rotr_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/rotl_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/pow_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pow'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/main_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'main' [C:/Users/marga/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/main_parcs.vhd:44]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard.srcs/sim_1/new/sim_source_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_source_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard.sim/sim_1/impl/func/xsim/sim_source_testbench_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-3107] analyzing entity 'top_level_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/rotr_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/rotl_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/pow_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pow'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/main_parcs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'main' [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Documents/input_for_vivado/2022-12-31-19-20-03_tf_decr_part_ofuil_ocbe3_ocie3/main_parcs.vhd:44]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard/v2018_TRY2_tf_decr_part_ofuil_ocbe3_ocie3_zedboard.srcs/sim_1/new/sim_source_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_source_testbench'
