
Redoing 6 3-sensors-DMA-LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008470  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08008610  08008610  00018610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089d4  080089d4  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  080089d4  080089d4  000189d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089dc  080089dc  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089dc  080089dc  000189dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089e0  080089e0  000189e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080089e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  200001fc  08008be0  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  08008be0  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fdf9  00000000  00000000  0002026f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000250b  00000000  00000000  00030068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f20  00000000  00000000  00032578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bc9  00000000  00000000  00033498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018afb  00000000  00000000  00034061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011b1c  00000000  00000000  0004cb5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b6c1  00000000  00000000  0005e678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000050f4  00000000  00000000  000f9d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  000fee30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001fc 	.word	0x200001fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080085f8 	.word	0x080085f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000200 	.word	0x20000200
 80001dc:	080085f8 	.word	0x080085f8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <DWT_Delay_Init>:

//Microsecond delay functions. Credit:
//https://deepbluembedded.com/stm32-delay-microsecond-millisecond-utility-dwt-delay-timer-delay/

uint32_t DWT_Delay_Init(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <DWT_Delay_Init+0x58>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	4a13      	ldr	r2, [pc, #76]	; (8000fac <DWT_Delay_Init+0x58>)
 8000f5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f62:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <DWT_Delay_Init+0x58>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	4a10      	ldr	r2, [pc, #64]	; (8000fac <DWT_Delay_Init+0x58>)
 8000f6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f6e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a0e      	ldr	r2, [pc, #56]	; (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f76:	f023 0301 	bic.w	r3, r3, #1
 8000f7a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0b      	ldr	r2, [pc, #44]	; (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000f8e:	bf00      	nop
    __ASM volatile ("NOP");
 8000f90:	bf00      	nop
    __ASM volatile ("NOP");
 8000f92:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	e000      	b.n	8000fa2 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8000fa0:	2301      	movs	r3, #1
    }
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000edf0 	.word	0xe000edf0
 8000fb0:	e0001000 	.word	0xe0001000

08000fb4 <DWT_Delay_us>:

void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <DWT_Delay_us+0x48>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8000fc2:	f003 f805 	bl	8003fd0 <HAL_RCC_GetHCLKFreq>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4a0d      	ldr	r2, [pc, #52]	; (8001000 <DWT_Delay_us+0x4c>)
 8000fca:	fba2 2303 	umull	r2, r3, r2, r3
 8000fce:	0c9b      	lsrs	r3, r3, #18
 8000fd0:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	fb02 f303 	mul.w	r3, r2, r3
 8000fda:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 8000fdc:	bf00      	nop
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <DWT_Delay_us+0x48>)
 8000fe0:	685a      	ldr	r2, [r3, #4]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	1ad2      	subs	r2, r2, r3
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	1acb      	subs	r3, r1, r3
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d3f6      	bcc.n	8000fde <DWT_Delay_us+0x2a>
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	e0001000 	.word	0xe0001000
 8001000:	431bde83 	.word	0x431bde83

08001004 <lcd_enable>:


//  LCD code


void lcd_enable(){
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
	//HAL_Delay(1);
	//DWT_Delay_us(50);
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_SET);  //pulse needs to be some clock cycles long, we are not in hurry right now
 8001008:	2201      	movs	r2, #1
 800100a:	2102      	movs	r1, #2
 800100c:	4807      	ldr	r0, [pc, #28]	; (800102c <lcd_enable+0x28>)
 800100e:	f002 fb61 	bl	80036d4 <HAL_GPIO_WritePin>
	//HAL_Delay(1);
	DWT_Delay_us(50);
 8001012:	2032      	movs	r0, #50	; 0x32
 8001014:	f7ff ffce 	bl	8000fb4 <DWT_Delay_us>
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2102      	movs	r1, #2
 800101c:	4803      	ldr	r0, [pc, #12]	; (800102c <lcd_enable+0x28>)
 800101e:	f002 fb59 	bl	80036d4 <HAL_GPIO_WritePin>
	//HAL_Delay(1);
	DWT_Delay_us(50);
 8001022:	2032      	movs	r0, #50	; 0x32
 8001024:	f7ff ffc6 	bl	8000fb4 <DWT_Delay_us>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40020400 	.word	0x40020400

08001030 <lcd_write4>:

//  write a nibble (4 bits)
void lcd_write4(uint8_t word){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(LCD_D4, (word & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET); //we AND the word and the mask. If it's true, we write GPIO_PIN_SET, else _RESET
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	b2db      	uxtb	r3, r3
 8001042:	461a      	mov	r2, r3
 8001044:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001048:	4816      	ldr	r0, [pc, #88]	; (80010a4 <lcd_write4+0x74>)
 800104a:	f002 fb43 	bl	80036d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D5, (word & 0x02)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	105b      	asrs	r3, r3, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	461a      	mov	r2, r3
 800105c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001060:	4810      	ldr	r0, [pc, #64]	; (80010a4 <lcd_write4+0x74>)
 8001062:	f002 fb37 	bl	80036d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D6, (word & 0x04)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	109b      	asrs	r3, r3, #2
 800106a:	b2db      	uxtb	r3, r3
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	b2db      	uxtb	r3, r3
 8001072:	461a      	mov	r2, r3
 8001074:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001078:	480a      	ldr	r0, [pc, #40]	; (80010a4 <lcd_write4+0x74>)
 800107a:	f002 fb2b 	bl	80036d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D7, (word & 0x08)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	10db      	asrs	r3, r3, #3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	b2db      	uxtb	r3, r3
 800108a:	461a      	mov	r2, r3
 800108c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001090:	4804      	ldr	r0, [pc, #16]	; (80010a4 <lcd_write4+0x74>)
 8001092:	f002 fb1f 	bl	80036d4 <HAL_GPIO_WritePin>
		lcd_enable();  //pulse the E line
 8001096:	f7ff ffb5 	bl	8001004 <lcd_enable>
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40020400 	.word	0x40020400

080010a8 <lcd_write>:

//  write a byte (8 bits)
void lcd_write(uint8_t word){	
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
		lcd_write4(word>>4); //we first write the upper nibble
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	091b      	lsrs	r3, r3, #4
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ffb9 	bl	8001030 <lcd_write4>
		lcd_write4(word);    //and then the lower nibble
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ffb5 	bl	8001030 <lcd_write4>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <lcd_command>:
#define DISPLAY_ON 0x04
#define LCD_SETDRAMADD 0x80
uint8_t _display_ctrl = 0;

//  send an instruction to the LCD
void lcd_command(uint8_t byte){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET); //write an instruction -> RS must be low
 80010da:	2200      	movs	r2, #0
 80010dc:	2104      	movs	r1, #4
 80010de:	4805      	ldr	r0, [pc, #20]	; (80010f4 <lcd_command+0x24>)
 80010e0:	f002 faf8 	bl	80036d4 <HAL_GPIO_WritePin>
	lcd_write(byte);
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ffde 	bl	80010a8 <lcd_write>
}
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40020400 	.word	0x40020400

080010f8 <lcd_data>:
	lcd_command(LCD_CLEAR_COMMAND);
	DWT_Delay_us(2000);
}

//  send data to the LCD
void lcd_data(uint8_t byte){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_SET); //write data, not instruction -> RS must be high
 8001102:	2201      	movs	r2, #1
 8001104:	2104      	movs	r1, #4
 8001106:	4805      	ldr	r0, [pc, #20]	; (800111c <lcd_data+0x24>)
 8001108:	f002 fae4 	bl	80036d4 <HAL_GPIO_WritePin>
	lcd_write(byte);
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff ffca 	bl	80010a8 <lcd_write>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40020400 	.word	0x40020400

08001120 <setCursor>:

//  set (x, y) position of the cursor
void setCursor(uint8_t col, uint8_t row){
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	460a      	mov	r2, r1
 800112a:	71fb      	strb	r3, [r7, #7]
 800112c:	4613      	mov	r3, r2
 800112e:	71bb      	strb	r3, [r7, #6]
	if ((col+1)*(row+1)<80){
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	3301      	adds	r3, #1
 8001134:	79ba      	ldrb	r2, [r7, #6]
 8001136:	3201      	adds	r2, #1
 8001138:	fb02 f303 	mul.w	r3, r2, r3
 800113c:	2b4f      	cmp	r3, #79	; 0x4f
 800113e:	dc10      	bgt.n	8001162 <setCursor+0x42>
		lcd_command(LCD_SETDRAMADD|(col + 40*row)); //in the second row, address is offset by 40
 8001140:	79bb      	ldrb	r3, [r7, #6]
 8001142:	461a      	mov	r2, r3
 8001144:	0092      	lsls	r2, r2, #2
 8001146:	4413      	add	r3, r2
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	b2da      	uxtb	r2, r3
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	4413      	add	r3, r2
 8001150:	b2db      	uxtb	r3, r3
 8001152:	b25b      	sxtb	r3, r3
 8001154:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001158:	b25b      	sxtb	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ffb7 	bl	80010d0 <lcd_command>
	}
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <lcd_print>:

//  print a string on the display, starting from the cursor position
void lcd_print(char string[]){  //pointer to first char in the string
 800116a:	b580      	push	{r7, lr}
 800116c:	b084      	sub	sp, #16
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
	
	int size = strlen(string);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff f884 	bl	8000280 <strlen>
 8001178:	4603      	mov	r3, r0
 800117a:	60fb      	str	r3, [r7, #12]
	
	while (size--){
 800117c:	e006      	b.n	800118c <lcd_print+0x22>
		lcd_data(*string++);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	1c5a      	adds	r2, r3, #1
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff ffb6 	bl	80010f8 <lcd_data>
	while (size--){
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	1e5a      	subs	r2, r3, #1
 8001190:	60fa      	str	r2, [r7, #12]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f3      	bne.n	800117e <lcd_print+0x14>
	}
}
 8001196:	bf00      	nop
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <lcd_println>:

void lcd_println(char string[], uint8_t row){
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b088      	sub	sp, #32
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	
	char line[] = "                ";
 80011ac:	4b17      	ldr	r3, [pc, #92]	; (800120c <lcd_println+0x6c>)
 80011ae:	f107 0408 	add.w	r4, r7, #8
 80011b2:	461d      	mov	r5, r3
 80011b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b8:	682b      	ldr	r3, [r5, #0]
 80011ba:	7023      	strb	r3, [r4, #0]
	
	int size = strlen(string);
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff f85f 	bl	8000280 <strlen>
 80011c2:	4603      	mov	r3, r0
 80011c4:	61fb      	str	r3, [r7, #28]
	
	if (size > 16)
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	2b10      	cmp	r3, #16
 80011ca:	dd0c      	ble.n	80011e6 <lcd_println+0x46>
		size = 16;
 80011cc:	2310      	movs	r3, #16
 80011ce:	61fb      	str	r3, [r7, #28]

	while (size--){
 80011d0:	e009      	b.n	80011e6 <lcd_println+0x46>
		line[size] = string[size];
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	4413      	add	r3, r2
 80011d8:	7819      	ldrb	r1, [r3, #0]
 80011da:	f107 0208 	add.w	r2, r7, #8
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	4413      	add	r3, r2
 80011e2:	460a      	mov	r2, r1
 80011e4:	701a      	strb	r2, [r3, #0]
	while (size--){
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	1e5a      	subs	r2, r3, #1
 80011ea:	61fa      	str	r2, [r7, #28]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f0      	bne.n	80011d2 <lcd_println+0x32>
	}
	setCursor(0, row);
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	4619      	mov	r1, r3
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff ff93 	bl	8001120 <setCursor>
	lcd_print(line);
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff ffb3 	bl	800116a <lcd_print>
}
 8001204:	bf00      	nop
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bdb0      	pop	{r4, r5, r7, pc}
 800120c:	08008610 	.word	0x08008610

08001210 <writeCustomChar>:

void writeCustomChar(uint8_t address, uint8_t map[]){ //fill Character Generator RAM with custom symbols
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	6039      	str	r1, [r7, #0]
 800121a:	71fb      	strb	r3, [r7, #7]
	address &= 0x7; //address must be 0 to 7
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	71fb      	strb	r3, [r7, #7]
	lcd_command(0x40 | (address <<3)); //Set CGRAM address + address shifted left by 3 bits to start writing first byte
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	b25b      	sxtb	r3, r3
 800122a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800122e:	b25b      	sxtb	r3, r3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff ff4c 	bl	80010d0 <lcd_command>
	for (int i = 0; i<8; i++){
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	e009      	b.n	8001252 <writeCustomChar+0x42>
		lcd_data(map[i]);	
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	4413      	add	r3, r2
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff56 	bl	80010f8 <lcd_data>
	for (int i = 0; i<8; i++){
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	3301      	adds	r3, #1
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2b07      	cmp	r3, #7
 8001256:	ddf2      	ble.n	800123e <writeCustomChar+0x2e>
	}
}
 8001258:	bf00      	nop
 800125a:	bf00      	nop
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <loadCustomChars>:

void loadCustomChars(){ //write all custom characters to the LCD module memory
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	writeCustomChar(CHAR_1_5, CUSTOM_1_5);
 8001268:	490a      	ldr	r1, [pc, #40]	; (8001294 <loadCustomChars+0x30>)
 800126a:	2001      	movs	r0, #1
 800126c:	f7ff ffd0 	bl	8001210 <writeCustomChar>
	writeCustomChar(CHAR_2_5, CUSTOM_2_5);
 8001270:	4909      	ldr	r1, [pc, #36]	; (8001298 <loadCustomChars+0x34>)
 8001272:	2002      	movs	r0, #2
 8001274:	f7ff ffcc 	bl	8001210 <writeCustomChar>
	writeCustomChar(CHAR_3_5, CUSTOM_3_5);
 8001278:	4908      	ldr	r1, [pc, #32]	; (800129c <loadCustomChars+0x38>)
 800127a:	2003      	movs	r0, #3
 800127c:	f7ff ffc8 	bl	8001210 <writeCustomChar>
	writeCustomChar(CHAR_4_5, CUSTOM_4_5);
 8001280:	4907      	ldr	r1, [pc, #28]	; (80012a0 <loadCustomChars+0x3c>)
 8001282:	2004      	movs	r0, #4
 8001284:	f7ff ffc4 	bl	8001210 <writeCustomChar>
	writeCustomChar(CHAR_5_5, CUSTOM_5_5);
 8001288:	4906      	ldr	r1, [pc, #24]	; (80012a4 <loadCustomChars+0x40>)
 800128a:	2005      	movs	r0, #5
 800128c:	f7ff ffc0 	bl	8001210 <writeCustomChar>
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000000 	.word	0x20000000
 8001298:	20000008 	.word	0x20000008
 800129c:	20000010 	.word	0x20000010
 80012a0:	20000018 	.word	0x20000018
 80012a4:	20000020 	.word	0x20000020

080012a8 <lcd_initialize>:
		i++;
	}
	lcd_print(bar); //finally we write to the LCD
}

void lcd_initialize(){  //initialize WH1602C LCD module in 4 bit mode, page 25
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0

	HAL_Delay(50);  //wait >40 ms as per datasheet
 80012ac:	2032      	movs	r0, #50	; 0x32
 80012ae:	f000 fe49 	bl	8001f44 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2104      	movs	r1, #4
 80012b6:	4824      	ldr	r0, [pc, #144]	; (8001348 <lcd_initialize+0xa0>)
 80012b8:	f002 fa0c 	bl	80036d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	2102      	movs	r1, #2
 80012c0:	4821      	ldr	r0, [pc, #132]	; (8001348 <lcd_initialize+0xa0>)
 80012c2:	f002 fa07 	bl	80036d4 <HAL_GPIO_WritePin>
	//LCD WritePIn is hard-wired low as per board schematic
	DWT_Delay_Init();
 80012c6:	f7ff fe45 	bl	8000f54 <DWT_Delay_Init>
	//Magic reset sequence
	lcd_write4(0x03);  //4-bit mode
 80012ca:	2003      	movs	r0, #3
 80012cc:	f7ff feb0 	bl	8001030 <lcd_write4>
	HAL_Delay(5);
 80012d0:	2005      	movs	r0, #5
 80012d2:	f000 fe37 	bl	8001f44 <HAL_Delay>
	lcd_write4(0x03);
 80012d6:	2003      	movs	r0, #3
 80012d8:	f7ff feaa 	bl	8001030 <lcd_write4>
	HAL_Delay(5);
 80012dc:	2005      	movs	r0, #5
 80012de:	f000 fe31 	bl	8001f44 <HAL_Delay>
	lcd_write4(0x03);
 80012e2:	2003      	movs	r0, #3
 80012e4:	f7ff fea4 	bl	8001030 <lcd_write4>
	HAL_Delay(5);
 80012e8:	2005      	movs	r0, #5
 80012ea:	f000 fe2b 	bl	8001f44 <HAL_Delay>
	lcd_write4(0x02); //Set 4-bit mode
 80012ee:	2002      	movs	r0, #2
 80012f0:	f7ff fe9e 	bl	8001030 <lcd_write4>
	lcd_write(0x28); //4bit, 2 lines, 5x8 font
 80012f4:	2028      	movs	r0, #40	; 0x28
 80012f6:	f7ff fed7 	bl	80010a8 <lcd_write>
	HAL_Delay(5);
 80012fa:	2005      	movs	r0, #5
 80012fc:	f000 fe22 	bl	8001f44 <HAL_Delay>
	lcd_write(0x08); //display off;
 8001300:	2008      	movs	r0, #8
 8001302:	f7ff fed1 	bl	80010a8 <lcd_write>
	lcd_write(LCD_CLEAR_COMMAND); 			 //display clear;
 8001306:	2001      	movs	r0, #1
 8001308:	f7ff fece 	bl	80010a8 <lcd_write>
	HAL_Delay(5);
 800130c:	2005      	movs	r0, #5
 800130e:	f000 fe19 	bl	8001f44 <HAL_Delay>
	lcd_write(0x06); //entry mode set: increment
 8001312:	2006      	movs	r0, #6
 8001314:	f7ff fec8 	bl	80010a8 <lcd_write>
	HAL_GPIO_WritePin(LCD_BL_ON, GPIO_PIN_SET);  //enable backlight
 8001318:	2201      	movs	r2, #1
 800131a:	2110      	movs	r1, #16
 800131c:	480b      	ldr	r0, [pc, #44]	; (800134c <lcd_initialize+0xa4>)
 800131e:	f002 f9d9 	bl	80036d4 <HAL_GPIO_WritePin>
	//_display_ctrl = DISPLAY_COMMAND|DISPLAY_ON|CURSOR_ON|BLINK_ON;
	_display_ctrl = DISPLAY_COMMAND|DISPLAY_ON;
 8001322:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <lcd_initialize+0xa8>)
 8001324:	220c      	movs	r2, #12
 8001326:	701a      	strb	r2, [r3, #0]
	lcd_write(_display_ctrl); //set as above
 8001328:	4b09      	ldr	r3, [pc, #36]	; (8001350 <lcd_initialize+0xa8>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff febb 	bl	80010a8 <lcd_write>
	lcd_write(0x02); //go home
 8001332:	2002      	movs	r0, #2
 8001334:	f7ff feb8 	bl	80010a8 <lcd_write>
	HAL_Delay(2);
 8001338:	2002      	movs	r0, #2
 800133a:	f000 fe03 	bl	8001f44 <HAL_Delay>
	loadCustomChars();
 800133e:	f7ff ff91 	bl	8001264 <loadCustomChars>

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40020400 	.word	0x40020400
 800134c:	40020000 	.word	0x40020000
 8001350:	20000218 	.word	0x20000218

08001354 <lcd_backlight_ON>:

void lcd_backlight_ON(){
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_BL_ON, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	2110      	movs	r1, #16
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <lcd_backlight_ON+0x14>)
 800135e:	f002 f9b9 	bl	80036d4 <HAL_GPIO_WritePin>
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40020000 	.word	0x40020000
 800136c:	00000000 	.word	0x00000000

08001370 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001370:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001374:	b0ac      	sub	sp, #176	; 0xb0
 8001376:	af06      	add	r7, sp, #24
 8001378:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1){
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a68      	ldr	r2, [pc, #416]	; (8001520 <HAL_ADC_ConvCpltCallback+0x1b0>)
 800137e:	4293      	cmp	r3, r2
 8001380:	f040 80b6 	bne.w	80014f0 <HAL_ADC_ConvCpltCallback+0x180>
		char str[128];
		float knob = (float)x[0] / 4095.0 * 3.3;
 8001384:	4b67      	ldr	r3, [pc, #412]	; (8001524 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8001386:	881b      	ldrh	r3, [r3, #0]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001390:	ee17 0a90 	vmov	r0, s15
 8001394:	f7ff f8e0 	bl	8000558 <__aeabi_f2d>
 8001398:	a359      	add	r3, pc, #356	; (adr r3, 8001500 <HAL_ADC_ConvCpltCallback+0x190>)
 800139a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139e:	f7ff fa5d 	bl	800085c <__aeabi_ddiv>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	a357      	add	r3, pc, #348	; (adr r3, 8001508 <HAL_ADC_ConvCpltCallback+0x198>)
 80013ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b0:	f7ff f92a 	bl	8000608 <__aeabi_dmul>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fbfc 	bl	8000bb8 <__aeabi_d2f>
 80013c0:	4603      	mov	r3, r0
 80013c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		float temp = (((float)x[1]/4095.0 *3.3) - 0.76)/0.025 + 25;
 80013c6:	4b57      	ldr	r3, [pc, #348]	; (8001524 <HAL_ADC_ConvCpltCallback+0x1b4>)
 80013c8:	885b      	ldrh	r3, [r3, #2]
 80013ca:	ee07 3a90 	vmov	s15, r3
 80013ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d2:	ee17 0a90 	vmov	r0, s15
 80013d6:	f7ff f8bf 	bl	8000558 <__aeabi_f2d>
 80013da:	a349      	add	r3, pc, #292	; (adr r3, 8001500 <HAL_ADC_ConvCpltCallback+0x190>)
 80013dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e0:	f7ff fa3c 	bl	800085c <__aeabi_ddiv>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	4610      	mov	r0, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	a346      	add	r3, pc, #280	; (adr r3, 8001508 <HAL_ADC_ConvCpltCallback+0x198>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	f7ff f909 	bl	8000608 <__aeabi_dmul>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	a344      	add	r3, pc, #272	; (adr r3, 8001510 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8001400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001404:	f7fe ff48 	bl	8000298 <__aeabi_dsub>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4610      	mov	r0, r2
 800140e:	4619      	mov	r1, r3
 8001410:	a341      	add	r3, pc, #260	; (adr r3, 8001518 <HAL_ADC_ConvCpltCallback+0x1a8>)
 8001412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001416:	f7ff fa21 	bl	800085c <__aeabi_ddiv>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	4b40      	ldr	r3, [pc, #256]	; (8001528 <HAL_ADC_ConvCpltCallback+0x1b8>)
 8001428:	f7fe ff38 	bl	800029c <__adddf3>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f7ff fbc0 	bl	8000bb8 <__aeabi_d2f>
 8001438:	4603      	mov	r3, r0
 800143a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		float Vref = (float)x[2] / 4095.0 * 3.3;
 800143e:	4b39      	ldr	r3, [pc, #228]	; (8001524 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8001440:	889b      	ldrh	r3, [r3, #4]
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800144a:	ee17 0a90 	vmov	r0, s15
 800144e:	f7ff f883 	bl	8000558 <__aeabi_f2d>
 8001452:	a32b      	add	r3, pc, #172	; (adr r3, 8001500 <HAL_ADC_ConvCpltCallback+0x190>)
 8001454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001458:	f7ff fa00 	bl	800085c <__aeabi_ddiv>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	a328      	add	r3, pc, #160	; (adr r3, 8001508 <HAL_ADC_ConvCpltCallback+0x198>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff f8cd 	bl	8000608 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	f7ff fb9f 	bl	8000bb8 <__aeabi_d2f>
 800147a:	4603      	mov	r3, r0
 800147c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		snprintf(str, 64, "Knob:%.3f Temp:%.3f Vref:%.3f\r\n", knob, temp, Vref);
 8001480:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001484:	f7ff f868 	bl	8000558 <__aeabi_f2d>
 8001488:	4604      	mov	r4, r0
 800148a:	460d      	mov	r5, r1
 800148c:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001490:	f7ff f862 	bl	8000558 <__aeabi_f2d>
 8001494:	4680      	mov	r8, r0
 8001496:	4689      	mov	r9, r1
 8001498:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800149c:	f7ff f85c 	bl	8000558 <__aeabi_f2d>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	f107 000c 	add.w	r0, r7, #12
 80014a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014ac:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80014b0:	e9cd 4500 	strd	r4, r5, [sp]
 80014b4:	4a1d      	ldr	r2, [pc, #116]	; (800152c <HAL_ADC_ConvCpltCallback+0x1bc>)
 80014b6:	2140      	movs	r1, #64	; 0x40
 80014b8:	f004 ff2c 	bl	8006314 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7fe fedd 	bl	8000280 <strlen>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	f107 010c 	add.w	r1, r7, #12
 80014ce:	2364      	movs	r3, #100	; 0x64
 80014d0:	4817      	ldr	r0, [pc, #92]	; (8001530 <HAL_ADC_ConvCpltCallback+0x1c0>)
 80014d2:	f003 fa45 	bl	8004960 <HAL_UART_Transmit>
		//we display the last 16 temps as a bar graph
		lcd_println(str, 0);
 80014d6:	f107 030c 	add.w	r3, r7, #12
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff fe5f 	bl	80011a0 <lcd_println>
		lcd_println(str+16, 1);
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	3310      	adds	r3, #16
 80014e8:	2101      	movs	r1, #1
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fe58 	bl	80011a0 <lcd_println>


	}
}
 80014f0:	bf00      	nop
 80014f2:	3798      	adds	r7, #152	; 0x98
 80014f4:	46bd      	mov	sp, r7
 80014f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014fa:	bf00      	nop
 80014fc:	f3af 8000 	nop.w
 8001500:	00000000 	.word	0x00000000
 8001504:	40affe00 	.word	0x40affe00
 8001508:	66666666 	.word	0x66666666
 800150c:	400a6666 	.word	0x400a6666
 8001510:	851eb852 	.word	0x851eb852
 8001514:	3fe851eb 	.word	0x3fe851eb
 8001518:	9999999a 	.word	0x9999999a
 800151c:	3f999999 	.word	0x3f999999
 8001520:	2000021c 	.word	0x2000021c
 8001524:	20000354 	.word	0x20000354
 8001528:	40390000 	.word	0x40390000
 800152c:	08008624 	.word	0x08008624
 8001530:	2000030c 	.word	0x2000030c

08001534 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001538:	f000 fc92 	bl	8001e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800153c:	f000 f81e 	bl	800157c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001540:	f000 f990 	bl	8001864 <MX_GPIO_Init>
  MX_DMA_Init();
 8001544:	f000 f96e 	bl	8001824 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001548:	f000 f942 	bl	80017d0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800154c:	f000 f882 	bl	8001654 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001550:	f000 f8f0 	bl	8001734 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  lcd_initialize();
 8001554:	f7ff fea8 	bl	80012a8 <lcd_initialize>
  lcd_backlight_ON();
 8001558:	f7ff fefc 	bl	8001354 <lcd_backlight_ON>

  HAL_TIM_Base_Start_IT(&htim2);
 800155c:	4804      	ldr	r0, [pc, #16]	; (8001570 <main+0x3c>)
 800155e:	f002 fdbb 	bl	80040d8 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, x, 3);
 8001562:	2203      	movs	r2, #3
 8001564:	4903      	ldr	r1, [pc, #12]	; (8001574 <main+0x40>)
 8001566:	4804      	ldr	r0, [pc, #16]	; (8001578 <main+0x44>)
 8001568:	f000 fe64 	bl	8002234 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800156c:	e7fe      	b.n	800156c <main+0x38>
 800156e:	bf00      	nop
 8001570:	200002c4 	.word	0x200002c4
 8001574:	20000354 	.word	0x20000354
 8001578:	2000021c 	.word	0x2000021c

0800157c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b094      	sub	sp, #80	; 0x50
 8001580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001582:	f107 0320 	add.w	r3, r7, #32
 8001586:	2230      	movs	r2, #48	; 0x30
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f004 ff39 	bl	8006402 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a0:	2300      	movs	r3, #0
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	4b29      	ldr	r3, [pc, #164]	; (800164c <SystemClock_Config+0xd0>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	4a28      	ldr	r2, [pc, #160]	; (800164c <SystemClock_Config+0xd0>)
 80015aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ae:	6413      	str	r3, [r2, #64]	; 0x40
 80015b0:	4b26      	ldr	r3, [pc, #152]	; (800164c <SystemClock_Config+0xd0>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015bc:	2300      	movs	r3, #0
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <SystemClock_Config+0xd4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015c8:	4a21      	ldr	r2, [pc, #132]	; (8001650 <SystemClock_Config+0xd4>)
 80015ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <SystemClock_Config+0xd4>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015dc:	2302      	movs	r3, #2
 80015de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015e0:	2301      	movs	r3, #1
 80015e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015e4:	2310      	movs	r3, #16
 80015e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e8:	2302      	movs	r3, #2
 80015ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015ec:	2300      	movs	r3, #0
 80015ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80015f0:	2310      	movs	r3, #16
 80015f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80015f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80015fa:	2304      	movs	r3, #4
 80015fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015fe:	2307      	movs	r3, #7
 8001600:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001602:	f107 0320 	add.w	r3, r7, #32
 8001606:	4618      	mov	r0, r3
 8001608:	f002 f87e 	bl	8003708 <HAL_RCC_OscConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001612:	f000 f9ad 	bl	8001970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001616:	230f      	movs	r3, #15
 8001618:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800161a:	2302      	movs	r3, #2
 800161c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001626:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800162c:	f107 030c 	add.w	r3, r7, #12
 8001630:	2102      	movs	r1, #2
 8001632:	4618      	mov	r0, r3
 8001634:	f002 fae0 	bl	8003bf8 <HAL_RCC_ClockConfig>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800163e:	f000 f997 	bl	8001970 <Error_Handler>
  }
}
 8001642:	bf00      	nop
 8001644:	3750      	adds	r7, #80	; 0x50
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023800 	.word	0x40023800
 8001650:	40007000 	.word	0x40007000

08001654 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800165a:	463b      	mov	r3, r7
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001666:	4b31      	ldr	r3, [pc, #196]	; (800172c <MX_ADC1_Init+0xd8>)
 8001668:	4a31      	ldr	r2, [pc, #196]	; (8001730 <MX_ADC1_Init+0xdc>)
 800166a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800166c:	4b2f      	ldr	r3, [pc, #188]	; (800172c <MX_ADC1_Init+0xd8>)
 800166e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001672:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001674:	4b2d      	ldr	r3, [pc, #180]	; (800172c <MX_ADC1_Init+0xd8>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800167a:	4b2c      	ldr	r3, [pc, #176]	; (800172c <MX_ADC1_Init+0xd8>)
 800167c:	2201      	movs	r2, #1
 800167e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001680:	4b2a      	ldr	r3, [pc, #168]	; (800172c <MX_ADC1_Init+0xd8>)
 8001682:	2200      	movs	r2, #0
 8001684:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001686:	4b29      	ldr	r3, [pc, #164]	; (800172c <MX_ADC1_Init+0xd8>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800168e:	4b27      	ldr	r3, [pc, #156]	; (800172c <MX_ADC1_Init+0xd8>)
 8001690:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001694:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001696:	4b25      	ldr	r3, [pc, #148]	; (800172c <MX_ADC1_Init+0xd8>)
 8001698:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800169c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800169e:	4b23      	ldr	r3, [pc, #140]	; (800172c <MX_ADC1_Init+0xd8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80016a4:	4b21      	ldr	r3, [pc, #132]	; (800172c <MX_ADC1_Init+0xd8>)
 80016a6:	2203      	movs	r2, #3
 80016a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <MX_ADC1_Init+0xd8>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	; (800172c <MX_ADC1_Init+0xd8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016b8:	481c      	ldr	r0, [pc, #112]	; (800172c <MX_ADC1_Init+0xd8>)
 80016ba:	f000 fc67 	bl	8001f8c <HAL_ADC_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80016c4:	f000 f954 	bl	8001970 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016cc:	2301      	movs	r3, #1
 80016ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016d0:	2307      	movs	r3, #7
 80016d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d4:	463b      	mov	r3, r7
 80016d6:	4619      	mov	r1, r3
 80016d8:	4814      	ldr	r0, [pc, #80]	; (800172c <MX_ADC1_Init+0xd8>)
 80016da:	f000 feb9 	bl	8002450 <HAL_ADC_ConfigChannel>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80016e4:	f000 f944 	bl	8001970 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80016e8:	2310      	movs	r3, #16
 80016ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80016ec:	2302      	movs	r3, #2
 80016ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f0:	463b      	mov	r3, r7
 80016f2:	4619      	mov	r1, r3
 80016f4:	480d      	ldr	r0, [pc, #52]	; (800172c <MX_ADC1_Init+0xd8>)
 80016f6:	f000 feab 	bl	8002450 <HAL_ADC_ConfigChannel>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001700:	f000 f936 	bl	8001970 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001704:	2311      	movs	r3, #17
 8001706:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001708:	2303      	movs	r3, #3
 800170a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800170c:	2303      	movs	r3, #3
 800170e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001710:	463b      	mov	r3, r7
 8001712:	4619      	mov	r1, r3
 8001714:	4805      	ldr	r0, [pc, #20]	; (800172c <MX_ADC1_Init+0xd8>)
 8001716:	f000 fe9b 	bl	8002450 <HAL_ADC_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001720:	f000 f926 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	2000021c 	.word	0x2000021c
 8001730:	40012000 	.word	0x40012000

08001734 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173a:	f107 0308 	add.w	r3, r7, #8
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001748:	463b      	mov	r3, r7
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_TIM2_Init+0x98>)
 8001752:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001756:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001758:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <MX_TIM2_Init+0x98>)
 800175a:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800175e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001760:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <MX_TIM2_Init+0x98>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8001766:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_TIM2_Init+0x98>)
 8001768:	f241 3287 	movw	r2, #4999	; 0x1387
 800176c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800176e:	4b17      	ldr	r3, [pc, #92]	; (80017cc <MX_TIM2_Init+0x98>)
 8001770:	2200      	movs	r2, #0
 8001772:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001774:	4b15      	ldr	r3, [pc, #84]	; (80017cc <MX_TIM2_Init+0x98>)
 8001776:	2200      	movs	r2, #0
 8001778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800177a:	4814      	ldr	r0, [pc, #80]	; (80017cc <MX_TIM2_Init+0x98>)
 800177c:	f002 fc5c 	bl	8004038 <HAL_TIM_Base_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001786:	f000 f8f3 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800178e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001790:	f107 0308 	add.w	r3, r7, #8
 8001794:	4619      	mov	r1, r3
 8001796:	480d      	ldr	r0, [pc, #52]	; (80017cc <MX_TIM2_Init+0x98>)
 8001798:	f002 fdf0 	bl	800437c <HAL_TIM_ConfigClockSource>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80017a2:	f000 f8e5 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017a6:	2320      	movs	r3, #32
 80017a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017ae:	463b      	mov	r3, r7
 80017b0:	4619      	mov	r1, r3
 80017b2:	4806      	ldr	r0, [pc, #24]	; (80017cc <MX_TIM2_Init+0x98>)
 80017b4:	f003 f802 	bl	80047bc <HAL_TIMEx_MasterConfigSynchronization>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017be:	f000 f8d7 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017c2:	bf00      	nop
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200002c4 	.word	0x200002c4

080017d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017d6:	4a12      	ldr	r2, [pc, #72]	; (8001820 <MX_USART2_UART_Init+0x50>)
 80017d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017da:	4b10      	ldr	r3, [pc, #64]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017f6:	220c      	movs	r2, #12
 80017f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fa:	4b08      	ldr	r3, [pc, #32]	; (800181c <MX_USART2_UART_Init+0x4c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <MX_USART2_UART_Init+0x4c>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <MX_USART2_UART_Init+0x4c>)
 8001808:	f003 f85a 	bl	80048c0 <HAL_UART_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001812:	f000 f8ad 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	2000030c 	.word	0x2000030c
 8001820:	40004400 	.word	0x40004400

08001824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <MX_DMA_Init+0x3c>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a0b      	ldr	r2, [pc, #44]	; (8001860 <MX_DMA_Init+0x3c>)
 8001834:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <MX_DMA_Init+0x3c>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	2038      	movs	r0, #56	; 0x38
 800184c:	f001 f985 	bl	8002b5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001850:	2038      	movs	r0, #56	; 0x38
 8001852:	f001 f99e 	bl	8002b92 <HAL_NVIC_EnableIRQ>

}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40023800 	.word	0x40023800

08001864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	; 0x28
 8001868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]
 8001878:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
 800187e:	4b38      	ldr	r3, [pc, #224]	; (8001960 <MX_GPIO_Init+0xfc>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a37      	ldr	r2, [pc, #220]	; (8001960 <MX_GPIO_Init+0xfc>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b35      	ldr	r3, [pc, #212]	; (8001960 <MX_GPIO_Init+0xfc>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	613b      	str	r3, [r7, #16]
 8001894:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	4b31      	ldr	r3, [pc, #196]	; (8001960 <MX_GPIO_Init+0xfc>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a30      	ldr	r2, [pc, #192]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	4a29      	ldr	r2, [pc, #164]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	6313      	str	r3, [r2, #48]	; 0x30
 80018c2:	4b27      	ldr	r3, [pc, #156]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	4b23      	ldr	r3, [pc, #140]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	4a22      	ldr	r2, [pc, #136]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018d8:	f043 0302 	orr.w	r3, r3, #2
 80018dc:	6313      	str	r3, [r2, #48]	; 0x30
 80018de:	4b20      	ldr	r3, [pc, #128]	; (8001960 <MX_GPIO_Init+0xfc>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 80018ea:	2200      	movs	r2, #0
 80018ec:	2130      	movs	r1, #48	; 0x30
 80018ee:	481d      	ldr	r0, [pc, #116]	; (8001964 <MX_GPIO_Init+0x100>)
 80018f0:	f001 fef0 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 80018f4:	2200      	movs	r2, #0
 80018f6:	f24f 0106 	movw	r1, #61446	; 0xf006
 80018fa:	481b      	ldr	r0, [pc, #108]	; (8001968 <MX_GPIO_Init+0x104>)
 80018fc:	f001 feea 	bl	80036d4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001900:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001906:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	4815      	ldr	r0, [pc, #84]	; (800196c <MX_GPIO_Init+0x108>)
 8001918:	f001 fd58 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 800191c:	2330      	movs	r3, #48	; 0x30
 800191e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	480c      	ldr	r0, [pc, #48]	; (8001964 <MX_GPIO_Init+0x100>)
 8001934:	f001 fd4a 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8001938:	f24f 0306 	movw	r3, #61446	; 0xf006
 800193c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2301      	movs	r3, #1
 8001940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	4805      	ldr	r0, [pc, #20]	; (8001968 <MX_GPIO_Init+0x104>)
 8001952:	f001 fd3b 	bl	80033cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001956:	bf00      	nop
 8001958:	3728      	adds	r7, #40	; 0x28
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
 8001964:	40020000 	.word	0x40020000
 8001968:	40020400 	.word	0x40020400
 800196c:	40020800 	.word	0x40020800

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001978:	e7fe      	b.n	8001978 <Error_Handler+0x8>
	...

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <HAL_MspInit+0x4c>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_MspInit+0x4c>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	; (80019c8 <HAL_MspInit+0x4c>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	; 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_MspInit+0x4c>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019ba:	2007      	movs	r0, #7
 80019bc:	f001 f8c2 	bl	8002b44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40023800 	.word	0x40023800

080019cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	; 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a33      	ldr	r2, [pc, #204]	; (8001ab8 <HAL_ADC_MspInit+0xec>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d15f      	bne.n	8001aae <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b32      	ldr	r3, [pc, #200]	; (8001abc <HAL_ADC_MspInit+0xf0>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f6:	4a31      	ldr	r2, [pc, #196]	; (8001abc <HAL_ADC_MspInit+0xf0>)
 80019f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019fc:	6453      	str	r3, [r2, #68]	; 0x44
 80019fe:	4b2f      	ldr	r3, [pc, #188]	; (8001abc <HAL_ADC_MspInit+0xf0>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <HAL_ADC_MspInit+0xf0>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a2a      	ldr	r2, [pc, #168]	; (8001abc <HAL_ADC_MspInit+0xf0>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b28      	ldr	r3, [pc, #160]	; (8001abc <HAL_ADC_MspInit+0xf0>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a26:	2302      	movs	r3, #2
 8001a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4821      	ldr	r0, [pc, #132]	; (8001ac0 <HAL_ADC_MspInit+0xf4>)
 8001a3a:	f001 fcc7 	bl	80033cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a3e:	4b21      	ldr	r3, [pc, #132]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a40:	4a21      	ldr	r2, [pc, #132]	; (8001ac8 <HAL_ADC_MspInit+0xfc>)
 8001a42:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a44:	4b1f      	ldr	r3, [pc, #124]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a4a:	4b1e      	ldr	r3, [pc, #120]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a50:	4b1c      	ldr	r3, [pc, #112]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a56:	4b1b      	ldr	r3, [pc, #108]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a5c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a5e:	4b19      	ldr	r3, [pc, #100]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a64:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a66:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a6c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a76:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a82:	4810      	ldr	r0, [pc, #64]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a84:	f001 f8a0 	bl	8002bc8 <HAL_DMA_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001a8e:	f7ff ff6f 	bl	8001970 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a96:	639a      	str	r2, [r3, #56]	; 0x38
 8001a98:	4a0a      	ldr	r2, [pc, #40]	; (8001ac4 <HAL_ADC_MspInit+0xf8>)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2012      	movs	r0, #18
 8001aa4:	f001 f859 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001aa8:	2012      	movs	r0, #18
 8001aaa:	f001 f872 	bl	8002b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40012000 	.word	0x40012000
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	20000264 	.word	0x20000264
 8001ac8:	40026410 	.word	0x40026410

08001acc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001adc:	d115      	bne.n	8001b0a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <HAL_TIM_Base_MspInit+0x48>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	4a0b      	ldr	r2, [pc, #44]	; (8001b14 <HAL_TIM_Base_MspInit+0x48>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6413      	str	r3, [r2, #64]	; 0x40
 8001aee:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <HAL_TIM_Base_MspInit+0x48>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	201c      	movs	r0, #28
 8001b00:	f001 f82b 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b04:	201c      	movs	r0, #28
 8001b06:	f001 f844 	bl	8002b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800

08001b18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	; 0x28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a1d      	ldr	r2, [pc, #116]	; (8001bac <HAL_UART_MspInit+0x94>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d133      	bne.n	8001ba2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	; (8001bb0 <HAL_UART_MspInit+0x98>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a1b      	ldr	r2, [pc, #108]	; (8001bb0 <HAL_UART_MspInit+0x98>)
 8001b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b19      	ldr	r3, [pc, #100]	; (8001bb0 <HAL_UART_MspInit+0x98>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <HAL_UART_MspInit+0x98>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	4a14      	ldr	r2, [pc, #80]	; (8001bb0 <HAL_UART_MspInit+0x98>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6313      	str	r3, [r2, #48]	; 0x30
 8001b66:	4b12      	ldr	r3, [pc, #72]	; (8001bb0 <HAL_UART_MspInit+0x98>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b72:	230c      	movs	r3, #12
 8001b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b82:	2307      	movs	r3, #7
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4809      	ldr	r0, [pc, #36]	; (8001bb4 <HAL_UART_MspInit+0x9c>)
 8001b8e:	f001 fc1d 	bl	80033cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2100      	movs	r1, #0
 8001b96:	2026      	movs	r0, #38	; 0x26
 8001b98:	f000 ffdf 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b9c:	2026      	movs	r0, #38	; 0x26
 8001b9e:	f000 fff8 	bl	8002b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3728      	adds	r7, #40	; 0x28
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40004400 	.word	0x40004400
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40020000 	.word	0x40020000

08001bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bbc:	e7fe      	b.n	8001bbc <NMI_Handler+0x4>

08001bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc2:	e7fe      	b.n	8001bc2 <HardFault_Handler+0x4>

08001bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <MemManage_Handler+0x4>

08001bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bce:	e7fe      	b.n	8001bce <BusFault_Handler+0x4>

08001bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <UsageFault_Handler+0x4>

08001bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c04:	f000 f97e 	bl	8001f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <ADC_IRQHandler+0x10>)
 8001c12:	f000 f9fe 	bl	8002012 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000021c 	.word	0x2000021c

08001c20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c24:	4802      	ldr	r0, [pc, #8]	; (8001c30 <TIM2_IRQHandler+0x10>)
 8001c26:	f002 fab9 	bl	800419c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200002c4 	.word	0x200002c4

08001c34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c38:	4802      	ldr	r0, [pc, #8]	; (8001c44 <USART2_IRQHandler+0x10>)
 8001c3a:	f002 ff1d 	bl	8004a78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	2000030c 	.word	0x2000030c

08001c48 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c4c:	4802      	ldr	r0, [pc, #8]	; (8001c58 <DMA2_Stream0_IRQHandler+0x10>)
 8001c4e:	f001 f953 	bl	8002ef8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000264 	.word	0x20000264

08001c5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return 1;
 8001c60:	2301      	movs	r3, #1
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <_kill>:

int _kill(int pid, int sig)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c76:	f004 fc17 	bl	80064a8 <__errno>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2216      	movs	r2, #22
 8001c7e:	601a      	str	r2, [r3, #0]
  return -1;
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <_exit>:

void _exit (int status)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c94:	f04f 31ff 	mov.w	r1, #4294967295
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff ffe7 	bl	8001c6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c9e:	e7fe      	b.n	8001c9e <_exit+0x12>

08001ca0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	e00a      	b.n	8001cc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cb2:	f3af 8000 	nop.w
 8001cb6:	4601      	mov	r1, r0
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	60ba      	str	r2, [r7, #8]
 8001cbe:	b2ca      	uxtb	r2, r1
 8001cc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dbf0      	blt.n	8001cb2 <_read+0x12>
  }

  return len;
 8001cd0:	687b      	ldr	r3, [r7, #4]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b086      	sub	sp, #24
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e009      	b.n	8001d00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	1c5a      	adds	r2, r3, #1
 8001cf0:	60ba      	str	r2, [r7, #8]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	dbf1      	blt.n	8001cec <_write+0x12>
  }
  return len;
 8001d08:	687b      	ldr	r3, [r7, #4]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <_close>:

int _close(int file)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d3a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <_isatty>:

int _isatty(int file)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d84:	4a14      	ldr	r2, [pc, #80]	; (8001dd8 <_sbrk+0x5c>)
 8001d86:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <_sbrk+0x60>)
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d102      	bne.n	8001d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <_sbrk+0x64>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	; (8001de4 <_sbrk+0x68>)
 8001d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9e:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <_sbrk+0x64>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d207      	bcs.n	8001dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dac:	f004 fb7c 	bl	80064a8 <__errno>
 8001db0:	4603      	mov	r3, r0
 8001db2:	220c      	movs	r2, #12
 8001db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dba:	e009      	b.n	8001dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dbc:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	4a05      	ldr	r2, [pc, #20]	; (8001de0 <_sbrk+0x64>)
 8001dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20018000 	.word	0x20018000
 8001ddc:	00000400 	.word	0x00000400
 8001de0:	2000035c 	.word	0x2000035c
 8001de4:	200004b0 	.word	0x200004b0

08001de8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <SystemInit+0x20>)
 8001dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001df2:	4a05      	ldr	r2, [pc, #20]	; (8001e08 <SystemInit+0x20>)
 8001df4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e10:	f7ff ffea 	bl	8001de8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e14:	480c      	ldr	r0, [pc, #48]	; (8001e48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e16:	490d      	ldr	r1, [pc, #52]	; (8001e4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e18:	4a0d      	ldr	r2, [pc, #52]	; (8001e50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e1c:	e002      	b.n	8001e24 <LoopCopyDataInit>

08001e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e22:	3304      	adds	r3, #4

08001e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e28:	d3f9      	bcc.n	8001e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e2a:	4a0a      	ldr	r2, [pc, #40]	; (8001e54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e2c:	4c0a      	ldr	r4, [pc, #40]	; (8001e58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e30:	e001      	b.n	8001e36 <LoopFillZerobss>

08001e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e34:	3204      	adds	r2, #4

08001e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e38:	d3fb      	bcc.n	8001e32 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e3a:	f004 fb3b 	bl	80064b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e3e:	f7ff fb79 	bl	8001534 <main>
  bx  lr    
 8001e42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e44:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e4c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001e50:	080089e4 	.word	0x080089e4
  ldr r2, =_sbss
 8001e54:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001e58:	200004b0 	.word	0x200004b0

08001e5c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e5c:	e7fe      	b.n	8001e5c <DMA1_Stream0_IRQHandler>
	...

08001e60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e64:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <HAL_Init+0x40>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a0d      	ldr	r2, [pc, #52]	; (8001ea0 <HAL_Init+0x40>)
 8001e6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HAL_Init+0x40>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a0a      	ldr	r2, [pc, #40]	; (8001ea0 <HAL_Init+0x40>)
 8001e76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <HAL_Init+0x40>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a07      	ldr	r2, [pc, #28]	; (8001ea0 <HAL_Init+0x40>)
 8001e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e88:	2003      	movs	r0, #3
 8001e8a:	f000 fe5b 	bl	8002b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e8e:	2000      	movs	r0, #0
 8001e90:	f000 f808 	bl	8001ea4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e94:	f7ff fd72 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40023c00 	.word	0x40023c00

08001ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_InitTick+0x54>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4b12      	ldr	r3, [pc, #72]	; (8001efc <HAL_InitTick+0x58>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f000 fe73 	bl	8002bae <HAL_SYSTICK_Config>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e00e      	b.n	8001ef0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b0f      	cmp	r3, #15
 8001ed6:	d80a      	bhi.n	8001eee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee0:	f000 fe3b 	bl	8002b5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ee4:	4a06      	ldr	r2, [pc, #24]	; (8001f00 <HAL_InitTick+0x5c>)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e000      	b.n	8001ef0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000028 	.word	0x20000028
 8001efc:	20000030 	.word	0x20000030
 8001f00:	2000002c 	.word	0x2000002c

08001f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f08:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_IncTick+0x20>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <HAL_IncTick+0x24>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4413      	add	r3, r2
 8001f14:	4a04      	ldr	r2, [pc, #16]	; (8001f28 <HAL_IncTick+0x24>)
 8001f16:	6013      	str	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000030 	.word	0x20000030
 8001f28:	20000360 	.word	0x20000360

08001f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f30:	4b03      	ldr	r3, [pc, #12]	; (8001f40 <HAL_GetTick+0x14>)
 8001f32:	681b      	ldr	r3, [r3, #0]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	20000360 	.word	0x20000360

08001f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f4c:	f7ff ffee 	bl	8001f2c <HAL_GetTick>
 8001f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5c:	d005      	beq.n	8001f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_Delay+0x44>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	461a      	mov	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4413      	add	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f6a:	bf00      	nop
 8001f6c:	f7ff ffde 	bl	8001f2c <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d8f7      	bhi.n	8001f6c <HAL_Delay+0x28>
  {
  }
}
 8001f7c:	bf00      	nop
 8001f7e:	bf00      	nop
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000030 	.word	0x20000030

08001f8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e033      	b.n	800200a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d109      	bne.n	8001fbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff fd0e 	bl	80019cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d118      	bne.n	8001ffc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fd2:	f023 0302 	bic.w	r3, r3, #2
 8001fd6:	f043 0202 	orr.w	r2, r3, #2
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 fb58 	bl	8002694 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fee:	f023 0303 	bic.w	r3, r3, #3
 8001ff2:	f043 0201 	orr.w	r2, r3, #1
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	641a      	str	r2, [r3, #64]	; 0x40
 8001ffa:	e001      	b.n	8002000 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002008:	7bfb      	ldrb	r3, [r7, #15]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	f003 0320 	and.w	r3, r3, #32
 8002040:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d049      	beq.n	80020dc <HAL_ADC_IRQHandler+0xca>
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d046      	beq.n	80020dc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	2b00      	cmp	r3, #0
 8002058:	d105      	bne.n	8002066 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d12b      	bne.n	80020cc <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002078:	2b00      	cmp	r3, #0
 800207a:	d127      	bne.n	80020cc <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002082:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002086:	2b00      	cmp	r3, #0
 8002088:	d006      	beq.n	8002098 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002094:	2b00      	cmp	r3, #0
 8002096:	d119      	bne.n	80020cc <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0220 	bic.w	r2, r2, #32
 80020a6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d105      	bne.n	80020cc <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c4:	f043 0201 	orr.w	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff f94f 	bl	8001370 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f06f 0212 	mvn.w	r2, #18
 80020da:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ea:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d057      	beq.n	80021a2 <HAL_ADC_IRQHandler+0x190>
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d054      	beq.n	80021a2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fc:	f003 0310 	and.w	r3, r3, #16
 8002100:	2b00      	cmp	r3, #0
 8002102:	d105      	bne.n	8002110 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002108:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d139      	bne.n	8002192 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002124:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002128:	2b00      	cmp	r3, #0
 800212a:	d006      	beq.n	800213a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002136:	2b00      	cmp	r3, #0
 8002138:	d12b      	bne.n	8002192 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002144:	2b00      	cmp	r3, #0
 8002146:	d124      	bne.n	8002192 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002152:	2b00      	cmp	r3, #0
 8002154:	d11d      	bne.n	8002192 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800215a:	2b00      	cmp	r3, #0
 800215c:	d119      	bne.n	8002192 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800216c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002182:	2b00      	cmp	r3, #0
 8002184:	d105      	bne.n	8002192 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 fbfc 	bl	8002990 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f06f 020c 	mvn.w	r2, #12
 80021a0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d017      	beq.n	80021e8 <HAL_ADC_IRQHandler+0x1d6>
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d014      	beq.n	80021e8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d10d      	bne.n	80021e8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f925 	bl	8002428 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f06f 0201 	mvn.w	r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f003 0320 	and.w	r3, r3, #32
 80021ee:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80021f6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d015      	beq.n	800222a <HAL_ADC_IRQHandler+0x218>
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d012      	beq.n	800222a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002208:	f043 0202 	orr.w	r2, r3, #2
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f06f 0220 	mvn.w	r2, #32
 8002218:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f90e 	bl	800243c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0220 	mvn.w	r2, #32
 8002228:	601a      	str	r2, [r3, #0]
  }
}
 800222a:	bf00      	nop
 800222c:	3718      	adds	r7, #24
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800224a:	2b01      	cmp	r3, #1
 800224c:	d101      	bne.n	8002252 <HAL_ADC_Start_DMA+0x1e>
 800224e:	2302      	movs	r3, #2
 8002250:	e0ce      	b.n	80023f0 <HAL_ADC_Start_DMA+0x1bc>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b01      	cmp	r3, #1
 8002266:	d018      	beq.n	800229a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0201 	orr.w	r2, r2, #1
 8002276:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002278:	4b5f      	ldr	r3, [pc, #380]	; (80023f8 <HAL_ADC_Start_DMA+0x1c4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a5f      	ldr	r2, [pc, #380]	; (80023fc <HAL_ADC_Start_DMA+0x1c8>)
 800227e:	fba2 2303 	umull	r2, r3, r2, r3
 8002282:	0c9a      	lsrs	r2, r3, #18
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800228c:	e002      	b.n	8002294 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	3b01      	subs	r3, #1
 8002292:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f9      	bne.n	800228e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022a8:	d107      	bne.n	80022ba <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022b8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	f040 8086 	bne.w	80023d6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022d2:	f023 0301 	bic.w	r3, r3, #1
 80022d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002308:	d106      	bne.n	8002318 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230e:	f023 0206 	bic.w	r2, r3, #6
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	645a      	str	r2, [r3, #68]	; 0x44
 8002316:	e002      	b.n	800231e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002326:	4b36      	ldr	r3, [pc, #216]	; (8002400 <HAL_ADC_Start_DMA+0x1cc>)
 8002328:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800232e:	4a35      	ldr	r2, [pc, #212]	; (8002404 <HAL_ADC_Start_DMA+0x1d0>)
 8002330:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002336:	4a34      	ldr	r2, [pc, #208]	; (8002408 <HAL_ADC_Start_DMA+0x1d4>)
 8002338:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800233e:	4a33      	ldr	r2, [pc, #204]	; (800240c <HAL_ADC_Start_DMA+0x1d8>)
 8002340:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800234a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800235a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800236a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	334c      	adds	r3, #76	; 0x4c
 8002376:	4619      	mov	r1, r3
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f000 fcd2 	bl	8002d24 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10f      	bne.n	80023ac <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d129      	bne.n	80023ee <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023a8:	609a      	str	r2, [r3, #8]
 80023aa:	e020      	b.n	80023ee <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a17      	ldr	r2, [pc, #92]	; (8002410 <HAL_ADC_Start_DMA+0x1dc>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d11b      	bne.n	80023ee <HAL_ADC_Start_DMA+0x1ba>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d114      	bne.n	80023ee <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	e00b      	b.n	80023ee <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	f043 0210 	orr.w	r2, r3, #16
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e6:	f043 0201 	orr.w	r2, r3, #1
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20000028 	.word	0x20000028
 80023fc:	431bde83 	.word	0x431bde83
 8002400:	40012300 	.word	0x40012300
 8002404:	0800288d 	.word	0x0800288d
 8002408:	08002947 	.word	0x08002947
 800240c:	08002963 	.word	0x08002963
 8002410:	40012000 	.word	0x40012000

08002414 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_ADC_ConfigChannel+0x1c>
 8002468:	2302      	movs	r3, #2
 800246a:	e105      	b.n	8002678 <HAL_ADC_ConfigChannel+0x228>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b09      	cmp	r3, #9
 800247a:	d925      	bls.n	80024c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68d9      	ldr	r1, [r3, #12]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	b29b      	uxth	r3, r3
 8002488:	461a      	mov	r2, r3
 800248a:	4613      	mov	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	3b1e      	subs	r3, #30
 8002492:	2207      	movs	r2, #7
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	43da      	mvns	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	400a      	ands	r2, r1
 80024a0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68d9      	ldr	r1, [r3, #12]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	4618      	mov	r0, r3
 80024b4:	4603      	mov	r3, r0
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4403      	add	r3, r0
 80024ba:	3b1e      	subs	r3, #30
 80024bc:	409a      	lsls	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	e022      	b.n	800250e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6919      	ldr	r1, [r3, #16]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	4613      	mov	r3, r2
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4413      	add	r3, r2
 80024dc:	2207      	movs	r2, #7
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43da      	mvns	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	400a      	ands	r2, r1
 80024ea:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6919      	ldr	r1, [r3, #16]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	4618      	mov	r0, r3
 80024fe:	4603      	mov	r3, r0
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	4403      	add	r3, r0
 8002504:	409a      	lsls	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b06      	cmp	r3, #6
 8002514:	d824      	bhi.n	8002560 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	3b05      	subs	r3, #5
 8002528:	221f      	movs	r2, #31
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43da      	mvns	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	400a      	ands	r2, r1
 8002536:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	b29b      	uxth	r3, r3
 8002544:	4618      	mov	r0, r3
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	4613      	mov	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	3b05      	subs	r3, #5
 8002552:	fa00 f203 	lsl.w	r2, r0, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	635a      	str	r2, [r3, #52]	; 0x34
 800255e:	e04c      	b.n	80025fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b0c      	cmp	r3, #12
 8002566:	d824      	bhi.n	80025b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	3b23      	subs	r3, #35	; 0x23
 800257a:	221f      	movs	r2, #31
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43da      	mvns	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	400a      	ands	r2, r1
 8002588:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	b29b      	uxth	r3, r3
 8002596:	4618      	mov	r0, r3
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	4613      	mov	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	3b23      	subs	r3, #35	; 0x23
 80025a4:	fa00 f203 	lsl.w	r2, r0, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	631a      	str	r2, [r3, #48]	; 0x30
 80025b0:	e023      	b.n	80025fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	3b41      	subs	r3, #65	; 0x41
 80025c4:	221f      	movs	r2, #31
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	400a      	ands	r2, r1
 80025d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	b29b      	uxth	r3, r3
 80025e0:	4618      	mov	r0, r3
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	4613      	mov	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	3b41      	subs	r3, #65	; 0x41
 80025ee:	fa00 f203 	lsl.w	r2, r0, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025fa:	4b22      	ldr	r3, [pc, #136]	; (8002684 <HAL_ADC_ConfigChannel+0x234>)
 80025fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a21      	ldr	r2, [pc, #132]	; (8002688 <HAL_ADC_ConfigChannel+0x238>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d109      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1cc>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b12      	cmp	r3, #18
 800260e:	d105      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a19      	ldr	r2, [pc, #100]	; (8002688 <HAL_ADC_ConfigChannel+0x238>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d123      	bne.n	800266e <HAL_ADC_ConfigChannel+0x21e>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b10      	cmp	r3, #16
 800262c:	d003      	beq.n	8002636 <HAL_ADC_ConfigChannel+0x1e6>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b11      	cmp	r3, #17
 8002634:	d11b      	bne.n	800266e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2b10      	cmp	r3, #16
 8002648:	d111      	bne.n	800266e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_ADC_ConfigChannel+0x23c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a10      	ldr	r2, [pc, #64]	; (8002690 <HAL_ADC_ConfigChannel+0x240>)
 8002650:	fba2 2303 	umull	r2, r3, r2, r3
 8002654:	0c9a      	lsrs	r2, r3, #18
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002660:	e002      	b.n	8002668 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	3b01      	subs	r3, #1
 8002666:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f9      	bne.n	8002662 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	40012300 	.word	0x40012300
 8002688:	40012000 	.word	0x40012000
 800268c:	20000028 	.word	0x20000028
 8002690:	431bde83 	.word	0x431bde83

08002694 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800269c:	4b79      	ldr	r3, [pc, #484]	; (8002884 <ADC_Init+0x1f0>)
 800269e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	021a      	lsls	r2, r3, #8
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800270e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002726:	4a58      	ldr	r2, [pc, #352]	; (8002888 <ADC_Init+0x1f4>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d022      	beq.n	8002772 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800273a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6899      	ldr	r1, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800275c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6899      	ldr	r1, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	e00f      	b.n	8002792 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002780:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002790:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0202 	bic.w	r2, r2, #2
 80027a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7e1b      	ldrb	r3, [r3, #24]
 80027ac:	005a      	lsls	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01b      	beq.n	80027f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027ce:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6859      	ldr	r1, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	3b01      	subs	r3, #1
 80027ec:	035a      	lsls	r2, r3, #13
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	e007      	b.n	8002808 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002806:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002816:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	3b01      	subs	r3, #1
 8002824:	051a      	lsls	r2, r3, #20
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800283c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6899      	ldr	r1, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800284a:	025a      	lsls	r2, r3, #9
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002862:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6899      	ldr	r1, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	029a      	lsls	r2, r3, #10
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	609a      	str	r2, [r3, #8]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40012300 	.word	0x40012300
 8002888:	0f000001 	.word	0x0f000001

0800288c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002898:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d13c      	bne.n	8002920 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d12b      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d127      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d006      	beq.n	80028e4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d119      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0220 	bic.w	r2, r2, #32
 80028f2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d105      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002910:	f043 0201 	orr.w	r2, r3, #1
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7fe fd29 	bl	8001370 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800291e:	e00e      	b.n	800293e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7ff fd85 	bl	800243c <HAL_ADC_ErrorCallback>
}
 8002932:	e004      	b.n	800293e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
}
 800293e:	bf00      	nop
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b084      	sub	sp, #16
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002952:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f7ff fd5d 	bl	8002414 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b084      	sub	sp, #16
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2240      	movs	r2, #64	; 0x40
 8002974:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f043 0204 	orr.w	r2, r3, #4
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f7ff fd5a 	bl	800243c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002988:	bf00      	nop
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b4:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029c0:	4013      	ands	r3, r2
 80029c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029d6:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	60d3      	str	r3, [r2, #12]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f0:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <__NVIC_GetPriorityGrouping+0x18>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	f003 0307 	and.w	r3, r3, #7
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	e000ed00 	.word	0xe000ed00

08002a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	db0b      	blt.n	8002a32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	4907      	ldr	r1, [pc, #28]	; (8002a40 <__NVIC_EnableIRQ+0x38>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2001      	movs	r0, #1
 8002a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000e100 	.word	0xe000e100

08002a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	6039      	str	r1, [r7, #0]
 8002a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	db0a      	blt.n	8002a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	490c      	ldr	r1, [pc, #48]	; (8002a90 <__NVIC_SetPriority+0x4c>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	0112      	lsls	r2, r2, #4
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	440b      	add	r3, r1
 8002a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a6c:	e00a      	b.n	8002a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4908      	ldr	r1, [pc, #32]	; (8002a94 <__NVIC_SetPriority+0x50>)
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	3b04      	subs	r3, #4
 8002a7c:	0112      	lsls	r2, r2, #4
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	440b      	add	r3, r1
 8002a82:	761a      	strb	r2, [r3, #24]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000e100 	.word	0xe000e100
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f1c3 0307 	rsb	r3, r3, #7
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	bf28      	it	cs
 8002ab6:	2304      	movcs	r3, #4
 8002ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3304      	adds	r3, #4
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d902      	bls.n	8002ac8 <NVIC_EncodePriority+0x30>
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3b03      	subs	r3, #3
 8002ac6:	e000      	b.n	8002aca <NVIC_EncodePriority+0x32>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	401a      	ands	r2, r3
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	43d9      	mvns	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af0:	4313      	orrs	r3, r2
         );
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3724      	adds	r7, #36	; 0x24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b10:	d301      	bcc.n	8002b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b12:	2301      	movs	r3, #1
 8002b14:	e00f      	b.n	8002b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b16:	4a0a      	ldr	r2, [pc, #40]	; (8002b40 <SysTick_Config+0x40>)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b1e:	210f      	movs	r1, #15
 8002b20:	f04f 30ff 	mov.w	r0, #4294967295
 8002b24:	f7ff ff8e 	bl	8002a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b28:	4b05      	ldr	r3, [pc, #20]	; (8002b40 <SysTick_Config+0x40>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <SysTick_Config+0x40>)
 8002b30:	2207      	movs	r2, #7
 8002b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	e000e010 	.word	0xe000e010

08002b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff29 	bl	80029a4 <__NVIC_SetPriorityGrouping>
}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b086      	sub	sp, #24
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	4603      	mov	r3, r0
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b6c:	f7ff ff3e 	bl	80029ec <__NVIC_GetPriorityGrouping>
 8002b70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	68b9      	ldr	r1, [r7, #8]
 8002b76:	6978      	ldr	r0, [r7, #20]
 8002b78:	f7ff ff8e 	bl	8002a98 <NVIC_EncodePriority>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b82:	4611      	mov	r1, r2
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ff5d 	bl	8002a44 <__NVIC_SetPriority>
}
 8002b8a:	bf00      	nop
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	4603      	mov	r3, r0
 8002b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff31 	bl	8002a08 <__NVIC_EnableIRQ>
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ffa2 	bl	8002b00 <SysTick_Config>
 8002bbc:	4603      	mov	r3, r0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
	...

08002bc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002bd4:	f7ff f9aa 	bl	8001f2c <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e099      	b.n	8002d18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c04:	e00f      	b.n	8002c26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c06:	f7ff f991 	bl	8001f2c <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b05      	cmp	r3, #5
 8002c12:	d908      	bls.n	8002c26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2220      	movs	r2, #32
 8002c18:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2203      	movs	r2, #3
 8002c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e078      	b.n	8002d18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e8      	bne.n	8002c06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	4b38      	ldr	r3, [pc, #224]	; (8002d20 <HAL_DMA_Init+0x158>)
 8002c40:	4013      	ands	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d107      	bne.n	8002c90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f023 0307 	bic.w	r3, r3, #7
 8002ca6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d117      	bne.n	8002cea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00e      	beq.n	8002cea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 fb01 	bl	80032d4 <DMA_CheckFifoParam>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2240      	movs	r2, #64	; 0x40
 8002cdc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e016      	b.n	8002d18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fab8 	bl	8003268 <DMA_CalcBaseAndBitshift>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d00:	223f      	movs	r2, #63	; 0x3f
 8002d02:	409a      	lsls	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	f010803f 	.word	0xf010803f

08002d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_DMA_Start_IT+0x26>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e040      	b.n	8002dcc <HAL_DMA_Start_IT+0xa8>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d12f      	bne.n	8002dbe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2202      	movs	r2, #2
 8002d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	68b9      	ldr	r1, [r7, #8]
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f000 fa4a 	bl	800320c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d7c:	223f      	movs	r2, #63	; 0x3f
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0216 	orr.w	r2, r2, #22
 8002d92:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d007      	beq.n	8002dac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0208 	orr.w	r2, r2, #8
 8002daa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	e005      	b.n	8002dca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002de2:	f7ff f8a3 	bl	8001f2c <HAL_GetTick>
 8002de6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d008      	beq.n	8002e06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2280      	movs	r2, #128	; 0x80
 8002df8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e052      	b.n	8002eac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0216 	bic.w	r2, r2, #22
 8002e14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695a      	ldr	r2, [r3, #20]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d103      	bne.n	8002e36 <HAL_DMA_Abort+0x62>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d007      	beq.n	8002e46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0208 	bic.w	r2, r2, #8
 8002e44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0201 	bic.w	r2, r2, #1
 8002e54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e56:	e013      	b.n	8002e80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e58:	f7ff f868 	bl	8001f2c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b05      	cmp	r3, #5
 8002e64:	d90c      	bls.n	8002e80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2220      	movs	r2, #32
 8002e6a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2203      	movs	r2, #3
 8002e70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e015      	b.n	8002eac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1e4      	bne.n	8002e58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e92:	223f      	movs	r2, #63	; 0x3f
 8002e94:	409a      	lsls	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d004      	beq.n	8002ed2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2280      	movs	r2, #128	; 0x80
 8002ecc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e00c      	b.n	8002eec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2205      	movs	r2, #5
 8002ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0201 	bic.w	r2, r2, #1
 8002ee8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f04:	4b8e      	ldr	r3, [pc, #568]	; (8003140 <HAL_DMA_IRQHandler+0x248>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a8e      	ldr	r2, [pc, #568]	; (8003144 <HAL_DMA_IRQHandler+0x24c>)
 8002f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0e:	0a9b      	lsrs	r3, r3, #10
 8002f10:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f16:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f22:	2208      	movs	r2, #8
 8002f24:	409a      	lsls	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d01a      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d013      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0204 	bic.w	r2, r2, #4
 8002f4a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f50:	2208      	movs	r2, #8
 8002f52:	409a      	lsls	r2, r3
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5c:	f043 0201 	orr.w	r2, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	2201      	movs	r2, #1
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d012      	beq.n	8002f9a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00b      	beq.n	8002f9a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f86:	2201      	movs	r2, #1
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f92:	f043 0202 	orr.w	r2, r3, #2
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9e:	2204      	movs	r2, #4
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d012      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00b      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fbc:	2204      	movs	r2, #4
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc8:	f043 0204 	orr.w	r2, r3, #4
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d043      	beq.n	8003068 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d03c      	beq.n	8003068 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff2:	2210      	movs	r2, #16
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d018      	beq.n	800303a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d108      	bne.n	8003028 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d024      	beq.n	8003068 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	4798      	blx	r3
 8003026:	e01f      	b.n	8003068 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800302c:	2b00      	cmp	r3, #0
 800302e:	d01b      	beq.n	8003068 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	4798      	blx	r3
 8003038:	e016      	b.n	8003068 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003044:	2b00      	cmp	r3, #0
 8003046:	d107      	bne.n	8003058 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0208 	bic.w	r2, r2, #8
 8003056:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305c:	2b00      	cmp	r3, #0
 800305e:	d003      	beq.n	8003068 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306c:	2220      	movs	r2, #32
 800306e:	409a      	lsls	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4013      	ands	r3, r2
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 808f 	beq.w	8003198 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0310 	and.w	r3, r3, #16
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8087 	beq.w	8003198 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308e:	2220      	movs	r2, #32
 8003090:	409a      	lsls	r2, r3
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b05      	cmp	r3, #5
 80030a0:	d136      	bne.n	8003110 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 0216 	bic.w	r2, r2, #22
 80030b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695a      	ldr	r2, [r3, #20]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d103      	bne.n	80030d2 <HAL_DMA_IRQHandler+0x1da>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d007      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0208 	bic.w	r2, r2, #8
 80030e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e6:	223f      	movs	r2, #63	; 0x3f
 80030e8:	409a      	lsls	r2, r3
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003102:	2b00      	cmp	r3, #0
 8003104:	d07e      	beq.n	8003204 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	4798      	blx	r3
        }
        return;
 800310e:	e079      	b.n	8003204 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d01d      	beq.n	800315a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10d      	bne.n	8003148 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003130:	2b00      	cmp	r3, #0
 8003132:	d031      	beq.n	8003198 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	4798      	blx	r3
 800313c:	e02c      	b.n	8003198 <HAL_DMA_IRQHandler+0x2a0>
 800313e:	bf00      	nop
 8003140:	20000028 	.word	0x20000028
 8003144:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d023      	beq.n	8003198 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	4798      	blx	r3
 8003158:	e01e      	b.n	8003198 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10f      	bne.n	8003188 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0210 	bic.w	r2, r2, #16
 8003176:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318c:	2b00      	cmp	r3, #0
 800318e:	d003      	beq.n	8003198 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319c:	2b00      	cmp	r3, #0
 800319e:	d032      	beq.n	8003206 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d022      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2205      	movs	r2, #5
 80031b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	3301      	adds	r3, #1
 80031c8:	60bb      	str	r3, [r7, #8]
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d307      	bcc.n	80031e0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1f2      	bne.n	80031c4 <HAL_DMA_IRQHandler+0x2cc>
 80031de:	e000      	b.n	80031e2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031e0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d005      	beq.n	8003206 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	4798      	blx	r3
 8003202:	e000      	b.n	8003206 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003204:	bf00      	nop
    }
  }
}
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
 8003218:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003228:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	2b40      	cmp	r3, #64	; 0x40
 8003238:	d108      	bne.n	800324c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800324a:	e007      	b.n	800325c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	60da      	str	r2, [r3, #12]
}
 800325c:	bf00      	nop
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	3b10      	subs	r3, #16
 8003278:	4a14      	ldr	r2, [pc, #80]	; (80032cc <DMA_CalcBaseAndBitshift+0x64>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	091b      	lsrs	r3, r3, #4
 8003280:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003282:	4a13      	ldr	r2, [pc, #76]	; (80032d0 <DMA_CalcBaseAndBitshift+0x68>)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4413      	add	r3, r2
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	461a      	mov	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2b03      	cmp	r3, #3
 8003294:	d909      	bls.n	80032aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800329e:	f023 0303 	bic.w	r3, r3, #3
 80032a2:	1d1a      	adds	r2, r3, #4
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	659a      	str	r2, [r3, #88]	; 0x58
 80032a8:	e007      	b.n	80032ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032b2:	f023 0303 	bic.w	r3, r3, #3
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3714      	adds	r7, #20
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	aaaaaaab 	.word	0xaaaaaaab
 80032d0:	0800865c 	.word	0x0800865c

080032d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b085      	sub	sp, #20
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d11f      	bne.n	800332e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	d856      	bhi.n	80033a2 <DMA_CheckFifoParam+0xce>
 80032f4:	a201      	add	r2, pc, #4	; (adr r2, 80032fc <DMA_CheckFifoParam+0x28>)
 80032f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fa:	bf00      	nop
 80032fc:	0800330d 	.word	0x0800330d
 8003300:	0800331f 	.word	0x0800331f
 8003304:	0800330d 	.word	0x0800330d
 8003308:	080033a3 	.word	0x080033a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003310:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d046      	beq.n	80033a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800331c:	e043      	b.n	80033a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003322:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003326:	d140      	bne.n	80033aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800332c:	e03d      	b.n	80033aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003336:	d121      	bne.n	800337c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b03      	cmp	r3, #3
 800333c:	d837      	bhi.n	80033ae <DMA_CheckFifoParam+0xda>
 800333e:	a201      	add	r2, pc, #4	; (adr r2, 8003344 <DMA_CheckFifoParam+0x70>)
 8003340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003344:	08003355 	.word	0x08003355
 8003348:	0800335b 	.word	0x0800335b
 800334c:	08003355 	.word	0x08003355
 8003350:	0800336d 	.word	0x0800336d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
      break;
 8003358:	e030      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d025      	beq.n	80033b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800336a:	e022      	b.n	80033b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003374:	d11f      	bne.n	80033b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800337a:	e01c      	b.n	80033b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d903      	bls.n	800338a <DMA_CheckFifoParam+0xb6>
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	2b03      	cmp	r3, #3
 8003386:	d003      	beq.n	8003390 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003388:	e018      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
      break;
 800338e:	e015      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003394:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00e      	beq.n	80033ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
      break;
 80033a0:	e00b      	b.n	80033ba <DMA_CheckFifoParam+0xe6>
      break;
 80033a2:	bf00      	nop
 80033a4:	e00a      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      break;
 80033a6:	bf00      	nop
 80033a8:	e008      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      break;
 80033aa:	bf00      	nop
 80033ac:	e006      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      break;
 80033ae:	bf00      	nop
 80033b0:	e004      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      break;
 80033b2:	bf00      	nop
 80033b4:	e002      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      break;   
 80033b6:	bf00      	nop
 80033b8:	e000      	b.n	80033bc <DMA_CheckFifoParam+0xe8>
      break;
 80033ba:	bf00      	nop
    }
  } 
  
  return status; 
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop

080033cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b089      	sub	sp, #36	; 0x24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033da:	2300      	movs	r3, #0
 80033dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033e2:	2300      	movs	r3, #0
 80033e4:	61fb      	str	r3, [r7, #28]
 80033e6:	e159      	b.n	800369c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033e8:	2201      	movs	r2, #1
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	4013      	ands	r3, r2
 80033fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	429a      	cmp	r2, r3
 8003402:	f040 8148 	bne.w	8003696 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	2b01      	cmp	r3, #1
 8003410:	d005      	beq.n	800341e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800341a:	2b02      	cmp	r3, #2
 800341c:	d130      	bne.n	8003480 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	2203      	movs	r2, #3
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	43db      	mvns	r3, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4013      	ands	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	4313      	orrs	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003454:	2201      	movs	r2, #1
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f003 0201 	and.w	r2, r3, #1
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 0303 	and.w	r3, r3, #3
 8003488:	2b03      	cmp	r3, #3
 800348a:	d017      	beq.n	80034bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	2203      	movs	r2, #3
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4013      	ands	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d123      	bne.n	8003510 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	08da      	lsrs	r2, r3, #3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3208      	adds	r2, #8
 80034d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	f003 0307 	and.w	r3, r3, #7
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	220f      	movs	r2, #15
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	691a      	ldr	r2, [r3, #16]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	08da      	lsrs	r2, r3, #3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3208      	adds	r2, #8
 800350a:	69b9      	ldr	r1, [r7, #24]
 800350c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	2203      	movs	r2, #3
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0203 	and.w	r2, r3, #3
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4313      	orrs	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 80a2 	beq.w	8003696 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003552:	2300      	movs	r3, #0
 8003554:	60fb      	str	r3, [r7, #12]
 8003556:	4b57      	ldr	r3, [pc, #348]	; (80036b4 <HAL_GPIO_Init+0x2e8>)
 8003558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355a:	4a56      	ldr	r2, [pc, #344]	; (80036b4 <HAL_GPIO_Init+0x2e8>)
 800355c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003560:	6453      	str	r3, [r2, #68]	; 0x44
 8003562:	4b54      	ldr	r3, [pc, #336]	; (80036b4 <HAL_GPIO_Init+0x2e8>)
 8003564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003566:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800356a:	60fb      	str	r3, [r7, #12]
 800356c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800356e:	4a52      	ldr	r2, [pc, #328]	; (80036b8 <HAL_GPIO_Init+0x2ec>)
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	089b      	lsrs	r3, r3, #2
 8003574:	3302      	adds	r3, #2
 8003576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800357a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	220f      	movs	r2, #15
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43db      	mvns	r3, r3
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	4013      	ands	r3, r2
 8003590:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a49      	ldr	r2, [pc, #292]	; (80036bc <HAL_GPIO_Init+0x2f0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d019      	beq.n	80035ce <HAL_GPIO_Init+0x202>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a48      	ldr	r2, [pc, #288]	; (80036c0 <HAL_GPIO_Init+0x2f4>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <HAL_GPIO_Init+0x1fe>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a47      	ldr	r2, [pc, #284]	; (80036c4 <HAL_GPIO_Init+0x2f8>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00d      	beq.n	80035c6 <HAL_GPIO_Init+0x1fa>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a46      	ldr	r2, [pc, #280]	; (80036c8 <HAL_GPIO_Init+0x2fc>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d007      	beq.n	80035c2 <HAL_GPIO_Init+0x1f6>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a45      	ldr	r2, [pc, #276]	; (80036cc <HAL_GPIO_Init+0x300>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d101      	bne.n	80035be <HAL_GPIO_Init+0x1f2>
 80035ba:	2304      	movs	r3, #4
 80035bc:	e008      	b.n	80035d0 <HAL_GPIO_Init+0x204>
 80035be:	2307      	movs	r3, #7
 80035c0:	e006      	b.n	80035d0 <HAL_GPIO_Init+0x204>
 80035c2:	2303      	movs	r3, #3
 80035c4:	e004      	b.n	80035d0 <HAL_GPIO_Init+0x204>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e002      	b.n	80035d0 <HAL_GPIO_Init+0x204>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <HAL_GPIO_Init+0x204>
 80035ce:	2300      	movs	r3, #0
 80035d0:	69fa      	ldr	r2, [r7, #28]
 80035d2:	f002 0203 	and.w	r2, r2, #3
 80035d6:	0092      	lsls	r2, r2, #2
 80035d8:	4093      	lsls	r3, r2
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035e0:	4935      	ldr	r1, [pc, #212]	; (80036b8 <HAL_GPIO_Init+0x2ec>)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	089b      	lsrs	r3, r3, #2
 80035e6:	3302      	adds	r3, #2
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ee:	4b38      	ldr	r3, [pc, #224]	; (80036d0 <HAL_GPIO_Init+0x304>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003612:	4a2f      	ldr	r2, [pc, #188]	; (80036d0 <HAL_GPIO_Init+0x304>)
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003618:	4b2d      	ldr	r3, [pc, #180]	; (80036d0 <HAL_GPIO_Init+0x304>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800363c:	4a24      	ldr	r2, [pc, #144]	; (80036d0 <HAL_GPIO_Init+0x304>)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003642:	4b23      	ldr	r3, [pc, #140]	; (80036d0 <HAL_GPIO_Init+0x304>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003666:	4a1a      	ldr	r2, [pc, #104]	; (80036d0 <HAL_GPIO_Init+0x304>)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800366c:	4b18      	ldr	r3, [pc, #96]	; (80036d0 <HAL_GPIO_Init+0x304>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003690:	4a0f      	ldr	r2, [pc, #60]	; (80036d0 <HAL_GPIO_Init+0x304>)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3301      	adds	r3, #1
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	2b0f      	cmp	r3, #15
 80036a0:	f67f aea2 	bls.w	80033e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3724      	adds	r7, #36	; 0x24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40013800 	.word	0x40013800
 80036bc:	40020000 	.word	0x40020000
 80036c0:	40020400 	.word	0x40020400
 80036c4:	40020800 	.word	0x40020800
 80036c8:	40020c00 	.word	0x40020c00
 80036cc:	40021000 	.word	0x40021000
 80036d0:	40013c00 	.word	0x40013c00

080036d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	807b      	strh	r3, [r7, #2]
 80036e0:	4613      	mov	r3, r2
 80036e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036e4:	787b      	ldrb	r3, [r7, #1]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036f0:	e003      	b.n	80036fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036f2:	887b      	ldrh	r3, [r7, #2]
 80036f4:	041a      	lsls	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	619a      	str	r2, [r3, #24]
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
	...

08003708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e267      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d075      	beq.n	8003812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003726:	4b88      	ldr	r3, [pc, #544]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b04      	cmp	r3, #4
 8003730:	d00c      	beq.n	800374c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003732:	4b85      	ldr	r3, [pc, #532]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800373a:	2b08      	cmp	r3, #8
 800373c:	d112      	bne.n	8003764 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800373e:	4b82      	ldr	r3, [pc, #520]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800374a:	d10b      	bne.n	8003764 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800374c:	4b7e      	ldr	r3, [pc, #504]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d05b      	beq.n	8003810 <HAL_RCC_OscConfig+0x108>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d157      	bne.n	8003810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e242      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800376c:	d106      	bne.n	800377c <HAL_RCC_OscConfig+0x74>
 800376e:	4b76      	ldr	r3, [pc, #472]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a75      	ldr	r2, [pc, #468]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003778:	6013      	str	r3, [r2, #0]
 800377a:	e01d      	b.n	80037b8 <HAL_RCC_OscConfig+0xb0>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003784:	d10c      	bne.n	80037a0 <HAL_RCC_OscConfig+0x98>
 8003786:	4b70      	ldr	r3, [pc, #448]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a6f      	ldr	r2, [pc, #444]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800378c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003790:	6013      	str	r3, [r2, #0]
 8003792:	4b6d      	ldr	r3, [pc, #436]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a6c      	ldr	r2, [pc, #432]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	e00b      	b.n	80037b8 <HAL_RCC_OscConfig+0xb0>
 80037a0:	4b69      	ldr	r3, [pc, #420]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a68      	ldr	r2, [pc, #416]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80037a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037aa:	6013      	str	r3, [r2, #0]
 80037ac:	4b66      	ldr	r3, [pc, #408]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a65      	ldr	r2, [pc, #404]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80037b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d013      	beq.n	80037e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c0:	f7fe fbb4 	bl	8001f2c <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037c8:	f7fe fbb0 	bl	8001f2c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	; 0x64
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e207      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037da:	4b5b      	ldr	r3, [pc, #364]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCC_OscConfig+0xc0>
 80037e6:	e014      	b.n	8003812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fe fba0 	bl	8001f2c <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037f0:	f7fe fb9c 	bl	8001f2c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	; 0x64
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e1f3      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003802:	4b51      	ldr	r3, [pc, #324]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0xe8>
 800380e:	e000      	b.n	8003812 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d063      	beq.n	80038e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800381e:	4b4a      	ldr	r3, [pc, #296]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f003 030c 	and.w	r3, r3, #12
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00b      	beq.n	8003842 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800382a:	4b47      	ldr	r3, [pc, #284]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003832:	2b08      	cmp	r3, #8
 8003834:	d11c      	bne.n	8003870 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003836:	4b44      	ldr	r3, [pc, #272]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d116      	bne.n	8003870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003842:	4b41      	ldr	r3, [pc, #260]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d005      	beq.n	800385a <HAL_RCC_OscConfig+0x152>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d001      	beq.n	800385a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e1c7      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800385a:	4b3b      	ldr	r3, [pc, #236]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	4937      	ldr	r1, [pc, #220]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800386a:	4313      	orrs	r3, r2
 800386c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800386e:	e03a      	b.n	80038e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d020      	beq.n	80038ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003878:	4b34      	ldr	r3, [pc, #208]	; (800394c <HAL_RCC_OscConfig+0x244>)
 800387a:	2201      	movs	r2, #1
 800387c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800387e:	f7fe fb55 	bl	8001f2c <HAL_GetTick>
 8003882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003884:	e008      	b.n	8003898 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003886:	f7fe fb51 	bl	8001f2c <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d901      	bls.n	8003898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e1a8      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003898:	4b2b      	ldr	r3, [pc, #172]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d0f0      	beq.n	8003886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a4:	4b28      	ldr	r3, [pc, #160]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	4925      	ldr	r1, [pc, #148]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	600b      	str	r3, [r1, #0]
 80038b8:	e015      	b.n	80038e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038ba:	4b24      	ldr	r3, [pc, #144]	; (800394c <HAL_RCC_OscConfig+0x244>)
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c0:	f7fe fb34 	bl	8001f2c <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038c8:	f7fe fb30 	bl	8001f2c <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e187      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038da:	4b1b      	ldr	r3, [pc, #108]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f0      	bne.n	80038c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0308 	and.w	r3, r3, #8
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d036      	beq.n	8003960 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d016      	beq.n	8003928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038fa:	4b15      	ldr	r3, [pc, #84]	; (8003950 <HAL_RCC_OscConfig+0x248>)
 80038fc:	2201      	movs	r2, #1
 80038fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003900:	f7fe fb14 	bl	8001f2c <HAL_GetTick>
 8003904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003908:	f7fe fb10 	bl	8001f2c <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e167      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800391a:	4b0b      	ldr	r3, [pc, #44]	; (8003948 <HAL_RCC_OscConfig+0x240>)
 800391c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d0f0      	beq.n	8003908 <HAL_RCC_OscConfig+0x200>
 8003926:	e01b      	b.n	8003960 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003928:	4b09      	ldr	r3, [pc, #36]	; (8003950 <HAL_RCC_OscConfig+0x248>)
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800392e:	f7fe fafd 	bl	8001f2c <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003934:	e00e      	b.n	8003954 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003936:	f7fe faf9 	bl	8001f2c <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d907      	bls.n	8003954 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e150      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
 8003948:	40023800 	.word	0x40023800
 800394c:	42470000 	.word	0x42470000
 8003950:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003954:	4b88      	ldr	r3, [pc, #544]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003956:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1ea      	bne.n	8003936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8097 	beq.w	8003a9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800396e:	2300      	movs	r3, #0
 8003970:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003972:	4b81      	ldr	r3, [pc, #516]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10f      	bne.n	800399e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	4b7d      	ldr	r3, [pc, #500]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	4a7c      	ldr	r2, [pc, #496]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800398c:	6413      	str	r3, [r2, #64]	; 0x40
 800398e:	4b7a      	ldr	r3, [pc, #488]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003996:	60bb      	str	r3, [r7, #8]
 8003998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800399a:	2301      	movs	r3, #1
 800399c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800399e:	4b77      	ldr	r3, [pc, #476]	; (8003b7c <HAL_RCC_OscConfig+0x474>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d118      	bne.n	80039dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039aa:	4b74      	ldr	r3, [pc, #464]	; (8003b7c <HAL_RCC_OscConfig+0x474>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a73      	ldr	r2, [pc, #460]	; (8003b7c <HAL_RCC_OscConfig+0x474>)
 80039b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039b6:	f7fe fab9 	bl	8001f2c <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039be:	f7fe fab5 	bl	8001f2c <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e10c      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d0:	4b6a      	ldr	r3, [pc, #424]	; (8003b7c <HAL_RCC_OscConfig+0x474>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d106      	bne.n	80039f2 <HAL_RCC_OscConfig+0x2ea>
 80039e4:	4b64      	ldr	r3, [pc, #400]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 80039e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e8:	4a63      	ldr	r2, [pc, #396]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 80039ea:	f043 0301 	orr.w	r3, r3, #1
 80039ee:	6713      	str	r3, [r2, #112]	; 0x70
 80039f0:	e01c      	b.n	8003a2c <HAL_RCC_OscConfig+0x324>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2b05      	cmp	r3, #5
 80039f8:	d10c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x30c>
 80039fa:	4b5f      	ldr	r3, [pc, #380]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 80039fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039fe:	4a5e      	ldr	r2, [pc, #376]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a00:	f043 0304 	orr.w	r3, r3, #4
 8003a04:	6713      	str	r3, [r2, #112]	; 0x70
 8003a06:	4b5c      	ldr	r3, [pc, #368]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0a:	4a5b      	ldr	r2, [pc, #364]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	f043 0301 	orr.w	r3, r3, #1
 8003a10:	6713      	str	r3, [r2, #112]	; 0x70
 8003a12:	e00b      	b.n	8003a2c <HAL_RCC_OscConfig+0x324>
 8003a14:	4b58      	ldr	r3, [pc, #352]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a18:	4a57      	ldr	r2, [pc, #348]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a1a:	f023 0301 	bic.w	r3, r3, #1
 8003a1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003a20:	4b55      	ldr	r3, [pc, #340]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a24:	4a54      	ldr	r2, [pc, #336]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a26:	f023 0304 	bic.w	r3, r3, #4
 8003a2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d015      	beq.n	8003a60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a34:	f7fe fa7a 	bl	8001f2c <HAL_GetTick>
 8003a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a3a:	e00a      	b.n	8003a52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a3c:	f7fe fa76 	bl	8001f2c <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e0cb      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a52:	4b49      	ldr	r3, [pc, #292]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0ee      	beq.n	8003a3c <HAL_RCC_OscConfig+0x334>
 8003a5e:	e014      	b.n	8003a8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a60:	f7fe fa64 	bl	8001f2c <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a66:	e00a      	b.n	8003a7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a68:	f7fe fa60 	bl	8001f2c <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e0b5      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a7e:	4b3e      	ldr	r3, [pc, #248]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1ee      	bne.n	8003a68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a8a:	7dfb      	ldrb	r3, [r7, #23]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d105      	bne.n	8003a9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a90:	4b39      	ldr	r3, [pc, #228]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	4a38      	ldr	r2, [pc, #224]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003a96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80a1 	beq.w	8003be8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003aa6:	4b34      	ldr	r3, [pc, #208]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d05c      	beq.n	8003b6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d141      	bne.n	8003b3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aba:	4b31      	ldr	r3, [pc, #196]	; (8003b80 <HAL_RCC_OscConfig+0x478>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe fa34 	bl	8001f2c <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ac8:	f7fe fa30 	bl	8001f2c <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e087      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ada:	4b27      	ldr	r3, [pc, #156]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1f0      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69da      	ldr	r2, [r3, #28]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af4:	019b      	lsls	r3, r3, #6
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afc:	085b      	lsrs	r3, r3, #1
 8003afe:	3b01      	subs	r3, #1
 8003b00:	041b      	lsls	r3, r3, #16
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b08:	061b      	lsls	r3, r3, #24
 8003b0a:	491b      	ldr	r1, [pc, #108]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <HAL_RCC_OscConfig+0x478>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7fe fa09 	bl	8001f2c <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b1e:	f7fe fa05 	bl	8001f2c <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e05c      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b30:	4b11      	ldr	r3, [pc, #68]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x416>
 8003b3c:	e054      	b.n	8003be8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <HAL_RCC_OscConfig+0x478>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe f9f2 	bl	8001f2c <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe f9ee 	bl	8001f2c <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e045      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5e:	4b06      	ldr	r3, [pc, #24]	; (8003b78 <HAL_RCC_OscConfig+0x470>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x444>
 8003b6a:	e03d      	b.n	8003be8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d107      	bne.n	8003b84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e038      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
 8003b78:	40023800 	.word	0x40023800
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b84:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <HAL_RCC_OscConfig+0x4ec>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d028      	beq.n	8003be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d121      	bne.n	8003be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d11a      	bne.n	8003be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d111      	bne.n	8003be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d107      	bne.n	8003be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e000      	b.n	8003bea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800

08003bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e0cc      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c0c:	4b68      	ldr	r3, [pc, #416]	; (8003db0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d90c      	bls.n	8003c34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c1a:	4b65      	ldr	r3, [pc, #404]	; (8003db0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c22:	4b63      	ldr	r3, [pc, #396]	; (8003db0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d001      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0b8      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d020      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c4c:	4b59      	ldr	r3, [pc, #356]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	4a58      	ldr	r2, [pc, #352]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0308 	and.w	r3, r3, #8
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d005      	beq.n	8003c70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c64:	4b53      	ldr	r3, [pc, #332]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4a52      	ldr	r2, [pc, #328]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c70:	4b50      	ldr	r3, [pc, #320]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	494d      	ldr	r1, [pc, #308]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d044      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d107      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b47      	ldr	r3, [pc, #284]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d119      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e07f      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d003      	beq.n	8003cb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	d107      	bne.n	8003cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cb6:	4b3f      	ldr	r3, [pc, #252]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d109      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e06f      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc6:	4b3b      	ldr	r3, [pc, #236]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e067      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cd6:	4b37      	ldr	r3, [pc, #220]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f023 0203 	bic.w	r2, r3, #3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	4934      	ldr	r1, [pc, #208]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ce8:	f7fe f920 	bl	8001f2c <HAL_GetTick>
 8003cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cee:	e00a      	b.n	8003d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cf0:	f7fe f91c 	bl	8001f2c <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e04f      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d06:	4b2b      	ldr	r3, [pc, #172]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f003 020c 	and.w	r2, r3, #12
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d1eb      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d18:	4b25      	ldr	r3, [pc, #148]	; (8003db0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d20c      	bcs.n	8003d40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d26:	4b22      	ldr	r3, [pc, #136]	; (8003db0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	b2d2      	uxtb	r2, r2
 8003d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2e:	4b20      	ldr	r3, [pc, #128]	; (8003db0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e032      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d4c:	4b19      	ldr	r3, [pc, #100]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4916      	ldr	r1, [pc, #88]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d009      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d6a:	4b12      	ldr	r3, [pc, #72]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	490e      	ldr	r1, [pc, #56]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d7e:	f000 f821 	bl	8003dc4 <HAL_RCC_GetSysClockFreq>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b0b      	ldr	r3, [pc, #44]	; (8003db4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	490a      	ldr	r1, [pc, #40]	; (8003db8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d90:	5ccb      	ldrb	r3, [r1, r3]
 8003d92:	fa22 f303 	lsr.w	r3, r2, r3
 8003d96:	4a09      	ldr	r2, [pc, #36]	; (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d9a:	4b09      	ldr	r3, [pc, #36]	; (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fe f880 	bl	8001ea4 <HAL_InitTick>

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40023c00 	.word	0x40023c00
 8003db4:	40023800 	.word	0x40023800
 8003db8:	08008644 	.word	0x08008644
 8003dbc:	20000028 	.word	0x20000028
 8003dc0:	2000002c 	.word	0x2000002c

08003dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc8:	b094      	sub	sp, #80	; 0x50
 8003dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	647b      	str	r3, [r7, #68]	; 0x44
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ddc:	4b79      	ldr	r3, [pc, #484]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f003 030c 	and.w	r3, r3, #12
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d00d      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x40>
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	f200 80e1 	bhi.w	8003fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d002      	beq.n	8003df8 <HAL_RCC_GetSysClockFreq+0x34>
 8003df2:	2b04      	cmp	r3, #4
 8003df4:	d003      	beq.n	8003dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8003df6:	e0db      	b.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003df8:	4b73      	ldr	r3, [pc, #460]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dfa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003dfc:	e0db      	b.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dfe:	4b73      	ldr	r3, [pc, #460]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x208>)
 8003e00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e02:	e0d8      	b.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e04:	4b6f      	ldr	r3, [pc, #444]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e0c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e0e:	4b6d      	ldr	r3, [pc, #436]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d063      	beq.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e1a:	4b6a      	ldr	r3, [pc, #424]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	099b      	lsrs	r3, r3, #6
 8003e20:	2200      	movs	r2, #0
 8003e22:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e2c:	633b      	str	r3, [r7, #48]	; 0x30
 8003e2e:	2300      	movs	r3, #0
 8003e30:	637b      	str	r3, [r7, #52]	; 0x34
 8003e32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003e36:	4622      	mov	r2, r4
 8003e38:	462b      	mov	r3, r5
 8003e3a:	f04f 0000 	mov.w	r0, #0
 8003e3e:	f04f 0100 	mov.w	r1, #0
 8003e42:	0159      	lsls	r1, r3, #5
 8003e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e48:	0150      	lsls	r0, r2, #5
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4621      	mov	r1, r4
 8003e50:	1a51      	subs	r1, r2, r1
 8003e52:	6139      	str	r1, [r7, #16]
 8003e54:	4629      	mov	r1, r5
 8003e56:	eb63 0301 	sbc.w	r3, r3, r1
 8003e5a:	617b      	str	r3, [r7, #20]
 8003e5c:	f04f 0200 	mov.w	r2, #0
 8003e60:	f04f 0300 	mov.w	r3, #0
 8003e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e68:	4659      	mov	r1, fp
 8003e6a:	018b      	lsls	r3, r1, #6
 8003e6c:	4651      	mov	r1, sl
 8003e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e72:	4651      	mov	r1, sl
 8003e74:	018a      	lsls	r2, r1, #6
 8003e76:	4651      	mov	r1, sl
 8003e78:	ebb2 0801 	subs.w	r8, r2, r1
 8003e7c:	4659      	mov	r1, fp
 8003e7e:	eb63 0901 	sbc.w	r9, r3, r1
 8003e82:	f04f 0200 	mov.w	r2, #0
 8003e86:	f04f 0300 	mov.w	r3, #0
 8003e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e96:	4690      	mov	r8, r2
 8003e98:	4699      	mov	r9, r3
 8003e9a:	4623      	mov	r3, r4
 8003e9c:	eb18 0303 	adds.w	r3, r8, r3
 8003ea0:	60bb      	str	r3, [r7, #8]
 8003ea2:	462b      	mov	r3, r5
 8003ea4:	eb49 0303 	adc.w	r3, r9, r3
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	f04f 0200 	mov.w	r2, #0
 8003eae:	f04f 0300 	mov.w	r3, #0
 8003eb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	024b      	lsls	r3, r1, #9
 8003eba:	4621      	mov	r1, r4
 8003ebc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	024a      	lsls	r2, r1, #9
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003eca:	2200      	movs	r2, #0
 8003ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ece:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ed0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ed4:	f7fc fec0 	bl	8000c58 <__aeabi_uldivmod>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4613      	mov	r3, r2
 8003ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ee0:	e058      	b.n	8003f94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ee2:	4b38      	ldr	r3, [pc, #224]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	099b      	lsrs	r3, r3, #6
 8003ee8:	2200      	movs	r2, #0
 8003eea:	4618      	mov	r0, r3
 8003eec:	4611      	mov	r1, r2
 8003eee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ef2:	623b      	str	r3, [r7, #32]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003efc:	4642      	mov	r2, r8
 8003efe:	464b      	mov	r3, r9
 8003f00:	f04f 0000 	mov.w	r0, #0
 8003f04:	f04f 0100 	mov.w	r1, #0
 8003f08:	0159      	lsls	r1, r3, #5
 8003f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f0e:	0150      	lsls	r0, r2, #5
 8003f10:	4602      	mov	r2, r0
 8003f12:	460b      	mov	r3, r1
 8003f14:	4641      	mov	r1, r8
 8003f16:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f1a:	4649      	mov	r1, r9
 8003f1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f34:	ebb2 040a 	subs.w	r4, r2, sl
 8003f38:	eb63 050b 	sbc.w	r5, r3, fp
 8003f3c:	f04f 0200 	mov.w	r2, #0
 8003f40:	f04f 0300 	mov.w	r3, #0
 8003f44:	00eb      	lsls	r3, r5, #3
 8003f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f4a:	00e2      	lsls	r2, r4, #3
 8003f4c:	4614      	mov	r4, r2
 8003f4e:	461d      	mov	r5, r3
 8003f50:	4643      	mov	r3, r8
 8003f52:	18e3      	adds	r3, r4, r3
 8003f54:	603b      	str	r3, [r7, #0]
 8003f56:	464b      	mov	r3, r9
 8003f58:	eb45 0303 	adc.w	r3, r5, r3
 8003f5c:	607b      	str	r3, [r7, #4]
 8003f5e:	f04f 0200 	mov.w	r2, #0
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f6a:	4629      	mov	r1, r5
 8003f6c:	028b      	lsls	r3, r1, #10
 8003f6e:	4621      	mov	r1, r4
 8003f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f74:	4621      	mov	r1, r4
 8003f76:	028a      	lsls	r2, r1, #10
 8003f78:	4610      	mov	r0, r2
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f7e:	2200      	movs	r2, #0
 8003f80:	61bb      	str	r3, [r7, #24]
 8003f82:	61fa      	str	r2, [r7, #28]
 8003f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f88:	f7fc fe66 	bl	8000c58 <__aeabi_uldivmod>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4613      	mov	r3, r2
 8003f92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f94:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	0c1b      	lsrs	r3, r3, #16
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003fa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003fa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fae:	e002      	b.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fb0:	4b05      	ldr	r3, [pc, #20]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fb2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3750      	adds	r7, #80	; 0x50
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fc2:	bf00      	nop
 8003fc4:	40023800 	.word	0x40023800
 8003fc8:	00f42400 	.word	0x00f42400
 8003fcc:	007a1200 	.word	0x007a1200

08003fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	20000028 	.word	0x20000028

08003fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003fec:	f7ff fff0 	bl	8003fd0 <HAL_RCC_GetHCLKFreq>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	4b05      	ldr	r3, [pc, #20]	; (8004008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	0a9b      	lsrs	r3, r3, #10
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	4903      	ldr	r1, [pc, #12]	; (800400c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ffe:	5ccb      	ldrb	r3, [r1, r3]
 8004000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004004:	4618      	mov	r0, r3
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40023800 	.word	0x40023800
 800400c:	08008654 	.word	0x08008654

08004010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004014:	f7ff ffdc 	bl	8003fd0 <HAL_RCC_GetHCLKFreq>
 8004018:	4602      	mov	r2, r0
 800401a:	4b05      	ldr	r3, [pc, #20]	; (8004030 <HAL_RCC_GetPCLK2Freq+0x20>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	0b5b      	lsrs	r3, r3, #13
 8004020:	f003 0307 	and.w	r3, r3, #7
 8004024:	4903      	ldr	r1, [pc, #12]	; (8004034 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004026:	5ccb      	ldrb	r3, [r1, r3]
 8004028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800402c:	4618      	mov	r0, r3
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40023800 	.word	0x40023800
 8004034:	08008654 	.word	0x08008654

08004038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e041      	b.n	80040ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fd fd34 	bl	8001acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3304      	adds	r3, #4
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fa7a 	bl	8004570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
	...

080040d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d001      	beq.n	80040f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e044      	b.n	800417a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2202      	movs	r2, #2
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68da      	ldr	r2, [r3, #12]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a1e      	ldr	r2, [pc, #120]	; (8004188 <HAL_TIM_Base_Start_IT+0xb0>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d018      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x6c>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800411a:	d013      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x6c>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a1a      	ldr	r2, [pc, #104]	; (800418c <HAL_TIM_Base_Start_IT+0xb4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d00e      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x6c>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a19      	ldr	r2, [pc, #100]	; (8004190 <HAL_TIM_Base_Start_IT+0xb8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d009      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x6c>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a17      	ldr	r2, [pc, #92]	; (8004194 <HAL_TIM_Base_Start_IT+0xbc>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x6c>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a16      	ldr	r2, [pc, #88]	; (8004198 <HAL_TIM_Base_Start_IT+0xc0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d111      	bne.n	8004168 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 0307 	and.w	r3, r3, #7
 800414e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2b06      	cmp	r3, #6
 8004154:	d010      	beq.n	8004178 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f042 0201 	orr.w	r2, r2, #1
 8004164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004166:	e007      	b.n	8004178 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40010000 	.word	0x40010000
 800418c:	40000400 	.word	0x40000400
 8004190:	40000800 	.word	0x40000800
 8004194:	40000c00 	.word	0x40000c00
 8004198:	40014000 	.word	0x40014000

0800419c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d020      	beq.n	8004200 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d01b      	beq.n	8004200 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0202 	mvn.w	r2, #2
 80041d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2201      	movs	r2, #1
 80041d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f9a3 	bl	8004532 <HAL_TIM_IC_CaptureCallback>
 80041ec:	e005      	b.n	80041fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f995 	bl	800451e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f9a6 	bl	8004546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b00      	cmp	r3, #0
 8004208:	d020      	beq.n	800424c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d01b      	beq.n	800424c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f06f 0204 	mvn.w	r2, #4
 800421c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f97d 	bl	8004532 <HAL_TIM_IC_CaptureCallback>
 8004238:	e005      	b.n	8004246 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f96f 	bl	800451e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f980 	bl	8004546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d020      	beq.n	8004298 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b00      	cmp	r3, #0
 800425e:	d01b      	beq.n	8004298 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0208 	mvn.w	r2, #8
 8004268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2204      	movs	r2, #4
 800426e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f003 0303 	and.w	r3, r3, #3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f957 	bl	8004532 <HAL_TIM_IC_CaptureCallback>
 8004284:	e005      	b.n	8004292 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f949 	bl	800451e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 f95a 	bl	8004546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f003 0310 	and.w	r3, r3, #16
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d020      	beq.n	80042e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d01b      	beq.n	80042e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0210 	mvn.w	r2, #16
 80042b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2208      	movs	r2, #8
 80042ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f931 	bl	8004532 <HAL_TIM_IC_CaptureCallback>
 80042d0:	e005      	b.n	80042de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f923 	bl	800451e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f934 	bl	8004546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00c      	beq.n	8004308 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d007      	beq.n	8004308 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f06f 0201 	mvn.w	r2, #1
 8004300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f901 	bl	800450a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00c      	beq.n	800432c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004318:	2b00      	cmp	r3, #0
 800431a:	d007      	beq.n	800432c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fac0 	bl	80048ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00c      	beq.n	8004350 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433c:	2b00      	cmp	r3, #0
 800433e:	d007      	beq.n	8004350 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f905 	bl	800455a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f003 0320 	and.w	r3, r3, #32
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00c      	beq.n	8004374 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f003 0320 	and.w	r3, r3, #32
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f06f 0220 	mvn.w	r2, #32
 800436c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 fa92 	bl	8004898 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004374:	bf00      	nop
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_TIM_ConfigClockSource+0x1c>
 8004394:	2302      	movs	r3, #2
 8004396:	e0b4      	b.n	8004502 <HAL_TIM_ConfigClockSource+0x186>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043d0:	d03e      	beq.n	8004450 <HAL_TIM_ConfigClockSource+0xd4>
 80043d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043d6:	f200 8087 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 80043da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043de:	f000 8086 	beq.w	80044ee <HAL_TIM_ConfigClockSource+0x172>
 80043e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043e6:	d87f      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 80043e8:	2b70      	cmp	r3, #112	; 0x70
 80043ea:	d01a      	beq.n	8004422 <HAL_TIM_ConfigClockSource+0xa6>
 80043ec:	2b70      	cmp	r3, #112	; 0x70
 80043ee:	d87b      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 80043f0:	2b60      	cmp	r3, #96	; 0x60
 80043f2:	d050      	beq.n	8004496 <HAL_TIM_ConfigClockSource+0x11a>
 80043f4:	2b60      	cmp	r3, #96	; 0x60
 80043f6:	d877      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 80043f8:	2b50      	cmp	r3, #80	; 0x50
 80043fa:	d03c      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0xfa>
 80043fc:	2b50      	cmp	r3, #80	; 0x50
 80043fe:	d873      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004400:	2b40      	cmp	r3, #64	; 0x40
 8004402:	d058      	beq.n	80044b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004404:	2b40      	cmp	r3, #64	; 0x40
 8004406:	d86f      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004408:	2b30      	cmp	r3, #48	; 0x30
 800440a:	d064      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x15a>
 800440c:	2b30      	cmp	r3, #48	; 0x30
 800440e:	d86b      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004410:	2b20      	cmp	r3, #32
 8004412:	d060      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004414:	2b20      	cmp	r3, #32
 8004416:	d867      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004418:	2b00      	cmp	r3, #0
 800441a:	d05c      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x15a>
 800441c:	2b10      	cmp	r3, #16
 800441e:	d05a      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004420:	e062      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004432:	f000 f9a3 	bl	800477c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004444:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	609a      	str	r2, [r3, #8]
      break;
 800444e:	e04f      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004460:	f000 f98c 	bl	800477c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689a      	ldr	r2, [r3, #8]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004472:	609a      	str	r2, [r3, #8]
      break;
 8004474:	e03c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004482:	461a      	mov	r2, r3
 8004484:	f000 f900 	bl	8004688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2150      	movs	r1, #80	; 0x50
 800448e:	4618      	mov	r0, r3
 8004490:	f000 f959 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 8004494:	e02c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044a2:	461a      	mov	r2, r3
 80044a4:	f000 f91f 	bl	80046e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2160      	movs	r1, #96	; 0x60
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 f949 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 80044b4:	e01c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	461a      	mov	r2, r3
 80044c4:	f000 f8e0 	bl	8004688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2140      	movs	r1, #64	; 0x40
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 f939 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 80044d4:	e00c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4619      	mov	r1, r3
 80044e0:	4610      	mov	r0, r2
 80044e2:	f000 f930 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 80044e6:	e003      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
      break;
 80044ec:	e000      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004500:	7bfb      	ldrb	r3, [r7, #15]
}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004532:	b480      	push	{r7}
 8004534:	b083      	sub	sp, #12
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004546:	b480      	push	{r7}
 8004548:	b083      	sub	sp, #12
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800454e:	bf00      	nop
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
	...

08004570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a3a      	ldr	r2, [pc, #232]	; (800466c <TIM_Base_SetConfig+0xfc>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d00f      	beq.n	80045a8 <TIM_Base_SetConfig+0x38>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800458e:	d00b      	beq.n	80045a8 <TIM_Base_SetConfig+0x38>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	4a37      	ldr	r2, [pc, #220]	; (8004670 <TIM_Base_SetConfig+0x100>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d007      	beq.n	80045a8 <TIM_Base_SetConfig+0x38>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a36      	ldr	r2, [pc, #216]	; (8004674 <TIM_Base_SetConfig+0x104>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d003      	beq.n	80045a8 <TIM_Base_SetConfig+0x38>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a35      	ldr	r2, [pc, #212]	; (8004678 <TIM_Base_SetConfig+0x108>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d108      	bne.n	80045ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a2b      	ldr	r2, [pc, #172]	; (800466c <TIM_Base_SetConfig+0xfc>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d01b      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c8:	d017      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a28      	ldr	r2, [pc, #160]	; (8004670 <TIM_Base_SetConfig+0x100>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d013      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a27      	ldr	r2, [pc, #156]	; (8004674 <TIM_Base_SetConfig+0x104>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d00f      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a26      	ldr	r2, [pc, #152]	; (8004678 <TIM_Base_SetConfig+0x108>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00b      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a25      	ldr	r2, [pc, #148]	; (800467c <TIM_Base_SetConfig+0x10c>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d007      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a24      	ldr	r2, [pc, #144]	; (8004680 <TIM_Base_SetConfig+0x110>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d003      	beq.n	80045fa <TIM_Base_SetConfig+0x8a>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a23      	ldr	r2, [pc, #140]	; (8004684 <TIM_Base_SetConfig+0x114>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d108      	bne.n	800460c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	4313      	orrs	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a0e      	ldr	r2, [pc, #56]	; (800466c <TIM_Base_SetConfig+0xfc>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d103      	bne.n	8004640 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	691a      	ldr	r2, [r3, #16]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b01      	cmp	r3, #1
 8004650:	d105      	bne.n	800465e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f023 0201 	bic.w	r2, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	611a      	str	r2, [r3, #16]
  }
}
 800465e:	bf00      	nop
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	40010000 	.word	0x40010000
 8004670:	40000400 	.word	0x40000400
 8004674:	40000800 	.word	0x40000800
 8004678:	40000c00 	.word	0x40000c00
 800467c:	40014000 	.word	0x40014000
 8004680:	40014400 	.word	0x40014400
 8004684:	40014800 	.word	0x40014800

08004688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	f023 0201 	bic.w	r2, r3, #1
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f023 030a 	bic.w	r3, r3, #10
 80046c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	621a      	str	r2, [r3, #32]
}
 80046da:	bf00      	nop
 80046dc:	371c      	adds	r7, #28
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b087      	sub	sp, #28
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	60f8      	str	r0, [r7, #12]
 80046ee:	60b9      	str	r1, [r7, #8]
 80046f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6a1b      	ldr	r3, [r3, #32]
 80046fc:	f023 0210 	bic.w	r2, r3, #16
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004710:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	031b      	lsls	r3, r3, #12
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4313      	orrs	r3, r2
 800471a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004722:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	011b      	lsls	r3, r3, #4
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	4313      	orrs	r3, r2
 800472c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	621a      	str	r2, [r3, #32]
}
 800473a:	bf00      	nop
 800473c:	371c      	adds	r7, #28
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004746:	b480      	push	{r7}
 8004748:	b085      	sub	sp, #20
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800475c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800475e:	683a      	ldr	r2, [r7, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	f043 0307 	orr.w	r3, r3, #7
 8004768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	609a      	str	r2, [r3, #8]
}
 8004770:	bf00      	nop
 8004772:	3714      	adds	r7, #20
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	021a      	lsls	r2, r3, #8
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	431a      	orrs	r2, r3
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	609a      	str	r2, [r3, #8]
}
 80047b0:	bf00      	nop
 80047b2:	371c      	adds	r7, #28
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d101      	bne.n	80047d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047d0:	2302      	movs	r3, #2
 80047d2:	e050      	b.n	8004876 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	4313      	orrs	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a1c      	ldr	r2, [pc, #112]	; (8004884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d018      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004820:	d013      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a18      	ldr	r2, [pc, #96]	; (8004888 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00e      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a16      	ldr	r2, [pc, #88]	; (800488c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d009      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a15      	ldr	r2, [pc, #84]	; (8004890 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d004      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a13      	ldr	r2, [pc, #76]	; (8004894 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d10c      	bne.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	4313      	orrs	r3, r2
 800485a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40010000 	.word	0x40010000
 8004888:	40000400 	.word	0x40000400
 800488c:	40000800 	.word	0x40000800
 8004890:	40000c00 	.word	0x40000c00
 8004894:	40014000 	.word	0x40014000

08004898 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e042      	b.n	8004958 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7fd f916 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2224      	movs	r2, #36	; 0x24
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 fd69 	bl	80053dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695a      	ldr	r2, [r3, #20]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68da      	ldr	r2, [r3, #12]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2220      	movs	r2, #32
 800494c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b08a      	sub	sp, #40	; 0x28
 8004964:	af02      	add	r7, sp, #8
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	4613      	mov	r3, r2
 800496e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800497a:	b2db      	uxtb	r3, r3
 800497c:	2b20      	cmp	r3, #32
 800497e:	d175      	bne.n	8004a6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <HAL_UART_Transmit+0x2c>
 8004986:	88fb      	ldrh	r3, [r7, #6]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e06e      	b.n	8004a6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2221      	movs	r2, #33	; 0x21
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800499e:	f7fd fac5 	bl	8001f2c <HAL_GetTick>
 80049a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	88fa      	ldrh	r2, [r7, #6]
 80049a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	88fa      	ldrh	r2, [r7, #6]
 80049ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b8:	d108      	bne.n	80049cc <HAL_UART_Transmit+0x6c>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d104      	bne.n	80049cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	61bb      	str	r3, [r7, #24]
 80049ca:	e003      	b.n	80049d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049d0:	2300      	movs	r3, #0
 80049d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049d4:	e02e      	b.n	8004a34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	9300      	str	r3, [sp, #0]
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2200      	movs	r2, #0
 80049de:	2180      	movs	r1, #128	; 0x80
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 fb05 	bl	8004ff0 <UART_WaitOnFlagUntilTimeout>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e03a      	b.n	8004a6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10b      	bne.n	8004a16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	881b      	ldrh	r3, [r3, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	3302      	adds	r3, #2
 8004a12:	61bb      	str	r3, [r7, #24]
 8004a14:	e007      	b.n	8004a26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	781a      	ldrb	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	3301      	adds	r3, #1
 8004a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1cb      	bne.n	80049d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2200      	movs	r2, #0
 8004a46:	2140      	movs	r1, #64	; 0x40
 8004a48:	68f8      	ldr	r0, [r7, #12]
 8004a4a:	f000 fad1 	bl	8004ff0 <UART_WaitOnFlagUntilTimeout>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d005      	beq.n	8004a60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2220      	movs	r2, #32
 8004a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e006      	b.n	8004a6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2220      	movs	r2, #32
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	e000      	b.n	8004a6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004a6c:	2302      	movs	r3, #2
  }
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b0ba      	sub	sp, #232	; 0xe8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aae:	f003 030f 	and.w	r3, r3, #15
 8004ab2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10f      	bne.n	8004ade <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ac2:	f003 0320 	and.w	r3, r3, #32
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d009      	beq.n	8004ade <HAL_UART_IRQHandler+0x66>
 8004aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fbc2 	bl	8005260 <UART_Receive_IT>
      return;
 8004adc:	e25b      	b.n	8004f96 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ade:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 80de 	beq.w	8004ca4 <HAL_UART_IRQHandler+0x22c>
 8004ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d106      	bne.n	8004b02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80d1 	beq.w	8004ca4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00b      	beq.n	8004b26 <HAL_UART_IRQHandler+0xae>
 8004b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b1e:	f043 0201 	orr.w	r2, r3, #1
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b2a:	f003 0304 	and.w	r3, r3, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00b      	beq.n	8004b4a <HAL_UART_IRQHandler+0xd2>
 8004b32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d005      	beq.n	8004b4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b42:	f043 0202 	orr.w	r2, r3, #2
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00b      	beq.n	8004b6e <HAL_UART_IRQHandler+0xf6>
 8004b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d005      	beq.n	8004b6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b66:	f043 0204 	orr.w	r2, r3, #4
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b72:	f003 0308 	and.w	r3, r3, #8
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d011      	beq.n	8004b9e <HAL_UART_IRQHandler+0x126>
 8004b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b7e:	f003 0320 	and.w	r3, r3, #32
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d105      	bne.n	8004b92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d005      	beq.n	8004b9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b96:	f043 0208 	orr.w	r2, r3, #8
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 81f2 	beq.w	8004f8c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bac:	f003 0320 	and.w	r3, r3, #32
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d008      	beq.n	8004bc6 <HAL_UART_IRQHandler+0x14e>
 8004bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bb8:	f003 0320 	and.w	r3, r3, #32
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d002      	beq.n	8004bc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 fb4d 	bl	8005260 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd0:	2b40      	cmp	r3, #64	; 0x40
 8004bd2:	bf0c      	ite	eq
 8004bd4:	2301      	moveq	r3, #1
 8004bd6:	2300      	movne	r3, #0
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be2:	f003 0308 	and.w	r3, r3, #8
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d103      	bne.n	8004bf2 <HAL_UART_IRQHandler+0x17a>
 8004bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d04f      	beq.n	8004c92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 fa55 	bl	80050a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c02:	2b40      	cmp	r3, #64	; 0x40
 8004c04:	d141      	bne.n	8004c8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	3314      	adds	r3, #20
 8004c0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004c14:	e853 3f00 	ldrex	r3, [r3]
 8004c18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004c1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	3314      	adds	r3, #20
 8004c2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004c32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004c36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004c3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004c42:	e841 2300 	strex	r3, r2, [r1]
 8004c46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004c4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1d9      	bne.n	8004c06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d013      	beq.n	8004c82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c5e:	4a7e      	ldr	r2, [pc, #504]	; (8004e58 <HAL_UART_IRQHandler+0x3e0>)
 8004c60:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fe f924 	bl	8002eb4 <HAL_DMA_Abort_IT>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d016      	beq.n	8004ca0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c80:	e00e      	b.n	8004ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f99e 	bl	8004fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c88:	e00a      	b.n	8004ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f99a 	bl	8004fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c90:	e006      	b.n	8004ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f996 	bl	8004fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004c9e:	e175      	b.n	8004f8c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca0:	bf00      	nop
    return;
 8004ca2:	e173      	b.n	8004f8c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	f040 814f 	bne.w	8004f4c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cb2:	f003 0310 	and.w	r3, r3, #16
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 8148 	beq.w	8004f4c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cc0:	f003 0310 	and.w	r3, r3, #16
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 8141 	beq.w	8004f4c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60bb      	str	r3, [r7, #8]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	60bb      	str	r3, [r7, #8]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	60bb      	str	r3, [r7, #8]
 8004cde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cea:	2b40      	cmp	r3, #64	; 0x40
 8004cec:	f040 80b6 	bne.w	8004e5c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004cfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f000 8145 	beq.w	8004f90 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	f080 813e 	bcs.w	8004f90 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004d1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d26:	f000 8088 	beq.w	8004e3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	330c      	adds	r3, #12
 8004d30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d38:	e853 3f00 	ldrex	r3, [r3]
 8004d3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004d40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004d56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004d5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004d62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004d66:	e841 2300 	strex	r3, r2, [r1]
 8004d6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004d6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1d9      	bne.n	8004d2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	3314      	adds	r3, #20
 8004d7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d80:	e853 3f00 	ldrex	r3, [r3]
 8004d84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004d86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d88:	f023 0301 	bic.w	r3, r3, #1
 8004d8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	3314      	adds	r3, #20
 8004d96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004d9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004d9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004da2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004da6:	e841 2300 	strex	r3, r2, [r1]
 8004daa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004dac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1e1      	bne.n	8004d76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	3314      	adds	r3, #20
 8004db8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dbc:	e853 3f00 	ldrex	r3, [r3]
 8004dc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004dc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3314      	adds	r3, #20
 8004dd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004dd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004dd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ddc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004dde:	e841 2300 	strex	r3, r2, [r1]
 8004de2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004de4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1e3      	bne.n	8004db2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2220      	movs	r2, #32
 8004dee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	330c      	adds	r3, #12
 8004dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004e08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e0a:	f023 0310 	bic.w	r3, r3, #16
 8004e0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	330c      	adds	r3, #12
 8004e18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004e1c:	65ba      	str	r2, [r7, #88]	; 0x58
 8004e1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e24:	e841 2300 	strex	r3, r2, [r1]
 8004e28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e3      	bne.n	8004df8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7fd ffcd 	bl	8002dd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	4619      	mov	r1, r3
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f8c1 	bl	8004fd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e56:	e09b      	b.n	8004f90 <HAL_UART_IRQHandler+0x518>
 8004e58:	08005169 	.word	0x08005169
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 808e 	beq.w	8004f94 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004e78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8089 	beq.w	8004f94 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	330c      	adds	r3, #12
 8004e88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e8c:	e853 3f00 	ldrex	r3, [r3]
 8004e90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	330c      	adds	r3, #12
 8004ea2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004ea6:	647a      	str	r2, [r7, #68]	; 0x44
 8004ea8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004eac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e3      	bne.n	8004e82 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	3314      	adds	r3, #20
 8004ec0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	e853 3f00 	ldrex	r3, [r3]
 8004ec8:	623b      	str	r3, [r7, #32]
   return(result);
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	f023 0301 	bic.w	r3, r3, #1
 8004ed0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3314      	adds	r3, #20
 8004eda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004ede:	633a      	str	r2, [r7, #48]	; 0x30
 8004ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ee4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ee6:	e841 2300 	strex	r3, r2, [r1]
 8004eea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1e3      	bne.n	8004eba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	330c      	adds	r3, #12
 8004f06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	e853 3f00 	ldrex	r3, [r3]
 8004f0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f023 0310 	bic.w	r3, r3, #16
 8004f16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	330c      	adds	r3, #12
 8004f20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004f24:	61fa      	str	r2, [r7, #28]
 8004f26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f28:	69b9      	ldr	r1, [r7, #24]
 8004f2a:	69fa      	ldr	r2, [r7, #28]
 8004f2c:	e841 2300 	strex	r3, r2, [r1]
 8004f30:	617b      	str	r3, [r7, #20]
   return(result);
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1e3      	bne.n	8004f00 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f42:	4619      	mov	r1, r3
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f847 	bl	8004fd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f4a:	e023      	b.n	8004f94 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d009      	beq.n	8004f6c <HAL_UART_IRQHandler+0x4f4>
 8004f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f913 	bl	8005190 <UART_Transmit_IT>
    return;
 8004f6a:	e014      	b.n	8004f96 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d00e      	beq.n	8004f96 <HAL_UART_IRQHandler+0x51e>
 8004f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d008      	beq.n	8004f96 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 f953 	bl	8005230 <UART_EndTransmit_IT>
    return;
 8004f8a:	e004      	b.n	8004f96 <HAL_UART_IRQHandler+0x51e>
    return;
 8004f8c:	bf00      	nop
 8004f8e:	e002      	b.n	8004f96 <HAL_UART_IRQHandler+0x51e>
      return;
 8004f90:	bf00      	nop
 8004f92:	e000      	b.n	8004f96 <HAL_UART_IRQHandler+0x51e>
      return;
 8004f94:	bf00      	nop
  }
}
 8004f96:	37e8      	adds	r7, #232	; 0xe8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fe4:	bf00      	nop
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	603b      	str	r3, [r7, #0]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005000:	e03b      	b.n	800507a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005002:	6a3b      	ldr	r3, [r7, #32]
 8005004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005008:	d037      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800500a:	f7fc ff8f 	bl	8001f2c <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	6a3a      	ldr	r2, [r7, #32]
 8005016:	429a      	cmp	r2, r3
 8005018:	d302      	bcc.n	8005020 <UART_WaitOnFlagUntilTimeout+0x30>
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e03a      	b.n	800509a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f003 0304 	and.w	r3, r3, #4
 800502e:	2b00      	cmp	r3, #0
 8005030:	d023      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2b80      	cmp	r3, #128	; 0x80
 8005036:	d020      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	2b40      	cmp	r3, #64	; 0x40
 800503c:	d01d      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0308 	and.w	r3, r3, #8
 8005048:	2b08      	cmp	r3, #8
 800504a:	d116      	bne.n	800507a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800504c:	2300      	movs	r3, #0
 800504e:	617b      	str	r3, [r7, #20]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 f81d 	bl	80050a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2208      	movs	r2, #8
 800506c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e00f      	b.n	800509a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	4013      	ands	r3, r2
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	429a      	cmp	r2, r3
 8005088:	bf0c      	ite	eq
 800508a:	2301      	moveq	r3, #1
 800508c:	2300      	movne	r3, #0
 800508e:	b2db      	uxtb	r3, r3
 8005090:	461a      	mov	r2, r3
 8005092:	79fb      	ldrb	r3, [r7, #7]
 8005094:	429a      	cmp	r2, r3
 8005096:	d0b4      	beq.n	8005002 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b095      	sub	sp, #84	; 0x54
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	330c      	adds	r3, #12
 80050b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050b4:	e853 3f00 	ldrex	r3, [r3]
 80050b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80050ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	330c      	adds	r3, #12
 80050c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050ca:	643a      	str	r2, [r7, #64]	; 0x40
 80050cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80050d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80050d2:	e841 2300 	strex	r3, r2, [r1]
 80050d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1e5      	bne.n	80050aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3314      	adds	r3, #20
 80050e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	e853 3f00 	ldrex	r3, [r3]
 80050ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	f023 0301 	bic.w	r3, r3, #1
 80050f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	3314      	adds	r3, #20
 80050fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005100:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005102:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800510c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e5      	bne.n	80050de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005116:	2b01      	cmp	r3, #1
 8005118:	d119      	bne.n	800514e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	330c      	adds	r3, #12
 8005120:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	e853 3f00 	ldrex	r3, [r3]
 8005128:	60bb      	str	r3, [r7, #8]
   return(result);
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f023 0310 	bic.w	r3, r3, #16
 8005130:	647b      	str	r3, [r7, #68]	; 0x44
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	330c      	adds	r3, #12
 8005138:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800513a:	61ba      	str	r2, [r7, #24]
 800513c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513e:	6979      	ldr	r1, [r7, #20]
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	e841 2300 	strex	r3, r2, [r1]
 8005146:	613b      	str	r3, [r7, #16]
   return(result);
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1e5      	bne.n	800511a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2220      	movs	r2, #32
 8005152:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800515c:	bf00      	nop
 800515e:	3754      	adds	r7, #84	; 0x54
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005174:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f7ff ff1e 	bl	8004fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005188:	bf00      	nop
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b21      	cmp	r3, #33	; 0x21
 80051a2:	d13e      	bne.n	8005222 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ac:	d114      	bne.n	80051d8 <UART_Transmit_IT+0x48>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d110      	bne.n	80051d8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	881b      	ldrh	r3, [r3, #0]
 80051c0:	461a      	mov	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	1c9a      	adds	r2, r3, #2
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	621a      	str	r2, [r3, #32]
 80051d6:	e008      	b.n	80051ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	1c59      	adds	r1, r3, #1
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	6211      	str	r1, [r2, #32]
 80051e2:	781a      	ldrb	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	4619      	mov	r1, r3
 80051f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10f      	bne.n	800521e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800520c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68da      	ldr	r2, [r3, #12]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800521c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800521e:	2300      	movs	r3, #0
 8005220:	e000      	b.n	8005224 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005222:	2302      	movs	r3, #2
  }
}
 8005224:	4618      	mov	r0, r3
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005246:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7ff fea3 	bl	8004f9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b08c      	sub	sp, #48	; 0x30
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b22      	cmp	r3, #34	; 0x22
 8005272:	f040 80ae 	bne.w	80053d2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800527e:	d117      	bne.n	80052b0 <UART_Receive_IT+0x50>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d113      	bne.n	80052b0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005288:	2300      	movs	r3, #0
 800528a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005290:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	b29b      	uxth	r3, r3
 800529a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800529e:	b29a      	uxth	r2, r3
 80052a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a8:	1c9a      	adds	r2, r3, #2
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	629a      	str	r2, [r3, #40]	; 0x28
 80052ae:	e026      	b.n	80052fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80052b6:	2300      	movs	r3, #0
 80052b8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052c2:	d007      	beq.n	80052d4 <UART_Receive_IT+0x74>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10a      	bne.n	80052e2 <UART_Receive_IT+0x82>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d106      	bne.n	80052e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052de:	701a      	strb	r2, [r3, #0]
 80052e0:	e008      	b.n	80052f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29b      	uxth	r3, r3
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	4619      	mov	r1, r3
 800530c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800530e:	2b00      	cmp	r3, #0
 8005310:	d15d      	bne.n	80053ce <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0220 	bic.w	r2, r2, #32
 8005320:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0201 	bic.w	r2, r2, #1
 8005340:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005354:	2b01      	cmp	r3, #1
 8005356:	d135      	bne.n	80053c4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	330c      	adds	r3, #12
 8005364:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	613b      	str	r3, [r7, #16]
   return(result);
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f023 0310 	bic.w	r3, r3, #16
 8005374:	627b      	str	r3, [r7, #36]	; 0x24
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	330c      	adds	r3, #12
 800537c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800537e:	623a      	str	r2, [r7, #32]
 8005380:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005382:	69f9      	ldr	r1, [r7, #28]
 8005384:	6a3a      	ldr	r2, [r7, #32]
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	61bb      	str	r3, [r7, #24]
   return(result);
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1e5      	bne.n	800535e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0310 	and.w	r3, r3, #16
 800539c:	2b10      	cmp	r3, #16
 800539e:	d10a      	bne.n	80053b6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053a0:	2300      	movs	r3, #0
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053ba:	4619      	mov	r1, r3
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f7ff fe0b 	bl	8004fd8 <HAL_UARTEx_RxEventCallback>
 80053c2:	e002      	b.n	80053ca <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f7ff fdf3 	bl	8004fb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053ca:	2300      	movs	r3, #0
 80053cc:	e002      	b.n	80053d4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80053ce:	2300      	movs	r3, #0
 80053d0:	e000      	b.n	80053d4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80053d2:	2302      	movs	r3, #2
  }
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3730      	adds	r7, #48	; 0x30
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e0:	b0c0      	sub	sp, #256	; 0x100
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80053f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f8:	68d9      	ldr	r1, [r3, #12]
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	ea40 0301 	orr.w	r3, r0, r1
 8005404:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	431a      	orrs	r2, r3
 8005414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	431a      	orrs	r2, r3
 800541c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005434:	f021 010c 	bic.w	r1, r1, #12
 8005438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005442:	430b      	orrs	r3, r1
 8005444:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005456:	6999      	ldr	r1, [r3, #24]
 8005458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	ea40 0301 	orr.w	r3, r0, r1
 8005462:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	4b8f      	ldr	r3, [pc, #572]	; (80056a8 <UART_SetConfig+0x2cc>)
 800546c:	429a      	cmp	r2, r3
 800546e:	d005      	beq.n	800547c <UART_SetConfig+0xa0>
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	4b8d      	ldr	r3, [pc, #564]	; (80056ac <UART_SetConfig+0x2d0>)
 8005478:	429a      	cmp	r2, r3
 800547a:	d104      	bne.n	8005486 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800547c:	f7fe fdc8 	bl	8004010 <HAL_RCC_GetPCLK2Freq>
 8005480:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005484:	e003      	b.n	800548e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005486:	f7fe fdaf 	bl	8003fe8 <HAL_RCC_GetPCLK1Freq>
 800548a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800548e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005492:	69db      	ldr	r3, [r3, #28]
 8005494:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005498:	f040 810c 	bne.w	80056b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800549c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054a0:	2200      	movs	r2, #0
 80054a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80054a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80054aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80054ae:	4622      	mov	r2, r4
 80054b0:	462b      	mov	r3, r5
 80054b2:	1891      	adds	r1, r2, r2
 80054b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80054b6:	415b      	adcs	r3, r3
 80054b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054be:	4621      	mov	r1, r4
 80054c0:	eb12 0801 	adds.w	r8, r2, r1
 80054c4:	4629      	mov	r1, r5
 80054c6:	eb43 0901 	adc.w	r9, r3, r1
 80054ca:	f04f 0200 	mov.w	r2, #0
 80054ce:	f04f 0300 	mov.w	r3, #0
 80054d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054de:	4690      	mov	r8, r2
 80054e0:	4699      	mov	r9, r3
 80054e2:	4623      	mov	r3, r4
 80054e4:	eb18 0303 	adds.w	r3, r8, r3
 80054e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80054ec:	462b      	mov	r3, r5
 80054ee:	eb49 0303 	adc.w	r3, r9, r3
 80054f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80054f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005502:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005506:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800550a:	460b      	mov	r3, r1
 800550c:	18db      	adds	r3, r3, r3
 800550e:	653b      	str	r3, [r7, #80]	; 0x50
 8005510:	4613      	mov	r3, r2
 8005512:	eb42 0303 	adc.w	r3, r2, r3
 8005516:	657b      	str	r3, [r7, #84]	; 0x54
 8005518:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800551c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005520:	f7fb fb9a 	bl	8000c58 <__aeabi_uldivmod>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4b61      	ldr	r3, [pc, #388]	; (80056b0 <UART_SetConfig+0x2d4>)
 800552a:	fba3 2302 	umull	r2, r3, r3, r2
 800552e:	095b      	lsrs	r3, r3, #5
 8005530:	011c      	lsls	r4, r3, #4
 8005532:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005536:	2200      	movs	r2, #0
 8005538:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800553c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005540:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005544:	4642      	mov	r2, r8
 8005546:	464b      	mov	r3, r9
 8005548:	1891      	adds	r1, r2, r2
 800554a:	64b9      	str	r1, [r7, #72]	; 0x48
 800554c:	415b      	adcs	r3, r3
 800554e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005550:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005554:	4641      	mov	r1, r8
 8005556:	eb12 0a01 	adds.w	sl, r2, r1
 800555a:	4649      	mov	r1, r9
 800555c:	eb43 0b01 	adc.w	fp, r3, r1
 8005560:	f04f 0200 	mov.w	r2, #0
 8005564:	f04f 0300 	mov.w	r3, #0
 8005568:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800556c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005570:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005574:	4692      	mov	sl, r2
 8005576:	469b      	mov	fp, r3
 8005578:	4643      	mov	r3, r8
 800557a:	eb1a 0303 	adds.w	r3, sl, r3
 800557e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005582:	464b      	mov	r3, r9
 8005584:	eb4b 0303 	adc.w	r3, fp, r3
 8005588:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800558c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005598:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800559c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80055a0:	460b      	mov	r3, r1
 80055a2:	18db      	adds	r3, r3, r3
 80055a4:	643b      	str	r3, [r7, #64]	; 0x40
 80055a6:	4613      	mov	r3, r2
 80055a8:	eb42 0303 	adc.w	r3, r2, r3
 80055ac:	647b      	str	r3, [r7, #68]	; 0x44
 80055ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80055b6:	f7fb fb4f 	bl	8000c58 <__aeabi_uldivmod>
 80055ba:	4602      	mov	r2, r0
 80055bc:	460b      	mov	r3, r1
 80055be:	4611      	mov	r1, r2
 80055c0:	4b3b      	ldr	r3, [pc, #236]	; (80056b0 <UART_SetConfig+0x2d4>)
 80055c2:	fba3 2301 	umull	r2, r3, r3, r1
 80055c6:	095b      	lsrs	r3, r3, #5
 80055c8:	2264      	movs	r2, #100	; 0x64
 80055ca:	fb02 f303 	mul.w	r3, r2, r3
 80055ce:	1acb      	subs	r3, r1, r3
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80055d6:	4b36      	ldr	r3, [pc, #216]	; (80056b0 <UART_SetConfig+0x2d4>)
 80055d8:	fba3 2302 	umull	r2, r3, r3, r2
 80055dc:	095b      	lsrs	r3, r3, #5
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80055e4:	441c      	add	r4, r3
 80055e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055ea:	2200      	movs	r2, #0
 80055ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055f0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80055f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80055f8:	4642      	mov	r2, r8
 80055fa:	464b      	mov	r3, r9
 80055fc:	1891      	adds	r1, r2, r2
 80055fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8005600:	415b      	adcs	r3, r3
 8005602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005604:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005608:	4641      	mov	r1, r8
 800560a:	1851      	adds	r1, r2, r1
 800560c:	6339      	str	r1, [r7, #48]	; 0x30
 800560e:	4649      	mov	r1, r9
 8005610:	414b      	adcs	r3, r1
 8005612:	637b      	str	r3, [r7, #52]	; 0x34
 8005614:	f04f 0200 	mov.w	r2, #0
 8005618:	f04f 0300 	mov.w	r3, #0
 800561c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005620:	4659      	mov	r1, fp
 8005622:	00cb      	lsls	r3, r1, #3
 8005624:	4651      	mov	r1, sl
 8005626:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800562a:	4651      	mov	r1, sl
 800562c:	00ca      	lsls	r2, r1, #3
 800562e:	4610      	mov	r0, r2
 8005630:	4619      	mov	r1, r3
 8005632:	4603      	mov	r3, r0
 8005634:	4642      	mov	r2, r8
 8005636:	189b      	adds	r3, r3, r2
 8005638:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800563c:	464b      	mov	r3, r9
 800563e:	460a      	mov	r2, r1
 8005640:	eb42 0303 	adc.w	r3, r2, r3
 8005644:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005654:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005658:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800565c:	460b      	mov	r3, r1
 800565e:	18db      	adds	r3, r3, r3
 8005660:	62bb      	str	r3, [r7, #40]	; 0x28
 8005662:	4613      	mov	r3, r2
 8005664:	eb42 0303 	adc.w	r3, r2, r3
 8005668:	62fb      	str	r3, [r7, #44]	; 0x2c
 800566a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800566e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005672:	f7fb faf1 	bl	8000c58 <__aeabi_uldivmod>
 8005676:	4602      	mov	r2, r0
 8005678:	460b      	mov	r3, r1
 800567a:	4b0d      	ldr	r3, [pc, #52]	; (80056b0 <UART_SetConfig+0x2d4>)
 800567c:	fba3 1302 	umull	r1, r3, r3, r2
 8005680:	095b      	lsrs	r3, r3, #5
 8005682:	2164      	movs	r1, #100	; 0x64
 8005684:	fb01 f303 	mul.w	r3, r1, r3
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	00db      	lsls	r3, r3, #3
 800568c:	3332      	adds	r3, #50	; 0x32
 800568e:	4a08      	ldr	r2, [pc, #32]	; (80056b0 <UART_SetConfig+0x2d4>)
 8005690:	fba2 2303 	umull	r2, r3, r2, r3
 8005694:	095b      	lsrs	r3, r3, #5
 8005696:	f003 0207 	and.w	r2, r3, #7
 800569a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4422      	add	r2, r4
 80056a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056a4:	e106      	b.n	80058b4 <UART_SetConfig+0x4d8>
 80056a6:	bf00      	nop
 80056a8:	40011000 	.word	0x40011000
 80056ac:	40011400 	.word	0x40011400
 80056b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056b8:	2200      	movs	r2, #0
 80056ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056be:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80056c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80056c6:	4642      	mov	r2, r8
 80056c8:	464b      	mov	r3, r9
 80056ca:	1891      	adds	r1, r2, r2
 80056cc:	6239      	str	r1, [r7, #32]
 80056ce:	415b      	adcs	r3, r3
 80056d0:	627b      	str	r3, [r7, #36]	; 0x24
 80056d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056d6:	4641      	mov	r1, r8
 80056d8:	1854      	adds	r4, r2, r1
 80056da:	4649      	mov	r1, r9
 80056dc:	eb43 0501 	adc.w	r5, r3, r1
 80056e0:	f04f 0200 	mov.w	r2, #0
 80056e4:	f04f 0300 	mov.w	r3, #0
 80056e8:	00eb      	lsls	r3, r5, #3
 80056ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056ee:	00e2      	lsls	r2, r4, #3
 80056f0:	4614      	mov	r4, r2
 80056f2:	461d      	mov	r5, r3
 80056f4:	4643      	mov	r3, r8
 80056f6:	18e3      	adds	r3, r4, r3
 80056f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80056fc:	464b      	mov	r3, r9
 80056fe:	eb45 0303 	adc.w	r3, r5, r3
 8005702:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005712:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005722:	4629      	mov	r1, r5
 8005724:	008b      	lsls	r3, r1, #2
 8005726:	4621      	mov	r1, r4
 8005728:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800572c:	4621      	mov	r1, r4
 800572e:	008a      	lsls	r2, r1, #2
 8005730:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005734:	f7fb fa90 	bl	8000c58 <__aeabi_uldivmod>
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	4b60      	ldr	r3, [pc, #384]	; (80058c0 <UART_SetConfig+0x4e4>)
 800573e:	fba3 2302 	umull	r2, r3, r3, r2
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	011c      	lsls	r4, r3, #4
 8005746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800574a:	2200      	movs	r2, #0
 800574c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005750:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005754:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005758:	4642      	mov	r2, r8
 800575a:	464b      	mov	r3, r9
 800575c:	1891      	adds	r1, r2, r2
 800575e:	61b9      	str	r1, [r7, #24]
 8005760:	415b      	adcs	r3, r3
 8005762:	61fb      	str	r3, [r7, #28]
 8005764:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005768:	4641      	mov	r1, r8
 800576a:	1851      	adds	r1, r2, r1
 800576c:	6139      	str	r1, [r7, #16]
 800576e:	4649      	mov	r1, r9
 8005770:	414b      	adcs	r3, r1
 8005772:	617b      	str	r3, [r7, #20]
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005780:	4659      	mov	r1, fp
 8005782:	00cb      	lsls	r3, r1, #3
 8005784:	4651      	mov	r1, sl
 8005786:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800578a:	4651      	mov	r1, sl
 800578c:	00ca      	lsls	r2, r1, #3
 800578e:	4610      	mov	r0, r2
 8005790:	4619      	mov	r1, r3
 8005792:	4603      	mov	r3, r0
 8005794:	4642      	mov	r2, r8
 8005796:	189b      	adds	r3, r3, r2
 8005798:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800579c:	464b      	mov	r3, r9
 800579e:	460a      	mov	r2, r1
 80057a0:	eb42 0303 	adc.w	r3, r2, r3
 80057a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80057a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80057b2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	f04f 0300 	mov.w	r3, #0
 80057bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80057c0:	4649      	mov	r1, r9
 80057c2:	008b      	lsls	r3, r1, #2
 80057c4:	4641      	mov	r1, r8
 80057c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057ca:	4641      	mov	r1, r8
 80057cc:	008a      	lsls	r2, r1, #2
 80057ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80057d2:	f7fb fa41 	bl	8000c58 <__aeabi_uldivmod>
 80057d6:	4602      	mov	r2, r0
 80057d8:	460b      	mov	r3, r1
 80057da:	4611      	mov	r1, r2
 80057dc:	4b38      	ldr	r3, [pc, #224]	; (80058c0 <UART_SetConfig+0x4e4>)
 80057de:	fba3 2301 	umull	r2, r3, r3, r1
 80057e2:	095b      	lsrs	r3, r3, #5
 80057e4:	2264      	movs	r2, #100	; 0x64
 80057e6:	fb02 f303 	mul.w	r3, r2, r3
 80057ea:	1acb      	subs	r3, r1, r3
 80057ec:	011b      	lsls	r3, r3, #4
 80057ee:	3332      	adds	r3, #50	; 0x32
 80057f0:	4a33      	ldr	r2, [pc, #204]	; (80058c0 <UART_SetConfig+0x4e4>)
 80057f2:	fba2 2303 	umull	r2, r3, r2, r3
 80057f6:	095b      	lsrs	r3, r3, #5
 80057f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057fc:	441c      	add	r4, r3
 80057fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005802:	2200      	movs	r2, #0
 8005804:	673b      	str	r3, [r7, #112]	; 0x70
 8005806:	677a      	str	r2, [r7, #116]	; 0x74
 8005808:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800580c:	4642      	mov	r2, r8
 800580e:	464b      	mov	r3, r9
 8005810:	1891      	adds	r1, r2, r2
 8005812:	60b9      	str	r1, [r7, #8]
 8005814:	415b      	adcs	r3, r3
 8005816:	60fb      	str	r3, [r7, #12]
 8005818:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800581c:	4641      	mov	r1, r8
 800581e:	1851      	adds	r1, r2, r1
 8005820:	6039      	str	r1, [r7, #0]
 8005822:	4649      	mov	r1, r9
 8005824:	414b      	adcs	r3, r1
 8005826:	607b      	str	r3, [r7, #4]
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	f04f 0300 	mov.w	r3, #0
 8005830:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005834:	4659      	mov	r1, fp
 8005836:	00cb      	lsls	r3, r1, #3
 8005838:	4651      	mov	r1, sl
 800583a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800583e:	4651      	mov	r1, sl
 8005840:	00ca      	lsls	r2, r1, #3
 8005842:	4610      	mov	r0, r2
 8005844:	4619      	mov	r1, r3
 8005846:	4603      	mov	r3, r0
 8005848:	4642      	mov	r2, r8
 800584a:	189b      	adds	r3, r3, r2
 800584c:	66bb      	str	r3, [r7, #104]	; 0x68
 800584e:	464b      	mov	r3, r9
 8005850:	460a      	mov	r2, r1
 8005852:	eb42 0303 	adc.w	r3, r2, r3
 8005856:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	663b      	str	r3, [r7, #96]	; 0x60
 8005862:	667a      	str	r2, [r7, #100]	; 0x64
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005870:	4649      	mov	r1, r9
 8005872:	008b      	lsls	r3, r1, #2
 8005874:	4641      	mov	r1, r8
 8005876:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800587a:	4641      	mov	r1, r8
 800587c:	008a      	lsls	r2, r1, #2
 800587e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005882:	f7fb f9e9 	bl	8000c58 <__aeabi_uldivmod>
 8005886:	4602      	mov	r2, r0
 8005888:	460b      	mov	r3, r1
 800588a:	4b0d      	ldr	r3, [pc, #52]	; (80058c0 <UART_SetConfig+0x4e4>)
 800588c:	fba3 1302 	umull	r1, r3, r3, r2
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	2164      	movs	r1, #100	; 0x64
 8005894:	fb01 f303 	mul.w	r3, r1, r3
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	3332      	adds	r3, #50	; 0x32
 800589e:	4a08      	ldr	r2, [pc, #32]	; (80058c0 <UART_SetConfig+0x4e4>)
 80058a0:	fba2 2303 	umull	r2, r3, r2, r3
 80058a4:	095b      	lsrs	r3, r3, #5
 80058a6:	f003 020f 	and.w	r2, r3, #15
 80058aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4422      	add	r2, r4
 80058b2:	609a      	str	r2, [r3, #8]
}
 80058b4:	bf00      	nop
 80058b6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80058ba:	46bd      	mov	sp, r7
 80058bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058c0:	51eb851f 	.word	0x51eb851f

080058c4 <__cvt>:
 80058c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058c8:	ec55 4b10 	vmov	r4, r5, d0
 80058cc:	2d00      	cmp	r5, #0
 80058ce:	460e      	mov	r6, r1
 80058d0:	4619      	mov	r1, r3
 80058d2:	462b      	mov	r3, r5
 80058d4:	bfbb      	ittet	lt
 80058d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80058da:	461d      	movlt	r5, r3
 80058dc:	2300      	movge	r3, #0
 80058de:	232d      	movlt	r3, #45	; 0x2d
 80058e0:	700b      	strb	r3, [r1, #0]
 80058e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80058e8:	4691      	mov	r9, r2
 80058ea:	f023 0820 	bic.w	r8, r3, #32
 80058ee:	bfbc      	itt	lt
 80058f0:	4622      	movlt	r2, r4
 80058f2:	4614      	movlt	r4, r2
 80058f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058f8:	d005      	beq.n	8005906 <__cvt+0x42>
 80058fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80058fe:	d100      	bne.n	8005902 <__cvt+0x3e>
 8005900:	3601      	adds	r6, #1
 8005902:	2102      	movs	r1, #2
 8005904:	e000      	b.n	8005908 <__cvt+0x44>
 8005906:	2103      	movs	r1, #3
 8005908:	ab03      	add	r3, sp, #12
 800590a:	9301      	str	r3, [sp, #4]
 800590c:	ab02      	add	r3, sp, #8
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	ec45 4b10 	vmov	d0, r4, r5
 8005914:	4653      	mov	r3, sl
 8005916:	4632      	mov	r2, r6
 8005918:	f000 fe7e 	bl	8006618 <_dtoa_r>
 800591c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005920:	4607      	mov	r7, r0
 8005922:	d102      	bne.n	800592a <__cvt+0x66>
 8005924:	f019 0f01 	tst.w	r9, #1
 8005928:	d022      	beq.n	8005970 <__cvt+0xac>
 800592a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800592e:	eb07 0906 	add.w	r9, r7, r6
 8005932:	d110      	bne.n	8005956 <__cvt+0x92>
 8005934:	783b      	ldrb	r3, [r7, #0]
 8005936:	2b30      	cmp	r3, #48	; 0x30
 8005938:	d10a      	bne.n	8005950 <__cvt+0x8c>
 800593a:	2200      	movs	r2, #0
 800593c:	2300      	movs	r3, #0
 800593e:	4620      	mov	r0, r4
 8005940:	4629      	mov	r1, r5
 8005942:	f7fb f8c9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005946:	b918      	cbnz	r0, 8005950 <__cvt+0x8c>
 8005948:	f1c6 0601 	rsb	r6, r6, #1
 800594c:	f8ca 6000 	str.w	r6, [sl]
 8005950:	f8da 3000 	ldr.w	r3, [sl]
 8005954:	4499      	add	r9, r3
 8005956:	2200      	movs	r2, #0
 8005958:	2300      	movs	r3, #0
 800595a:	4620      	mov	r0, r4
 800595c:	4629      	mov	r1, r5
 800595e:	f7fb f8bb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005962:	b108      	cbz	r0, 8005968 <__cvt+0xa4>
 8005964:	f8cd 900c 	str.w	r9, [sp, #12]
 8005968:	2230      	movs	r2, #48	; 0x30
 800596a:	9b03      	ldr	r3, [sp, #12]
 800596c:	454b      	cmp	r3, r9
 800596e:	d307      	bcc.n	8005980 <__cvt+0xbc>
 8005970:	9b03      	ldr	r3, [sp, #12]
 8005972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005974:	1bdb      	subs	r3, r3, r7
 8005976:	4638      	mov	r0, r7
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	b004      	add	sp, #16
 800597c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005980:	1c59      	adds	r1, r3, #1
 8005982:	9103      	str	r1, [sp, #12]
 8005984:	701a      	strb	r2, [r3, #0]
 8005986:	e7f0      	b.n	800596a <__cvt+0xa6>

08005988 <__exponent>:
 8005988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800598a:	4603      	mov	r3, r0
 800598c:	2900      	cmp	r1, #0
 800598e:	bfb8      	it	lt
 8005990:	4249      	neglt	r1, r1
 8005992:	f803 2b02 	strb.w	r2, [r3], #2
 8005996:	bfb4      	ite	lt
 8005998:	222d      	movlt	r2, #45	; 0x2d
 800599a:	222b      	movge	r2, #43	; 0x2b
 800599c:	2909      	cmp	r1, #9
 800599e:	7042      	strb	r2, [r0, #1]
 80059a0:	dd2a      	ble.n	80059f8 <__exponent+0x70>
 80059a2:	f10d 0207 	add.w	r2, sp, #7
 80059a6:	4617      	mov	r7, r2
 80059a8:	260a      	movs	r6, #10
 80059aa:	4694      	mov	ip, r2
 80059ac:	fb91 f5f6 	sdiv	r5, r1, r6
 80059b0:	fb06 1415 	mls	r4, r6, r5, r1
 80059b4:	3430      	adds	r4, #48	; 0x30
 80059b6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80059ba:	460c      	mov	r4, r1
 80059bc:	2c63      	cmp	r4, #99	; 0x63
 80059be:	f102 32ff 	add.w	r2, r2, #4294967295
 80059c2:	4629      	mov	r1, r5
 80059c4:	dcf1      	bgt.n	80059aa <__exponent+0x22>
 80059c6:	3130      	adds	r1, #48	; 0x30
 80059c8:	f1ac 0402 	sub.w	r4, ip, #2
 80059cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80059d0:	1c41      	adds	r1, r0, #1
 80059d2:	4622      	mov	r2, r4
 80059d4:	42ba      	cmp	r2, r7
 80059d6:	d30a      	bcc.n	80059ee <__exponent+0x66>
 80059d8:	f10d 0209 	add.w	r2, sp, #9
 80059dc:	eba2 020c 	sub.w	r2, r2, ip
 80059e0:	42bc      	cmp	r4, r7
 80059e2:	bf88      	it	hi
 80059e4:	2200      	movhi	r2, #0
 80059e6:	4413      	add	r3, r2
 80059e8:	1a18      	subs	r0, r3, r0
 80059ea:	b003      	add	sp, #12
 80059ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ee:	f812 5b01 	ldrb.w	r5, [r2], #1
 80059f2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80059f6:	e7ed      	b.n	80059d4 <__exponent+0x4c>
 80059f8:	2330      	movs	r3, #48	; 0x30
 80059fa:	3130      	adds	r1, #48	; 0x30
 80059fc:	7083      	strb	r3, [r0, #2]
 80059fe:	70c1      	strb	r1, [r0, #3]
 8005a00:	1d03      	adds	r3, r0, #4
 8005a02:	e7f1      	b.n	80059e8 <__exponent+0x60>

08005a04 <_printf_float>:
 8005a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a08:	ed2d 8b02 	vpush	{d8}
 8005a0c:	b08d      	sub	sp, #52	; 0x34
 8005a0e:	460c      	mov	r4, r1
 8005a10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005a14:	4616      	mov	r6, r2
 8005a16:	461f      	mov	r7, r3
 8005a18:	4605      	mov	r5, r0
 8005a1a:	f000 fcfb 	bl	8006414 <_localeconv_r>
 8005a1e:	f8d0 a000 	ldr.w	sl, [r0]
 8005a22:	4650      	mov	r0, sl
 8005a24:	f7fa fc2c 	bl	8000280 <strlen>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	930a      	str	r3, [sp, #40]	; 0x28
 8005a2c:	6823      	ldr	r3, [r4, #0]
 8005a2e:	9305      	str	r3, [sp, #20]
 8005a30:	f8d8 3000 	ldr.w	r3, [r8]
 8005a34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a38:	3307      	adds	r3, #7
 8005a3a:	f023 0307 	bic.w	r3, r3, #7
 8005a3e:	f103 0208 	add.w	r2, r3, #8
 8005a42:	f8c8 2000 	str.w	r2, [r8]
 8005a46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a4e:	9307      	str	r3, [sp, #28]
 8005a50:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a54:	ee08 0a10 	vmov	s16, r0
 8005a58:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005a5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a60:	4b9e      	ldr	r3, [pc, #632]	; (8005cdc <_printf_float+0x2d8>)
 8005a62:	f04f 32ff 	mov.w	r2, #4294967295
 8005a66:	f7fb f869 	bl	8000b3c <__aeabi_dcmpun>
 8005a6a:	bb88      	cbnz	r0, 8005ad0 <_printf_float+0xcc>
 8005a6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a70:	4b9a      	ldr	r3, [pc, #616]	; (8005cdc <_printf_float+0x2d8>)
 8005a72:	f04f 32ff 	mov.w	r2, #4294967295
 8005a76:	f7fb f843 	bl	8000b00 <__aeabi_dcmple>
 8005a7a:	bb48      	cbnz	r0, 8005ad0 <_printf_float+0xcc>
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	2300      	movs	r3, #0
 8005a80:	4640      	mov	r0, r8
 8005a82:	4649      	mov	r1, r9
 8005a84:	f7fb f832 	bl	8000aec <__aeabi_dcmplt>
 8005a88:	b110      	cbz	r0, 8005a90 <_printf_float+0x8c>
 8005a8a:	232d      	movs	r3, #45	; 0x2d
 8005a8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a90:	4a93      	ldr	r2, [pc, #588]	; (8005ce0 <_printf_float+0x2dc>)
 8005a92:	4b94      	ldr	r3, [pc, #592]	; (8005ce4 <_printf_float+0x2e0>)
 8005a94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005a98:	bf94      	ite	ls
 8005a9a:	4690      	movls	r8, r2
 8005a9c:	4698      	movhi	r8, r3
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	6123      	str	r3, [r4, #16]
 8005aa2:	9b05      	ldr	r3, [sp, #20]
 8005aa4:	f023 0304 	bic.w	r3, r3, #4
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	f04f 0900 	mov.w	r9, #0
 8005aae:	9700      	str	r7, [sp, #0]
 8005ab0:	4633      	mov	r3, r6
 8005ab2:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ab4:	4621      	mov	r1, r4
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	f000 f9da 	bl	8005e70 <_printf_common>
 8005abc:	3001      	adds	r0, #1
 8005abe:	f040 8090 	bne.w	8005be2 <_printf_float+0x1de>
 8005ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac6:	b00d      	add	sp, #52	; 0x34
 8005ac8:	ecbd 8b02 	vpop	{d8}
 8005acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad0:	4642      	mov	r2, r8
 8005ad2:	464b      	mov	r3, r9
 8005ad4:	4640      	mov	r0, r8
 8005ad6:	4649      	mov	r1, r9
 8005ad8:	f7fb f830 	bl	8000b3c <__aeabi_dcmpun>
 8005adc:	b140      	cbz	r0, 8005af0 <_printf_float+0xec>
 8005ade:	464b      	mov	r3, r9
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	bfbc      	itt	lt
 8005ae4:	232d      	movlt	r3, #45	; 0x2d
 8005ae6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005aea:	4a7f      	ldr	r2, [pc, #508]	; (8005ce8 <_printf_float+0x2e4>)
 8005aec:	4b7f      	ldr	r3, [pc, #508]	; (8005cec <_printf_float+0x2e8>)
 8005aee:	e7d1      	b.n	8005a94 <_printf_float+0x90>
 8005af0:	6863      	ldr	r3, [r4, #4]
 8005af2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005af6:	9206      	str	r2, [sp, #24]
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	d13f      	bne.n	8005b7c <_printf_float+0x178>
 8005afc:	2306      	movs	r3, #6
 8005afe:	6063      	str	r3, [r4, #4]
 8005b00:	9b05      	ldr	r3, [sp, #20]
 8005b02:	6861      	ldr	r1, [r4, #4]
 8005b04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b08:	2300      	movs	r3, #0
 8005b0a:	9303      	str	r3, [sp, #12]
 8005b0c:	ab0a      	add	r3, sp, #40	; 0x28
 8005b0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005b12:	ab09      	add	r3, sp, #36	; 0x24
 8005b14:	ec49 8b10 	vmov	d0, r8, r9
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	6022      	str	r2, [r4, #0]
 8005b1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b20:	4628      	mov	r0, r5
 8005b22:	f7ff fecf 	bl	80058c4 <__cvt>
 8005b26:	9b06      	ldr	r3, [sp, #24]
 8005b28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b2a:	2b47      	cmp	r3, #71	; 0x47
 8005b2c:	4680      	mov	r8, r0
 8005b2e:	d108      	bne.n	8005b42 <_printf_float+0x13e>
 8005b30:	1cc8      	adds	r0, r1, #3
 8005b32:	db02      	blt.n	8005b3a <_printf_float+0x136>
 8005b34:	6863      	ldr	r3, [r4, #4]
 8005b36:	4299      	cmp	r1, r3
 8005b38:	dd41      	ble.n	8005bbe <_printf_float+0x1ba>
 8005b3a:	f1ab 0302 	sub.w	r3, fp, #2
 8005b3e:	fa5f fb83 	uxtb.w	fp, r3
 8005b42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b46:	d820      	bhi.n	8005b8a <_printf_float+0x186>
 8005b48:	3901      	subs	r1, #1
 8005b4a:	465a      	mov	r2, fp
 8005b4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b50:	9109      	str	r1, [sp, #36]	; 0x24
 8005b52:	f7ff ff19 	bl	8005988 <__exponent>
 8005b56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b58:	1813      	adds	r3, r2, r0
 8005b5a:	2a01      	cmp	r2, #1
 8005b5c:	4681      	mov	r9, r0
 8005b5e:	6123      	str	r3, [r4, #16]
 8005b60:	dc02      	bgt.n	8005b68 <_printf_float+0x164>
 8005b62:	6822      	ldr	r2, [r4, #0]
 8005b64:	07d2      	lsls	r2, r2, #31
 8005b66:	d501      	bpl.n	8005b6c <_printf_float+0x168>
 8005b68:	3301      	adds	r3, #1
 8005b6a:	6123      	str	r3, [r4, #16]
 8005b6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d09c      	beq.n	8005aae <_printf_float+0xaa>
 8005b74:	232d      	movs	r3, #45	; 0x2d
 8005b76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b7a:	e798      	b.n	8005aae <_printf_float+0xaa>
 8005b7c:	9a06      	ldr	r2, [sp, #24]
 8005b7e:	2a47      	cmp	r2, #71	; 0x47
 8005b80:	d1be      	bne.n	8005b00 <_printf_float+0xfc>
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1bc      	bne.n	8005b00 <_printf_float+0xfc>
 8005b86:	2301      	movs	r3, #1
 8005b88:	e7b9      	b.n	8005afe <_printf_float+0xfa>
 8005b8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005b8e:	d118      	bne.n	8005bc2 <_printf_float+0x1be>
 8005b90:	2900      	cmp	r1, #0
 8005b92:	6863      	ldr	r3, [r4, #4]
 8005b94:	dd0b      	ble.n	8005bae <_printf_float+0x1aa>
 8005b96:	6121      	str	r1, [r4, #16]
 8005b98:	b913      	cbnz	r3, 8005ba0 <_printf_float+0x19c>
 8005b9a:	6822      	ldr	r2, [r4, #0]
 8005b9c:	07d0      	lsls	r0, r2, #31
 8005b9e:	d502      	bpl.n	8005ba6 <_printf_float+0x1a2>
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	440b      	add	r3, r1
 8005ba4:	6123      	str	r3, [r4, #16]
 8005ba6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ba8:	f04f 0900 	mov.w	r9, #0
 8005bac:	e7de      	b.n	8005b6c <_printf_float+0x168>
 8005bae:	b913      	cbnz	r3, 8005bb6 <_printf_float+0x1b2>
 8005bb0:	6822      	ldr	r2, [r4, #0]
 8005bb2:	07d2      	lsls	r2, r2, #31
 8005bb4:	d501      	bpl.n	8005bba <_printf_float+0x1b6>
 8005bb6:	3302      	adds	r3, #2
 8005bb8:	e7f4      	b.n	8005ba4 <_printf_float+0x1a0>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e7f2      	b.n	8005ba4 <_printf_float+0x1a0>
 8005bbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bc4:	4299      	cmp	r1, r3
 8005bc6:	db05      	blt.n	8005bd4 <_printf_float+0x1d0>
 8005bc8:	6823      	ldr	r3, [r4, #0]
 8005bca:	6121      	str	r1, [r4, #16]
 8005bcc:	07d8      	lsls	r0, r3, #31
 8005bce:	d5ea      	bpl.n	8005ba6 <_printf_float+0x1a2>
 8005bd0:	1c4b      	adds	r3, r1, #1
 8005bd2:	e7e7      	b.n	8005ba4 <_printf_float+0x1a0>
 8005bd4:	2900      	cmp	r1, #0
 8005bd6:	bfd4      	ite	le
 8005bd8:	f1c1 0202 	rsble	r2, r1, #2
 8005bdc:	2201      	movgt	r2, #1
 8005bde:	4413      	add	r3, r2
 8005be0:	e7e0      	b.n	8005ba4 <_printf_float+0x1a0>
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	055a      	lsls	r2, r3, #21
 8005be6:	d407      	bmi.n	8005bf8 <_printf_float+0x1f4>
 8005be8:	6923      	ldr	r3, [r4, #16]
 8005bea:	4642      	mov	r2, r8
 8005bec:	4631      	mov	r1, r6
 8005bee:	4628      	mov	r0, r5
 8005bf0:	47b8      	blx	r7
 8005bf2:	3001      	adds	r0, #1
 8005bf4:	d12c      	bne.n	8005c50 <_printf_float+0x24c>
 8005bf6:	e764      	b.n	8005ac2 <_printf_float+0xbe>
 8005bf8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005bfc:	f240 80e0 	bls.w	8005dc0 <_printf_float+0x3bc>
 8005c00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c04:	2200      	movs	r2, #0
 8005c06:	2300      	movs	r3, #0
 8005c08:	f7fa ff66 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	d034      	beq.n	8005c7a <_printf_float+0x276>
 8005c10:	4a37      	ldr	r2, [pc, #220]	; (8005cf0 <_printf_float+0x2ec>)
 8005c12:	2301      	movs	r3, #1
 8005c14:	4631      	mov	r1, r6
 8005c16:	4628      	mov	r0, r5
 8005c18:	47b8      	blx	r7
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	f43f af51 	beq.w	8005ac2 <_printf_float+0xbe>
 8005c20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c24:	429a      	cmp	r2, r3
 8005c26:	db02      	blt.n	8005c2e <_printf_float+0x22a>
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	07d8      	lsls	r0, r3, #31
 8005c2c:	d510      	bpl.n	8005c50 <_printf_float+0x24c>
 8005c2e:	ee18 3a10 	vmov	r3, s16
 8005c32:	4652      	mov	r2, sl
 8005c34:	4631      	mov	r1, r6
 8005c36:	4628      	mov	r0, r5
 8005c38:	47b8      	blx	r7
 8005c3a:	3001      	adds	r0, #1
 8005c3c:	f43f af41 	beq.w	8005ac2 <_printf_float+0xbe>
 8005c40:	f04f 0800 	mov.w	r8, #0
 8005c44:	f104 091a 	add.w	r9, r4, #26
 8005c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	4543      	cmp	r3, r8
 8005c4e:	dc09      	bgt.n	8005c64 <_printf_float+0x260>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	079b      	lsls	r3, r3, #30
 8005c54:	f100 8107 	bmi.w	8005e66 <_printf_float+0x462>
 8005c58:	68e0      	ldr	r0, [r4, #12]
 8005c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c5c:	4298      	cmp	r0, r3
 8005c5e:	bfb8      	it	lt
 8005c60:	4618      	movlt	r0, r3
 8005c62:	e730      	b.n	8005ac6 <_printf_float+0xc2>
 8005c64:	2301      	movs	r3, #1
 8005c66:	464a      	mov	r2, r9
 8005c68:	4631      	mov	r1, r6
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	47b8      	blx	r7
 8005c6e:	3001      	adds	r0, #1
 8005c70:	f43f af27 	beq.w	8005ac2 <_printf_float+0xbe>
 8005c74:	f108 0801 	add.w	r8, r8, #1
 8005c78:	e7e6      	b.n	8005c48 <_printf_float+0x244>
 8005c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	dc39      	bgt.n	8005cf4 <_printf_float+0x2f0>
 8005c80:	4a1b      	ldr	r2, [pc, #108]	; (8005cf0 <_printf_float+0x2ec>)
 8005c82:	2301      	movs	r3, #1
 8005c84:	4631      	mov	r1, r6
 8005c86:	4628      	mov	r0, r5
 8005c88:	47b8      	blx	r7
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	f43f af19 	beq.w	8005ac2 <_printf_float+0xbe>
 8005c90:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005c94:	4313      	orrs	r3, r2
 8005c96:	d102      	bne.n	8005c9e <_printf_float+0x29a>
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	07d9      	lsls	r1, r3, #31
 8005c9c:	d5d8      	bpl.n	8005c50 <_printf_float+0x24c>
 8005c9e:	ee18 3a10 	vmov	r3, s16
 8005ca2:	4652      	mov	r2, sl
 8005ca4:	4631      	mov	r1, r6
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	47b8      	blx	r7
 8005caa:	3001      	adds	r0, #1
 8005cac:	f43f af09 	beq.w	8005ac2 <_printf_float+0xbe>
 8005cb0:	f04f 0900 	mov.w	r9, #0
 8005cb4:	f104 0a1a 	add.w	sl, r4, #26
 8005cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cba:	425b      	negs	r3, r3
 8005cbc:	454b      	cmp	r3, r9
 8005cbe:	dc01      	bgt.n	8005cc4 <_printf_float+0x2c0>
 8005cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cc2:	e792      	b.n	8005bea <_printf_float+0x1e6>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	4652      	mov	r2, sl
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f aef7 	beq.w	8005ac2 <_printf_float+0xbe>
 8005cd4:	f109 0901 	add.w	r9, r9, #1
 8005cd8:	e7ee      	b.n	8005cb8 <_printf_float+0x2b4>
 8005cda:	bf00      	nop
 8005cdc:	7fefffff 	.word	0x7fefffff
 8005ce0:	08008664 	.word	0x08008664
 8005ce4:	08008668 	.word	0x08008668
 8005ce8:	0800866c 	.word	0x0800866c
 8005cec:	08008670 	.word	0x08008670
 8005cf0:	08008674 	.word	0x08008674
 8005cf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	bfa8      	it	ge
 8005cfc:	461a      	movge	r2, r3
 8005cfe:	2a00      	cmp	r2, #0
 8005d00:	4691      	mov	r9, r2
 8005d02:	dc37      	bgt.n	8005d74 <_printf_float+0x370>
 8005d04:	f04f 0b00 	mov.w	fp, #0
 8005d08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d0c:	f104 021a 	add.w	r2, r4, #26
 8005d10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d12:	9305      	str	r3, [sp, #20]
 8005d14:	eba3 0309 	sub.w	r3, r3, r9
 8005d18:	455b      	cmp	r3, fp
 8005d1a:	dc33      	bgt.n	8005d84 <_printf_float+0x380>
 8005d1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d20:	429a      	cmp	r2, r3
 8005d22:	db3b      	blt.n	8005d9c <_printf_float+0x398>
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	07da      	lsls	r2, r3, #31
 8005d28:	d438      	bmi.n	8005d9c <_printf_float+0x398>
 8005d2a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d2e:	eba2 0903 	sub.w	r9, r2, r3
 8005d32:	9b05      	ldr	r3, [sp, #20]
 8005d34:	1ad2      	subs	r2, r2, r3
 8005d36:	4591      	cmp	r9, r2
 8005d38:	bfa8      	it	ge
 8005d3a:	4691      	movge	r9, r2
 8005d3c:	f1b9 0f00 	cmp.w	r9, #0
 8005d40:	dc35      	bgt.n	8005dae <_printf_float+0x3aa>
 8005d42:	f04f 0800 	mov.w	r8, #0
 8005d46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d4a:	f104 0a1a 	add.w	sl, r4, #26
 8005d4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d52:	1a9b      	subs	r3, r3, r2
 8005d54:	eba3 0309 	sub.w	r3, r3, r9
 8005d58:	4543      	cmp	r3, r8
 8005d5a:	f77f af79 	ble.w	8005c50 <_printf_float+0x24c>
 8005d5e:	2301      	movs	r3, #1
 8005d60:	4652      	mov	r2, sl
 8005d62:	4631      	mov	r1, r6
 8005d64:	4628      	mov	r0, r5
 8005d66:	47b8      	blx	r7
 8005d68:	3001      	adds	r0, #1
 8005d6a:	f43f aeaa 	beq.w	8005ac2 <_printf_float+0xbe>
 8005d6e:	f108 0801 	add.w	r8, r8, #1
 8005d72:	e7ec      	b.n	8005d4e <_printf_float+0x34a>
 8005d74:	4613      	mov	r3, r2
 8005d76:	4631      	mov	r1, r6
 8005d78:	4642      	mov	r2, r8
 8005d7a:	4628      	mov	r0, r5
 8005d7c:	47b8      	blx	r7
 8005d7e:	3001      	adds	r0, #1
 8005d80:	d1c0      	bne.n	8005d04 <_printf_float+0x300>
 8005d82:	e69e      	b.n	8005ac2 <_printf_float+0xbe>
 8005d84:	2301      	movs	r3, #1
 8005d86:	4631      	mov	r1, r6
 8005d88:	4628      	mov	r0, r5
 8005d8a:	9205      	str	r2, [sp, #20]
 8005d8c:	47b8      	blx	r7
 8005d8e:	3001      	adds	r0, #1
 8005d90:	f43f ae97 	beq.w	8005ac2 <_printf_float+0xbe>
 8005d94:	9a05      	ldr	r2, [sp, #20]
 8005d96:	f10b 0b01 	add.w	fp, fp, #1
 8005d9a:	e7b9      	b.n	8005d10 <_printf_float+0x30c>
 8005d9c:	ee18 3a10 	vmov	r3, s16
 8005da0:	4652      	mov	r2, sl
 8005da2:	4631      	mov	r1, r6
 8005da4:	4628      	mov	r0, r5
 8005da6:	47b8      	blx	r7
 8005da8:	3001      	adds	r0, #1
 8005daa:	d1be      	bne.n	8005d2a <_printf_float+0x326>
 8005dac:	e689      	b.n	8005ac2 <_printf_float+0xbe>
 8005dae:	9a05      	ldr	r2, [sp, #20]
 8005db0:	464b      	mov	r3, r9
 8005db2:	4442      	add	r2, r8
 8005db4:	4631      	mov	r1, r6
 8005db6:	4628      	mov	r0, r5
 8005db8:	47b8      	blx	r7
 8005dba:	3001      	adds	r0, #1
 8005dbc:	d1c1      	bne.n	8005d42 <_printf_float+0x33e>
 8005dbe:	e680      	b.n	8005ac2 <_printf_float+0xbe>
 8005dc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dc2:	2a01      	cmp	r2, #1
 8005dc4:	dc01      	bgt.n	8005dca <_printf_float+0x3c6>
 8005dc6:	07db      	lsls	r3, r3, #31
 8005dc8:	d53a      	bpl.n	8005e40 <_printf_float+0x43c>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	4642      	mov	r2, r8
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	47b8      	blx	r7
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	f43f ae74 	beq.w	8005ac2 <_printf_float+0xbe>
 8005dda:	ee18 3a10 	vmov	r3, s16
 8005dde:	4652      	mov	r2, sl
 8005de0:	4631      	mov	r1, r6
 8005de2:	4628      	mov	r0, r5
 8005de4:	47b8      	blx	r7
 8005de6:	3001      	adds	r0, #1
 8005de8:	f43f ae6b 	beq.w	8005ac2 <_printf_float+0xbe>
 8005dec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005df0:	2200      	movs	r2, #0
 8005df2:	2300      	movs	r3, #0
 8005df4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005df8:	f7fa fe6e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dfc:	b9d8      	cbnz	r0, 8005e36 <_printf_float+0x432>
 8005dfe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005e02:	f108 0201 	add.w	r2, r8, #1
 8005e06:	4631      	mov	r1, r6
 8005e08:	4628      	mov	r0, r5
 8005e0a:	47b8      	blx	r7
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	d10e      	bne.n	8005e2e <_printf_float+0x42a>
 8005e10:	e657      	b.n	8005ac2 <_printf_float+0xbe>
 8005e12:	2301      	movs	r3, #1
 8005e14:	4652      	mov	r2, sl
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f ae50 	beq.w	8005ac2 <_printf_float+0xbe>
 8005e22:	f108 0801 	add.w	r8, r8, #1
 8005e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	4543      	cmp	r3, r8
 8005e2c:	dcf1      	bgt.n	8005e12 <_printf_float+0x40e>
 8005e2e:	464b      	mov	r3, r9
 8005e30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e34:	e6da      	b.n	8005bec <_printf_float+0x1e8>
 8005e36:	f04f 0800 	mov.w	r8, #0
 8005e3a:	f104 0a1a 	add.w	sl, r4, #26
 8005e3e:	e7f2      	b.n	8005e26 <_printf_float+0x422>
 8005e40:	2301      	movs	r3, #1
 8005e42:	4642      	mov	r2, r8
 8005e44:	e7df      	b.n	8005e06 <_printf_float+0x402>
 8005e46:	2301      	movs	r3, #1
 8005e48:	464a      	mov	r2, r9
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	47b8      	blx	r7
 8005e50:	3001      	adds	r0, #1
 8005e52:	f43f ae36 	beq.w	8005ac2 <_printf_float+0xbe>
 8005e56:	f108 0801 	add.w	r8, r8, #1
 8005e5a:	68e3      	ldr	r3, [r4, #12]
 8005e5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e5e:	1a5b      	subs	r3, r3, r1
 8005e60:	4543      	cmp	r3, r8
 8005e62:	dcf0      	bgt.n	8005e46 <_printf_float+0x442>
 8005e64:	e6f8      	b.n	8005c58 <_printf_float+0x254>
 8005e66:	f04f 0800 	mov.w	r8, #0
 8005e6a:	f104 0919 	add.w	r9, r4, #25
 8005e6e:	e7f4      	b.n	8005e5a <_printf_float+0x456>

08005e70 <_printf_common>:
 8005e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e74:	4616      	mov	r6, r2
 8005e76:	4699      	mov	r9, r3
 8005e78:	688a      	ldr	r2, [r1, #8]
 8005e7a:	690b      	ldr	r3, [r1, #16]
 8005e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e80:	4293      	cmp	r3, r2
 8005e82:	bfb8      	it	lt
 8005e84:	4613      	movlt	r3, r2
 8005e86:	6033      	str	r3, [r6, #0]
 8005e88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e8c:	4607      	mov	r7, r0
 8005e8e:	460c      	mov	r4, r1
 8005e90:	b10a      	cbz	r2, 8005e96 <_printf_common+0x26>
 8005e92:	3301      	adds	r3, #1
 8005e94:	6033      	str	r3, [r6, #0]
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	0699      	lsls	r1, r3, #26
 8005e9a:	bf42      	ittt	mi
 8005e9c:	6833      	ldrmi	r3, [r6, #0]
 8005e9e:	3302      	addmi	r3, #2
 8005ea0:	6033      	strmi	r3, [r6, #0]
 8005ea2:	6825      	ldr	r5, [r4, #0]
 8005ea4:	f015 0506 	ands.w	r5, r5, #6
 8005ea8:	d106      	bne.n	8005eb8 <_printf_common+0x48>
 8005eaa:	f104 0a19 	add.w	sl, r4, #25
 8005eae:	68e3      	ldr	r3, [r4, #12]
 8005eb0:	6832      	ldr	r2, [r6, #0]
 8005eb2:	1a9b      	subs	r3, r3, r2
 8005eb4:	42ab      	cmp	r3, r5
 8005eb6:	dc26      	bgt.n	8005f06 <_printf_common+0x96>
 8005eb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ebc:	1e13      	subs	r3, r2, #0
 8005ebe:	6822      	ldr	r2, [r4, #0]
 8005ec0:	bf18      	it	ne
 8005ec2:	2301      	movne	r3, #1
 8005ec4:	0692      	lsls	r2, r2, #26
 8005ec6:	d42b      	bmi.n	8005f20 <_printf_common+0xb0>
 8005ec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ecc:	4649      	mov	r1, r9
 8005ece:	4638      	mov	r0, r7
 8005ed0:	47c0      	blx	r8
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	d01e      	beq.n	8005f14 <_printf_common+0xa4>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	6922      	ldr	r2, [r4, #16]
 8005eda:	f003 0306 	and.w	r3, r3, #6
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	bf02      	ittt	eq
 8005ee2:	68e5      	ldreq	r5, [r4, #12]
 8005ee4:	6833      	ldreq	r3, [r6, #0]
 8005ee6:	1aed      	subeq	r5, r5, r3
 8005ee8:	68a3      	ldr	r3, [r4, #8]
 8005eea:	bf0c      	ite	eq
 8005eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ef0:	2500      	movne	r5, #0
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	bfc4      	itt	gt
 8005ef6:	1a9b      	subgt	r3, r3, r2
 8005ef8:	18ed      	addgt	r5, r5, r3
 8005efa:	2600      	movs	r6, #0
 8005efc:	341a      	adds	r4, #26
 8005efe:	42b5      	cmp	r5, r6
 8005f00:	d11a      	bne.n	8005f38 <_printf_common+0xc8>
 8005f02:	2000      	movs	r0, #0
 8005f04:	e008      	b.n	8005f18 <_printf_common+0xa8>
 8005f06:	2301      	movs	r3, #1
 8005f08:	4652      	mov	r2, sl
 8005f0a:	4649      	mov	r1, r9
 8005f0c:	4638      	mov	r0, r7
 8005f0e:	47c0      	blx	r8
 8005f10:	3001      	adds	r0, #1
 8005f12:	d103      	bne.n	8005f1c <_printf_common+0xac>
 8005f14:	f04f 30ff 	mov.w	r0, #4294967295
 8005f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f1c:	3501      	adds	r5, #1
 8005f1e:	e7c6      	b.n	8005eae <_printf_common+0x3e>
 8005f20:	18e1      	adds	r1, r4, r3
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	2030      	movs	r0, #48	; 0x30
 8005f26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f2a:	4422      	add	r2, r4
 8005f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f34:	3302      	adds	r3, #2
 8005f36:	e7c7      	b.n	8005ec8 <_printf_common+0x58>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	4622      	mov	r2, r4
 8005f3c:	4649      	mov	r1, r9
 8005f3e:	4638      	mov	r0, r7
 8005f40:	47c0      	blx	r8
 8005f42:	3001      	adds	r0, #1
 8005f44:	d0e6      	beq.n	8005f14 <_printf_common+0xa4>
 8005f46:	3601      	adds	r6, #1
 8005f48:	e7d9      	b.n	8005efe <_printf_common+0x8e>
	...

08005f4c <_printf_i>:
 8005f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f50:	7e0f      	ldrb	r7, [r1, #24]
 8005f52:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f54:	2f78      	cmp	r7, #120	; 0x78
 8005f56:	4691      	mov	r9, r2
 8005f58:	4680      	mov	r8, r0
 8005f5a:	460c      	mov	r4, r1
 8005f5c:	469a      	mov	sl, r3
 8005f5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f62:	d807      	bhi.n	8005f74 <_printf_i+0x28>
 8005f64:	2f62      	cmp	r7, #98	; 0x62
 8005f66:	d80a      	bhi.n	8005f7e <_printf_i+0x32>
 8005f68:	2f00      	cmp	r7, #0
 8005f6a:	f000 80d4 	beq.w	8006116 <_printf_i+0x1ca>
 8005f6e:	2f58      	cmp	r7, #88	; 0x58
 8005f70:	f000 80c0 	beq.w	80060f4 <_printf_i+0x1a8>
 8005f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f7c:	e03a      	b.n	8005ff4 <_printf_i+0xa8>
 8005f7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f82:	2b15      	cmp	r3, #21
 8005f84:	d8f6      	bhi.n	8005f74 <_printf_i+0x28>
 8005f86:	a101      	add	r1, pc, #4	; (adr r1, 8005f8c <_printf_i+0x40>)
 8005f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f8c:	08005fe5 	.word	0x08005fe5
 8005f90:	08005ff9 	.word	0x08005ff9
 8005f94:	08005f75 	.word	0x08005f75
 8005f98:	08005f75 	.word	0x08005f75
 8005f9c:	08005f75 	.word	0x08005f75
 8005fa0:	08005f75 	.word	0x08005f75
 8005fa4:	08005ff9 	.word	0x08005ff9
 8005fa8:	08005f75 	.word	0x08005f75
 8005fac:	08005f75 	.word	0x08005f75
 8005fb0:	08005f75 	.word	0x08005f75
 8005fb4:	08005f75 	.word	0x08005f75
 8005fb8:	080060fd 	.word	0x080060fd
 8005fbc:	08006025 	.word	0x08006025
 8005fc0:	080060b7 	.word	0x080060b7
 8005fc4:	08005f75 	.word	0x08005f75
 8005fc8:	08005f75 	.word	0x08005f75
 8005fcc:	0800611f 	.word	0x0800611f
 8005fd0:	08005f75 	.word	0x08005f75
 8005fd4:	08006025 	.word	0x08006025
 8005fd8:	08005f75 	.word	0x08005f75
 8005fdc:	08005f75 	.word	0x08005f75
 8005fe0:	080060bf 	.word	0x080060bf
 8005fe4:	682b      	ldr	r3, [r5, #0]
 8005fe6:	1d1a      	adds	r2, r3, #4
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	602a      	str	r2, [r5, #0]
 8005fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e09f      	b.n	8006138 <_printf_i+0x1ec>
 8005ff8:	6820      	ldr	r0, [r4, #0]
 8005ffa:	682b      	ldr	r3, [r5, #0]
 8005ffc:	0607      	lsls	r7, r0, #24
 8005ffe:	f103 0104 	add.w	r1, r3, #4
 8006002:	6029      	str	r1, [r5, #0]
 8006004:	d501      	bpl.n	800600a <_printf_i+0xbe>
 8006006:	681e      	ldr	r6, [r3, #0]
 8006008:	e003      	b.n	8006012 <_printf_i+0xc6>
 800600a:	0646      	lsls	r6, r0, #25
 800600c:	d5fb      	bpl.n	8006006 <_printf_i+0xba>
 800600e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006012:	2e00      	cmp	r6, #0
 8006014:	da03      	bge.n	800601e <_printf_i+0xd2>
 8006016:	232d      	movs	r3, #45	; 0x2d
 8006018:	4276      	negs	r6, r6
 800601a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800601e:	485a      	ldr	r0, [pc, #360]	; (8006188 <_printf_i+0x23c>)
 8006020:	230a      	movs	r3, #10
 8006022:	e012      	b.n	800604a <_printf_i+0xfe>
 8006024:	682b      	ldr	r3, [r5, #0]
 8006026:	6820      	ldr	r0, [r4, #0]
 8006028:	1d19      	adds	r1, r3, #4
 800602a:	6029      	str	r1, [r5, #0]
 800602c:	0605      	lsls	r5, r0, #24
 800602e:	d501      	bpl.n	8006034 <_printf_i+0xe8>
 8006030:	681e      	ldr	r6, [r3, #0]
 8006032:	e002      	b.n	800603a <_printf_i+0xee>
 8006034:	0641      	lsls	r1, r0, #25
 8006036:	d5fb      	bpl.n	8006030 <_printf_i+0xe4>
 8006038:	881e      	ldrh	r6, [r3, #0]
 800603a:	4853      	ldr	r0, [pc, #332]	; (8006188 <_printf_i+0x23c>)
 800603c:	2f6f      	cmp	r7, #111	; 0x6f
 800603e:	bf0c      	ite	eq
 8006040:	2308      	moveq	r3, #8
 8006042:	230a      	movne	r3, #10
 8006044:	2100      	movs	r1, #0
 8006046:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800604a:	6865      	ldr	r5, [r4, #4]
 800604c:	60a5      	str	r5, [r4, #8]
 800604e:	2d00      	cmp	r5, #0
 8006050:	bfa2      	ittt	ge
 8006052:	6821      	ldrge	r1, [r4, #0]
 8006054:	f021 0104 	bicge.w	r1, r1, #4
 8006058:	6021      	strge	r1, [r4, #0]
 800605a:	b90e      	cbnz	r6, 8006060 <_printf_i+0x114>
 800605c:	2d00      	cmp	r5, #0
 800605e:	d04b      	beq.n	80060f8 <_printf_i+0x1ac>
 8006060:	4615      	mov	r5, r2
 8006062:	fbb6 f1f3 	udiv	r1, r6, r3
 8006066:	fb03 6711 	mls	r7, r3, r1, r6
 800606a:	5dc7      	ldrb	r7, [r0, r7]
 800606c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006070:	4637      	mov	r7, r6
 8006072:	42bb      	cmp	r3, r7
 8006074:	460e      	mov	r6, r1
 8006076:	d9f4      	bls.n	8006062 <_printf_i+0x116>
 8006078:	2b08      	cmp	r3, #8
 800607a:	d10b      	bne.n	8006094 <_printf_i+0x148>
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	07de      	lsls	r6, r3, #31
 8006080:	d508      	bpl.n	8006094 <_printf_i+0x148>
 8006082:	6923      	ldr	r3, [r4, #16]
 8006084:	6861      	ldr	r1, [r4, #4]
 8006086:	4299      	cmp	r1, r3
 8006088:	bfde      	ittt	le
 800608a:	2330      	movle	r3, #48	; 0x30
 800608c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006090:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006094:	1b52      	subs	r2, r2, r5
 8006096:	6122      	str	r2, [r4, #16]
 8006098:	f8cd a000 	str.w	sl, [sp]
 800609c:	464b      	mov	r3, r9
 800609e:	aa03      	add	r2, sp, #12
 80060a0:	4621      	mov	r1, r4
 80060a2:	4640      	mov	r0, r8
 80060a4:	f7ff fee4 	bl	8005e70 <_printf_common>
 80060a8:	3001      	adds	r0, #1
 80060aa:	d14a      	bne.n	8006142 <_printf_i+0x1f6>
 80060ac:	f04f 30ff 	mov.w	r0, #4294967295
 80060b0:	b004      	add	sp, #16
 80060b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	f043 0320 	orr.w	r3, r3, #32
 80060bc:	6023      	str	r3, [r4, #0]
 80060be:	4833      	ldr	r0, [pc, #204]	; (800618c <_printf_i+0x240>)
 80060c0:	2778      	movs	r7, #120	; 0x78
 80060c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	6829      	ldr	r1, [r5, #0]
 80060ca:	061f      	lsls	r7, r3, #24
 80060cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80060d0:	d402      	bmi.n	80060d8 <_printf_i+0x18c>
 80060d2:	065f      	lsls	r7, r3, #25
 80060d4:	bf48      	it	mi
 80060d6:	b2b6      	uxthmi	r6, r6
 80060d8:	07df      	lsls	r7, r3, #31
 80060da:	bf48      	it	mi
 80060dc:	f043 0320 	orrmi.w	r3, r3, #32
 80060e0:	6029      	str	r1, [r5, #0]
 80060e2:	bf48      	it	mi
 80060e4:	6023      	strmi	r3, [r4, #0]
 80060e6:	b91e      	cbnz	r6, 80060f0 <_printf_i+0x1a4>
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	f023 0320 	bic.w	r3, r3, #32
 80060ee:	6023      	str	r3, [r4, #0]
 80060f0:	2310      	movs	r3, #16
 80060f2:	e7a7      	b.n	8006044 <_printf_i+0xf8>
 80060f4:	4824      	ldr	r0, [pc, #144]	; (8006188 <_printf_i+0x23c>)
 80060f6:	e7e4      	b.n	80060c2 <_printf_i+0x176>
 80060f8:	4615      	mov	r5, r2
 80060fa:	e7bd      	b.n	8006078 <_printf_i+0x12c>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	6826      	ldr	r6, [r4, #0]
 8006100:	6961      	ldr	r1, [r4, #20]
 8006102:	1d18      	adds	r0, r3, #4
 8006104:	6028      	str	r0, [r5, #0]
 8006106:	0635      	lsls	r5, r6, #24
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	d501      	bpl.n	8006110 <_printf_i+0x1c4>
 800610c:	6019      	str	r1, [r3, #0]
 800610e:	e002      	b.n	8006116 <_printf_i+0x1ca>
 8006110:	0670      	lsls	r0, r6, #25
 8006112:	d5fb      	bpl.n	800610c <_printf_i+0x1c0>
 8006114:	8019      	strh	r1, [r3, #0]
 8006116:	2300      	movs	r3, #0
 8006118:	6123      	str	r3, [r4, #16]
 800611a:	4615      	mov	r5, r2
 800611c:	e7bc      	b.n	8006098 <_printf_i+0x14c>
 800611e:	682b      	ldr	r3, [r5, #0]
 8006120:	1d1a      	adds	r2, r3, #4
 8006122:	602a      	str	r2, [r5, #0]
 8006124:	681d      	ldr	r5, [r3, #0]
 8006126:	6862      	ldr	r2, [r4, #4]
 8006128:	2100      	movs	r1, #0
 800612a:	4628      	mov	r0, r5
 800612c:	f7fa f858 	bl	80001e0 <memchr>
 8006130:	b108      	cbz	r0, 8006136 <_printf_i+0x1ea>
 8006132:	1b40      	subs	r0, r0, r5
 8006134:	6060      	str	r0, [r4, #4]
 8006136:	6863      	ldr	r3, [r4, #4]
 8006138:	6123      	str	r3, [r4, #16]
 800613a:	2300      	movs	r3, #0
 800613c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006140:	e7aa      	b.n	8006098 <_printf_i+0x14c>
 8006142:	6923      	ldr	r3, [r4, #16]
 8006144:	462a      	mov	r2, r5
 8006146:	4649      	mov	r1, r9
 8006148:	4640      	mov	r0, r8
 800614a:	47d0      	blx	sl
 800614c:	3001      	adds	r0, #1
 800614e:	d0ad      	beq.n	80060ac <_printf_i+0x160>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	079b      	lsls	r3, r3, #30
 8006154:	d413      	bmi.n	800617e <_printf_i+0x232>
 8006156:	68e0      	ldr	r0, [r4, #12]
 8006158:	9b03      	ldr	r3, [sp, #12]
 800615a:	4298      	cmp	r0, r3
 800615c:	bfb8      	it	lt
 800615e:	4618      	movlt	r0, r3
 8006160:	e7a6      	b.n	80060b0 <_printf_i+0x164>
 8006162:	2301      	movs	r3, #1
 8006164:	4632      	mov	r2, r6
 8006166:	4649      	mov	r1, r9
 8006168:	4640      	mov	r0, r8
 800616a:	47d0      	blx	sl
 800616c:	3001      	adds	r0, #1
 800616e:	d09d      	beq.n	80060ac <_printf_i+0x160>
 8006170:	3501      	adds	r5, #1
 8006172:	68e3      	ldr	r3, [r4, #12]
 8006174:	9903      	ldr	r1, [sp, #12]
 8006176:	1a5b      	subs	r3, r3, r1
 8006178:	42ab      	cmp	r3, r5
 800617a:	dcf2      	bgt.n	8006162 <_printf_i+0x216>
 800617c:	e7eb      	b.n	8006156 <_printf_i+0x20a>
 800617e:	2500      	movs	r5, #0
 8006180:	f104 0619 	add.w	r6, r4, #25
 8006184:	e7f5      	b.n	8006172 <_printf_i+0x226>
 8006186:	bf00      	nop
 8006188:	08008676 	.word	0x08008676
 800618c:	08008687 	.word	0x08008687

08006190 <std>:
 8006190:	2300      	movs	r3, #0
 8006192:	b510      	push	{r4, lr}
 8006194:	4604      	mov	r4, r0
 8006196:	e9c0 3300 	strd	r3, r3, [r0]
 800619a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800619e:	6083      	str	r3, [r0, #8]
 80061a0:	8181      	strh	r1, [r0, #12]
 80061a2:	6643      	str	r3, [r0, #100]	; 0x64
 80061a4:	81c2      	strh	r2, [r0, #14]
 80061a6:	6183      	str	r3, [r0, #24]
 80061a8:	4619      	mov	r1, r3
 80061aa:	2208      	movs	r2, #8
 80061ac:	305c      	adds	r0, #92	; 0x5c
 80061ae:	f000 f928 	bl	8006402 <memset>
 80061b2:	4b0d      	ldr	r3, [pc, #52]	; (80061e8 <std+0x58>)
 80061b4:	6263      	str	r3, [r4, #36]	; 0x24
 80061b6:	4b0d      	ldr	r3, [pc, #52]	; (80061ec <std+0x5c>)
 80061b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80061ba:	4b0d      	ldr	r3, [pc, #52]	; (80061f0 <std+0x60>)
 80061bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061be:	4b0d      	ldr	r3, [pc, #52]	; (80061f4 <std+0x64>)
 80061c0:	6323      	str	r3, [r4, #48]	; 0x30
 80061c2:	4b0d      	ldr	r3, [pc, #52]	; (80061f8 <std+0x68>)
 80061c4:	6224      	str	r4, [r4, #32]
 80061c6:	429c      	cmp	r4, r3
 80061c8:	d006      	beq.n	80061d8 <std+0x48>
 80061ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80061ce:	4294      	cmp	r4, r2
 80061d0:	d002      	beq.n	80061d8 <std+0x48>
 80061d2:	33d0      	adds	r3, #208	; 0xd0
 80061d4:	429c      	cmp	r4, r3
 80061d6:	d105      	bne.n	80061e4 <std+0x54>
 80061d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80061dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e0:	f000 b98c 	b.w	80064fc <__retarget_lock_init_recursive>
 80061e4:	bd10      	pop	{r4, pc}
 80061e6:	bf00      	nop
 80061e8:	0800637d 	.word	0x0800637d
 80061ec:	0800639f 	.word	0x0800639f
 80061f0:	080063d7 	.word	0x080063d7
 80061f4:	080063fb 	.word	0x080063fb
 80061f8:	20000364 	.word	0x20000364

080061fc <stdio_exit_handler>:
 80061fc:	4a02      	ldr	r2, [pc, #8]	; (8006208 <stdio_exit_handler+0xc>)
 80061fe:	4903      	ldr	r1, [pc, #12]	; (800620c <stdio_exit_handler+0x10>)
 8006200:	4803      	ldr	r0, [pc, #12]	; (8006210 <stdio_exit_handler+0x14>)
 8006202:	f000 b869 	b.w	80062d8 <_fwalk_sglue>
 8006206:	bf00      	nop
 8006208:	20000034 	.word	0x20000034
 800620c:	08007eb1 	.word	0x08007eb1
 8006210:	20000040 	.word	0x20000040

08006214 <cleanup_stdio>:
 8006214:	6841      	ldr	r1, [r0, #4]
 8006216:	4b0c      	ldr	r3, [pc, #48]	; (8006248 <cleanup_stdio+0x34>)
 8006218:	4299      	cmp	r1, r3
 800621a:	b510      	push	{r4, lr}
 800621c:	4604      	mov	r4, r0
 800621e:	d001      	beq.n	8006224 <cleanup_stdio+0x10>
 8006220:	f001 fe46 	bl	8007eb0 <_fflush_r>
 8006224:	68a1      	ldr	r1, [r4, #8]
 8006226:	4b09      	ldr	r3, [pc, #36]	; (800624c <cleanup_stdio+0x38>)
 8006228:	4299      	cmp	r1, r3
 800622a:	d002      	beq.n	8006232 <cleanup_stdio+0x1e>
 800622c:	4620      	mov	r0, r4
 800622e:	f001 fe3f 	bl	8007eb0 <_fflush_r>
 8006232:	68e1      	ldr	r1, [r4, #12]
 8006234:	4b06      	ldr	r3, [pc, #24]	; (8006250 <cleanup_stdio+0x3c>)
 8006236:	4299      	cmp	r1, r3
 8006238:	d004      	beq.n	8006244 <cleanup_stdio+0x30>
 800623a:	4620      	mov	r0, r4
 800623c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006240:	f001 be36 	b.w	8007eb0 <_fflush_r>
 8006244:	bd10      	pop	{r4, pc}
 8006246:	bf00      	nop
 8006248:	20000364 	.word	0x20000364
 800624c:	200003cc 	.word	0x200003cc
 8006250:	20000434 	.word	0x20000434

08006254 <global_stdio_init.part.0>:
 8006254:	b510      	push	{r4, lr}
 8006256:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <global_stdio_init.part.0+0x30>)
 8006258:	4c0b      	ldr	r4, [pc, #44]	; (8006288 <global_stdio_init.part.0+0x34>)
 800625a:	4a0c      	ldr	r2, [pc, #48]	; (800628c <global_stdio_init.part.0+0x38>)
 800625c:	601a      	str	r2, [r3, #0]
 800625e:	4620      	mov	r0, r4
 8006260:	2200      	movs	r2, #0
 8006262:	2104      	movs	r1, #4
 8006264:	f7ff ff94 	bl	8006190 <std>
 8006268:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800626c:	2201      	movs	r2, #1
 800626e:	2109      	movs	r1, #9
 8006270:	f7ff ff8e 	bl	8006190 <std>
 8006274:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006278:	2202      	movs	r2, #2
 800627a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800627e:	2112      	movs	r1, #18
 8006280:	f7ff bf86 	b.w	8006190 <std>
 8006284:	2000049c 	.word	0x2000049c
 8006288:	20000364 	.word	0x20000364
 800628c:	080061fd 	.word	0x080061fd

08006290 <__sfp_lock_acquire>:
 8006290:	4801      	ldr	r0, [pc, #4]	; (8006298 <__sfp_lock_acquire+0x8>)
 8006292:	f000 b934 	b.w	80064fe <__retarget_lock_acquire_recursive>
 8006296:	bf00      	nop
 8006298:	200004a5 	.word	0x200004a5

0800629c <__sfp_lock_release>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sfp_lock_release+0x8>)
 800629e:	f000 b92f 	b.w	8006500 <__retarget_lock_release_recursive>
 80062a2:	bf00      	nop
 80062a4:	200004a5 	.word	0x200004a5

080062a8 <__sinit>:
 80062a8:	b510      	push	{r4, lr}
 80062aa:	4604      	mov	r4, r0
 80062ac:	f7ff fff0 	bl	8006290 <__sfp_lock_acquire>
 80062b0:	6a23      	ldr	r3, [r4, #32]
 80062b2:	b11b      	cbz	r3, 80062bc <__sinit+0x14>
 80062b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b8:	f7ff bff0 	b.w	800629c <__sfp_lock_release>
 80062bc:	4b04      	ldr	r3, [pc, #16]	; (80062d0 <__sinit+0x28>)
 80062be:	6223      	str	r3, [r4, #32]
 80062c0:	4b04      	ldr	r3, [pc, #16]	; (80062d4 <__sinit+0x2c>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1f5      	bne.n	80062b4 <__sinit+0xc>
 80062c8:	f7ff ffc4 	bl	8006254 <global_stdio_init.part.0>
 80062cc:	e7f2      	b.n	80062b4 <__sinit+0xc>
 80062ce:	bf00      	nop
 80062d0:	08006215 	.word	0x08006215
 80062d4:	2000049c 	.word	0x2000049c

080062d8 <_fwalk_sglue>:
 80062d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062dc:	4607      	mov	r7, r0
 80062de:	4688      	mov	r8, r1
 80062e0:	4614      	mov	r4, r2
 80062e2:	2600      	movs	r6, #0
 80062e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062e8:	f1b9 0901 	subs.w	r9, r9, #1
 80062ec:	d505      	bpl.n	80062fa <_fwalk_sglue+0x22>
 80062ee:	6824      	ldr	r4, [r4, #0]
 80062f0:	2c00      	cmp	r4, #0
 80062f2:	d1f7      	bne.n	80062e4 <_fwalk_sglue+0xc>
 80062f4:	4630      	mov	r0, r6
 80062f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062fa:	89ab      	ldrh	r3, [r5, #12]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d907      	bls.n	8006310 <_fwalk_sglue+0x38>
 8006300:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006304:	3301      	adds	r3, #1
 8006306:	d003      	beq.n	8006310 <_fwalk_sglue+0x38>
 8006308:	4629      	mov	r1, r5
 800630a:	4638      	mov	r0, r7
 800630c:	47c0      	blx	r8
 800630e:	4306      	orrs	r6, r0
 8006310:	3568      	adds	r5, #104	; 0x68
 8006312:	e7e9      	b.n	80062e8 <_fwalk_sglue+0x10>

08006314 <sniprintf>:
 8006314:	b40c      	push	{r2, r3}
 8006316:	b530      	push	{r4, r5, lr}
 8006318:	4b17      	ldr	r3, [pc, #92]	; (8006378 <sniprintf+0x64>)
 800631a:	1e0c      	subs	r4, r1, #0
 800631c:	681d      	ldr	r5, [r3, #0]
 800631e:	b09d      	sub	sp, #116	; 0x74
 8006320:	da08      	bge.n	8006334 <sniprintf+0x20>
 8006322:	238b      	movs	r3, #139	; 0x8b
 8006324:	602b      	str	r3, [r5, #0]
 8006326:	f04f 30ff 	mov.w	r0, #4294967295
 800632a:	b01d      	add	sp, #116	; 0x74
 800632c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006330:	b002      	add	sp, #8
 8006332:	4770      	bx	lr
 8006334:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006338:	f8ad 3014 	strh.w	r3, [sp, #20]
 800633c:	bf14      	ite	ne
 800633e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006342:	4623      	moveq	r3, r4
 8006344:	9304      	str	r3, [sp, #16]
 8006346:	9307      	str	r3, [sp, #28]
 8006348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800634c:	9002      	str	r0, [sp, #8]
 800634e:	9006      	str	r0, [sp, #24]
 8006350:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006354:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006356:	ab21      	add	r3, sp, #132	; 0x84
 8006358:	a902      	add	r1, sp, #8
 800635a:	4628      	mov	r0, r5
 800635c:	9301      	str	r3, [sp, #4]
 800635e:	f001 fc23 	bl	8007ba8 <_svfiprintf_r>
 8006362:	1c43      	adds	r3, r0, #1
 8006364:	bfbc      	itt	lt
 8006366:	238b      	movlt	r3, #139	; 0x8b
 8006368:	602b      	strlt	r3, [r5, #0]
 800636a:	2c00      	cmp	r4, #0
 800636c:	d0dd      	beq.n	800632a <sniprintf+0x16>
 800636e:	9b02      	ldr	r3, [sp, #8]
 8006370:	2200      	movs	r2, #0
 8006372:	701a      	strb	r2, [r3, #0]
 8006374:	e7d9      	b.n	800632a <sniprintf+0x16>
 8006376:	bf00      	nop
 8006378:	2000008c 	.word	0x2000008c

0800637c <__sread>:
 800637c:	b510      	push	{r4, lr}
 800637e:	460c      	mov	r4, r1
 8006380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006384:	f000 f86c 	bl	8006460 <_read_r>
 8006388:	2800      	cmp	r0, #0
 800638a:	bfab      	itete	ge
 800638c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800638e:	89a3      	ldrhlt	r3, [r4, #12]
 8006390:	181b      	addge	r3, r3, r0
 8006392:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006396:	bfac      	ite	ge
 8006398:	6563      	strge	r3, [r4, #84]	; 0x54
 800639a:	81a3      	strhlt	r3, [r4, #12]
 800639c:	bd10      	pop	{r4, pc}

0800639e <__swrite>:
 800639e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a2:	461f      	mov	r7, r3
 80063a4:	898b      	ldrh	r3, [r1, #12]
 80063a6:	05db      	lsls	r3, r3, #23
 80063a8:	4605      	mov	r5, r0
 80063aa:	460c      	mov	r4, r1
 80063ac:	4616      	mov	r6, r2
 80063ae:	d505      	bpl.n	80063bc <__swrite+0x1e>
 80063b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b4:	2302      	movs	r3, #2
 80063b6:	2200      	movs	r2, #0
 80063b8:	f000 f840 	bl	800643c <_lseek_r>
 80063bc:	89a3      	ldrh	r3, [r4, #12]
 80063be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063c6:	81a3      	strh	r3, [r4, #12]
 80063c8:	4632      	mov	r2, r6
 80063ca:	463b      	mov	r3, r7
 80063cc:	4628      	mov	r0, r5
 80063ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063d2:	f000 b857 	b.w	8006484 <_write_r>

080063d6 <__sseek>:
 80063d6:	b510      	push	{r4, lr}
 80063d8:	460c      	mov	r4, r1
 80063da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063de:	f000 f82d 	bl	800643c <_lseek_r>
 80063e2:	1c43      	adds	r3, r0, #1
 80063e4:	89a3      	ldrh	r3, [r4, #12]
 80063e6:	bf15      	itete	ne
 80063e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80063ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063f2:	81a3      	strheq	r3, [r4, #12]
 80063f4:	bf18      	it	ne
 80063f6:	81a3      	strhne	r3, [r4, #12]
 80063f8:	bd10      	pop	{r4, pc}

080063fa <__sclose>:
 80063fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063fe:	f000 b80d 	b.w	800641c <_close_r>

08006402 <memset>:
 8006402:	4402      	add	r2, r0
 8006404:	4603      	mov	r3, r0
 8006406:	4293      	cmp	r3, r2
 8006408:	d100      	bne.n	800640c <memset+0xa>
 800640a:	4770      	bx	lr
 800640c:	f803 1b01 	strb.w	r1, [r3], #1
 8006410:	e7f9      	b.n	8006406 <memset+0x4>
	...

08006414 <_localeconv_r>:
 8006414:	4800      	ldr	r0, [pc, #0]	; (8006418 <_localeconv_r+0x4>)
 8006416:	4770      	bx	lr
 8006418:	20000180 	.word	0x20000180

0800641c <_close_r>:
 800641c:	b538      	push	{r3, r4, r5, lr}
 800641e:	4d06      	ldr	r5, [pc, #24]	; (8006438 <_close_r+0x1c>)
 8006420:	2300      	movs	r3, #0
 8006422:	4604      	mov	r4, r0
 8006424:	4608      	mov	r0, r1
 8006426:	602b      	str	r3, [r5, #0]
 8006428:	f7fb fc73 	bl	8001d12 <_close>
 800642c:	1c43      	adds	r3, r0, #1
 800642e:	d102      	bne.n	8006436 <_close_r+0x1a>
 8006430:	682b      	ldr	r3, [r5, #0]
 8006432:	b103      	cbz	r3, 8006436 <_close_r+0x1a>
 8006434:	6023      	str	r3, [r4, #0]
 8006436:	bd38      	pop	{r3, r4, r5, pc}
 8006438:	200004a0 	.word	0x200004a0

0800643c <_lseek_r>:
 800643c:	b538      	push	{r3, r4, r5, lr}
 800643e:	4d07      	ldr	r5, [pc, #28]	; (800645c <_lseek_r+0x20>)
 8006440:	4604      	mov	r4, r0
 8006442:	4608      	mov	r0, r1
 8006444:	4611      	mov	r1, r2
 8006446:	2200      	movs	r2, #0
 8006448:	602a      	str	r2, [r5, #0]
 800644a:	461a      	mov	r2, r3
 800644c:	f7fb fc88 	bl	8001d60 <_lseek>
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	d102      	bne.n	800645a <_lseek_r+0x1e>
 8006454:	682b      	ldr	r3, [r5, #0]
 8006456:	b103      	cbz	r3, 800645a <_lseek_r+0x1e>
 8006458:	6023      	str	r3, [r4, #0]
 800645a:	bd38      	pop	{r3, r4, r5, pc}
 800645c:	200004a0 	.word	0x200004a0

08006460 <_read_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	4d07      	ldr	r5, [pc, #28]	; (8006480 <_read_r+0x20>)
 8006464:	4604      	mov	r4, r0
 8006466:	4608      	mov	r0, r1
 8006468:	4611      	mov	r1, r2
 800646a:	2200      	movs	r2, #0
 800646c:	602a      	str	r2, [r5, #0]
 800646e:	461a      	mov	r2, r3
 8006470:	f7fb fc16 	bl	8001ca0 <_read>
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	d102      	bne.n	800647e <_read_r+0x1e>
 8006478:	682b      	ldr	r3, [r5, #0]
 800647a:	b103      	cbz	r3, 800647e <_read_r+0x1e>
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	bd38      	pop	{r3, r4, r5, pc}
 8006480:	200004a0 	.word	0x200004a0

08006484 <_write_r>:
 8006484:	b538      	push	{r3, r4, r5, lr}
 8006486:	4d07      	ldr	r5, [pc, #28]	; (80064a4 <_write_r+0x20>)
 8006488:	4604      	mov	r4, r0
 800648a:	4608      	mov	r0, r1
 800648c:	4611      	mov	r1, r2
 800648e:	2200      	movs	r2, #0
 8006490:	602a      	str	r2, [r5, #0]
 8006492:	461a      	mov	r2, r3
 8006494:	f7fb fc21 	bl	8001cda <_write>
 8006498:	1c43      	adds	r3, r0, #1
 800649a:	d102      	bne.n	80064a2 <_write_r+0x1e>
 800649c:	682b      	ldr	r3, [r5, #0]
 800649e:	b103      	cbz	r3, 80064a2 <_write_r+0x1e>
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	bd38      	pop	{r3, r4, r5, pc}
 80064a4:	200004a0 	.word	0x200004a0

080064a8 <__errno>:
 80064a8:	4b01      	ldr	r3, [pc, #4]	; (80064b0 <__errno+0x8>)
 80064aa:	6818      	ldr	r0, [r3, #0]
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	2000008c 	.word	0x2000008c

080064b4 <__libc_init_array>:
 80064b4:	b570      	push	{r4, r5, r6, lr}
 80064b6:	4d0d      	ldr	r5, [pc, #52]	; (80064ec <__libc_init_array+0x38>)
 80064b8:	4c0d      	ldr	r4, [pc, #52]	; (80064f0 <__libc_init_array+0x3c>)
 80064ba:	1b64      	subs	r4, r4, r5
 80064bc:	10a4      	asrs	r4, r4, #2
 80064be:	2600      	movs	r6, #0
 80064c0:	42a6      	cmp	r6, r4
 80064c2:	d109      	bne.n	80064d8 <__libc_init_array+0x24>
 80064c4:	4d0b      	ldr	r5, [pc, #44]	; (80064f4 <__libc_init_array+0x40>)
 80064c6:	4c0c      	ldr	r4, [pc, #48]	; (80064f8 <__libc_init_array+0x44>)
 80064c8:	f002 f896 	bl	80085f8 <_init>
 80064cc:	1b64      	subs	r4, r4, r5
 80064ce:	10a4      	asrs	r4, r4, #2
 80064d0:	2600      	movs	r6, #0
 80064d2:	42a6      	cmp	r6, r4
 80064d4:	d105      	bne.n	80064e2 <__libc_init_array+0x2e>
 80064d6:	bd70      	pop	{r4, r5, r6, pc}
 80064d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064dc:	4798      	blx	r3
 80064de:	3601      	adds	r6, #1
 80064e0:	e7ee      	b.n	80064c0 <__libc_init_array+0xc>
 80064e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e6:	4798      	blx	r3
 80064e8:	3601      	adds	r6, #1
 80064ea:	e7f2      	b.n	80064d2 <__libc_init_array+0x1e>
 80064ec:	080089dc 	.word	0x080089dc
 80064f0:	080089dc 	.word	0x080089dc
 80064f4:	080089dc 	.word	0x080089dc
 80064f8:	080089e0 	.word	0x080089e0

080064fc <__retarget_lock_init_recursive>:
 80064fc:	4770      	bx	lr

080064fe <__retarget_lock_acquire_recursive>:
 80064fe:	4770      	bx	lr

08006500 <__retarget_lock_release_recursive>:
 8006500:	4770      	bx	lr

08006502 <quorem>:
 8006502:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006506:	6903      	ldr	r3, [r0, #16]
 8006508:	690c      	ldr	r4, [r1, #16]
 800650a:	42a3      	cmp	r3, r4
 800650c:	4607      	mov	r7, r0
 800650e:	db7e      	blt.n	800660e <quorem+0x10c>
 8006510:	3c01      	subs	r4, #1
 8006512:	f101 0814 	add.w	r8, r1, #20
 8006516:	f100 0514 	add.w	r5, r0, #20
 800651a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800651e:	9301      	str	r3, [sp, #4]
 8006520:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006524:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006528:	3301      	adds	r3, #1
 800652a:	429a      	cmp	r2, r3
 800652c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006530:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006534:	fbb2 f6f3 	udiv	r6, r2, r3
 8006538:	d331      	bcc.n	800659e <quorem+0x9c>
 800653a:	f04f 0e00 	mov.w	lr, #0
 800653e:	4640      	mov	r0, r8
 8006540:	46ac      	mov	ip, r5
 8006542:	46f2      	mov	sl, lr
 8006544:	f850 2b04 	ldr.w	r2, [r0], #4
 8006548:	b293      	uxth	r3, r2
 800654a:	fb06 e303 	mla	r3, r6, r3, lr
 800654e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006552:	0c1a      	lsrs	r2, r3, #16
 8006554:	b29b      	uxth	r3, r3
 8006556:	ebaa 0303 	sub.w	r3, sl, r3
 800655a:	f8dc a000 	ldr.w	sl, [ip]
 800655e:	fa13 f38a 	uxtah	r3, r3, sl
 8006562:	fb06 220e 	mla	r2, r6, lr, r2
 8006566:	9300      	str	r3, [sp, #0]
 8006568:	9b00      	ldr	r3, [sp, #0]
 800656a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800656e:	b292      	uxth	r2, r2
 8006570:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006574:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006578:	f8bd 3000 	ldrh.w	r3, [sp]
 800657c:	4581      	cmp	r9, r0
 800657e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006582:	f84c 3b04 	str.w	r3, [ip], #4
 8006586:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800658a:	d2db      	bcs.n	8006544 <quorem+0x42>
 800658c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006590:	b92b      	cbnz	r3, 800659e <quorem+0x9c>
 8006592:	9b01      	ldr	r3, [sp, #4]
 8006594:	3b04      	subs	r3, #4
 8006596:	429d      	cmp	r5, r3
 8006598:	461a      	mov	r2, r3
 800659a:	d32c      	bcc.n	80065f6 <quorem+0xf4>
 800659c:	613c      	str	r4, [r7, #16]
 800659e:	4638      	mov	r0, r7
 80065a0:	f001 f9a8 	bl	80078f4 <__mcmp>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	db22      	blt.n	80065ee <quorem+0xec>
 80065a8:	3601      	adds	r6, #1
 80065aa:	4629      	mov	r1, r5
 80065ac:	2000      	movs	r0, #0
 80065ae:	f858 2b04 	ldr.w	r2, [r8], #4
 80065b2:	f8d1 c000 	ldr.w	ip, [r1]
 80065b6:	b293      	uxth	r3, r2
 80065b8:	1ac3      	subs	r3, r0, r3
 80065ba:	0c12      	lsrs	r2, r2, #16
 80065bc:	fa13 f38c 	uxtah	r3, r3, ip
 80065c0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80065c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065ce:	45c1      	cmp	r9, r8
 80065d0:	f841 3b04 	str.w	r3, [r1], #4
 80065d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80065d8:	d2e9      	bcs.n	80065ae <quorem+0xac>
 80065da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065e2:	b922      	cbnz	r2, 80065ee <quorem+0xec>
 80065e4:	3b04      	subs	r3, #4
 80065e6:	429d      	cmp	r5, r3
 80065e8:	461a      	mov	r2, r3
 80065ea:	d30a      	bcc.n	8006602 <quorem+0x100>
 80065ec:	613c      	str	r4, [r7, #16]
 80065ee:	4630      	mov	r0, r6
 80065f0:	b003      	add	sp, #12
 80065f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f6:	6812      	ldr	r2, [r2, #0]
 80065f8:	3b04      	subs	r3, #4
 80065fa:	2a00      	cmp	r2, #0
 80065fc:	d1ce      	bne.n	800659c <quorem+0x9a>
 80065fe:	3c01      	subs	r4, #1
 8006600:	e7c9      	b.n	8006596 <quorem+0x94>
 8006602:	6812      	ldr	r2, [r2, #0]
 8006604:	3b04      	subs	r3, #4
 8006606:	2a00      	cmp	r2, #0
 8006608:	d1f0      	bne.n	80065ec <quorem+0xea>
 800660a:	3c01      	subs	r4, #1
 800660c:	e7eb      	b.n	80065e6 <quorem+0xe4>
 800660e:	2000      	movs	r0, #0
 8006610:	e7ee      	b.n	80065f0 <quorem+0xee>
 8006612:	0000      	movs	r0, r0
 8006614:	0000      	movs	r0, r0
	...

08006618 <_dtoa_r>:
 8006618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	ed2d 8b04 	vpush	{d8-d9}
 8006620:	69c5      	ldr	r5, [r0, #28]
 8006622:	b093      	sub	sp, #76	; 0x4c
 8006624:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006628:	ec57 6b10 	vmov	r6, r7, d0
 800662c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006630:	9107      	str	r1, [sp, #28]
 8006632:	4604      	mov	r4, r0
 8006634:	920a      	str	r2, [sp, #40]	; 0x28
 8006636:	930d      	str	r3, [sp, #52]	; 0x34
 8006638:	b975      	cbnz	r5, 8006658 <_dtoa_r+0x40>
 800663a:	2010      	movs	r0, #16
 800663c:	f000 fe2a 	bl	8007294 <malloc>
 8006640:	4602      	mov	r2, r0
 8006642:	61e0      	str	r0, [r4, #28]
 8006644:	b920      	cbnz	r0, 8006650 <_dtoa_r+0x38>
 8006646:	4bae      	ldr	r3, [pc, #696]	; (8006900 <_dtoa_r+0x2e8>)
 8006648:	21ef      	movs	r1, #239	; 0xef
 800664a:	48ae      	ldr	r0, [pc, #696]	; (8006904 <_dtoa_r+0x2ec>)
 800664c:	f001 fc90 	bl	8007f70 <__assert_func>
 8006650:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006654:	6005      	str	r5, [r0, #0]
 8006656:	60c5      	str	r5, [r0, #12]
 8006658:	69e3      	ldr	r3, [r4, #28]
 800665a:	6819      	ldr	r1, [r3, #0]
 800665c:	b151      	cbz	r1, 8006674 <_dtoa_r+0x5c>
 800665e:	685a      	ldr	r2, [r3, #4]
 8006660:	604a      	str	r2, [r1, #4]
 8006662:	2301      	movs	r3, #1
 8006664:	4093      	lsls	r3, r2
 8006666:	608b      	str	r3, [r1, #8]
 8006668:	4620      	mov	r0, r4
 800666a:	f000 ff07 	bl	800747c <_Bfree>
 800666e:	69e3      	ldr	r3, [r4, #28]
 8006670:	2200      	movs	r2, #0
 8006672:	601a      	str	r2, [r3, #0]
 8006674:	1e3b      	subs	r3, r7, #0
 8006676:	bfbb      	ittet	lt
 8006678:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800667c:	9303      	strlt	r3, [sp, #12]
 800667e:	2300      	movge	r3, #0
 8006680:	2201      	movlt	r2, #1
 8006682:	bfac      	ite	ge
 8006684:	f8c8 3000 	strge.w	r3, [r8]
 8006688:	f8c8 2000 	strlt.w	r2, [r8]
 800668c:	4b9e      	ldr	r3, [pc, #632]	; (8006908 <_dtoa_r+0x2f0>)
 800668e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006692:	ea33 0308 	bics.w	r3, r3, r8
 8006696:	d11b      	bne.n	80066d0 <_dtoa_r+0xb8>
 8006698:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800669a:	f242 730f 	movw	r3, #9999	; 0x270f
 800669e:	6013      	str	r3, [r2, #0]
 80066a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80066a4:	4333      	orrs	r3, r6
 80066a6:	f000 8593 	beq.w	80071d0 <_dtoa_r+0xbb8>
 80066aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066ac:	b963      	cbnz	r3, 80066c8 <_dtoa_r+0xb0>
 80066ae:	4b97      	ldr	r3, [pc, #604]	; (800690c <_dtoa_r+0x2f4>)
 80066b0:	e027      	b.n	8006702 <_dtoa_r+0xea>
 80066b2:	4b97      	ldr	r3, [pc, #604]	; (8006910 <_dtoa_r+0x2f8>)
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	3308      	adds	r3, #8
 80066b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066ba:	6013      	str	r3, [r2, #0]
 80066bc:	9800      	ldr	r0, [sp, #0]
 80066be:	b013      	add	sp, #76	; 0x4c
 80066c0:	ecbd 8b04 	vpop	{d8-d9}
 80066c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c8:	4b90      	ldr	r3, [pc, #576]	; (800690c <_dtoa_r+0x2f4>)
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	3303      	adds	r3, #3
 80066ce:	e7f3      	b.n	80066b8 <_dtoa_r+0xa0>
 80066d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066d4:	2200      	movs	r2, #0
 80066d6:	ec51 0b17 	vmov	r0, r1, d7
 80066da:	eeb0 8a47 	vmov.f32	s16, s14
 80066de:	eef0 8a67 	vmov.f32	s17, s15
 80066e2:	2300      	movs	r3, #0
 80066e4:	f7fa f9f8 	bl	8000ad8 <__aeabi_dcmpeq>
 80066e8:	4681      	mov	r9, r0
 80066ea:	b160      	cbz	r0, 8006706 <_dtoa_r+0xee>
 80066ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066ee:	2301      	movs	r3, #1
 80066f0:	6013      	str	r3, [r2, #0]
 80066f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 8568 	beq.w	80071ca <_dtoa_r+0xbb2>
 80066fa:	4b86      	ldr	r3, [pc, #536]	; (8006914 <_dtoa_r+0x2fc>)
 80066fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066fe:	6013      	str	r3, [r2, #0]
 8006700:	3b01      	subs	r3, #1
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	e7da      	b.n	80066bc <_dtoa_r+0xa4>
 8006706:	aa10      	add	r2, sp, #64	; 0x40
 8006708:	a911      	add	r1, sp, #68	; 0x44
 800670a:	4620      	mov	r0, r4
 800670c:	eeb0 0a48 	vmov.f32	s0, s16
 8006710:	eef0 0a68 	vmov.f32	s1, s17
 8006714:	f001 f994 	bl	8007a40 <__d2b>
 8006718:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800671c:	4682      	mov	sl, r0
 800671e:	2d00      	cmp	r5, #0
 8006720:	d07f      	beq.n	8006822 <_dtoa_r+0x20a>
 8006722:	ee18 3a90 	vmov	r3, s17
 8006726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800672a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800672e:	ec51 0b18 	vmov	r0, r1, d8
 8006732:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006736:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800673a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800673e:	4619      	mov	r1, r3
 8006740:	2200      	movs	r2, #0
 8006742:	4b75      	ldr	r3, [pc, #468]	; (8006918 <_dtoa_r+0x300>)
 8006744:	f7f9 fda8 	bl	8000298 <__aeabi_dsub>
 8006748:	a367      	add	r3, pc, #412	; (adr r3, 80068e8 <_dtoa_r+0x2d0>)
 800674a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674e:	f7f9 ff5b 	bl	8000608 <__aeabi_dmul>
 8006752:	a367      	add	r3, pc, #412	; (adr r3, 80068f0 <_dtoa_r+0x2d8>)
 8006754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006758:	f7f9 fda0 	bl	800029c <__adddf3>
 800675c:	4606      	mov	r6, r0
 800675e:	4628      	mov	r0, r5
 8006760:	460f      	mov	r7, r1
 8006762:	f7f9 fee7 	bl	8000534 <__aeabi_i2d>
 8006766:	a364      	add	r3, pc, #400	; (adr r3, 80068f8 <_dtoa_r+0x2e0>)
 8006768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676c:	f7f9 ff4c 	bl	8000608 <__aeabi_dmul>
 8006770:	4602      	mov	r2, r0
 8006772:	460b      	mov	r3, r1
 8006774:	4630      	mov	r0, r6
 8006776:	4639      	mov	r1, r7
 8006778:	f7f9 fd90 	bl	800029c <__adddf3>
 800677c:	4606      	mov	r6, r0
 800677e:	460f      	mov	r7, r1
 8006780:	f7fa f9f2 	bl	8000b68 <__aeabi_d2iz>
 8006784:	2200      	movs	r2, #0
 8006786:	4683      	mov	fp, r0
 8006788:	2300      	movs	r3, #0
 800678a:	4630      	mov	r0, r6
 800678c:	4639      	mov	r1, r7
 800678e:	f7fa f9ad 	bl	8000aec <__aeabi_dcmplt>
 8006792:	b148      	cbz	r0, 80067a8 <_dtoa_r+0x190>
 8006794:	4658      	mov	r0, fp
 8006796:	f7f9 fecd 	bl	8000534 <__aeabi_i2d>
 800679a:	4632      	mov	r2, r6
 800679c:	463b      	mov	r3, r7
 800679e:	f7fa f99b 	bl	8000ad8 <__aeabi_dcmpeq>
 80067a2:	b908      	cbnz	r0, 80067a8 <_dtoa_r+0x190>
 80067a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067a8:	f1bb 0f16 	cmp.w	fp, #22
 80067ac:	d857      	bhi.n	800685e <_dtoa_r+0x246>
 80067ae:	4b5b      	ldr	r3, [pc, #364]	; (800691c <_dtoa_r+0x304>)
 80067b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	ec51 0b18 	vmov	r0, r1, d8
 80067bc:	f7fa f996 	bl	8000aec <__aeabi_dcmplt>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d04e      	beq.n	8006862 <_dtoa_r+0x24a>
 80067c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067c8:	2300      	movs	r3, #0
 80067ca:	930c      	str	r3, [sp, #48]	; 0x30
 80067cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067ce:	1b5b      	subs	r3, r3, r5
 80067d0:	1e5a      	subs	r2, r3, #1
 80067d2:	bf45      	ittet	mi
 80067d4:	f1c3 0301 	rsbmi	r3, r3, #1
 80067d8:	9305      	strmi	r3, [sp, #20]
 80067da:	2300      	movpl	r3, #0
 80067dc:	2300      	movmi	r3, #0
 80067de:	9206      	str	r2, [sp, #24]
 80067e0:	bf54      	ite	pl
 80067e2:	9305      	strpl	r3, [sp, #20]
 80067e4:	9306      	strmi	r3, [sp, #24]
 80067e6:	f1bb 0f00 	cmp.w	fp, #0
 80067ea:	db3c      	blt.n	8006866 <_dtoa_r+0x24e>
 80067ec:	9b06      	ldr	r3, [sp, #24]
 80067ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80067f2:	445b      	add	r3, fp
 80067f4:	9306      	str	r3, [sp, #24]
 80067f6:	2300      	movs	r3, #0
 80067f8:	9308      	str	r3, [sp, #32]
 80067fa:	9b07      	ldr	r3, [sp, #28]
 80067fc:	2b09      	cmp	r3, #9
 80067fe:	d868      	bhi.n	80068d2 <_dtoa_r+0x2ba>
 8006800:	2b05      	cmp	r3, #5
 8006802:	bfc4      	itt	gt
 8006804:	3b04      	subgt	r3, #4
 8006806:	9307      	strgt	r3, [sp, #28]
 8006808:	9b07      	ldr	r3, [sp, #28]
 800680a:	f1a3 0302 	sub.w	r3, r3, #2
 800680e:	bfcc      	ite	gt
 8006810:	2500      	movgt	r5, #0
 8006812:	2501      	movle	r5, #1
 8006814:	2b03      	cmp	r3, #3
 8006816:	f200 8085 	bhi.w	8006924 <_dtoa_r+0x30c>
 800681a:	e8df f003 	tbb	[pc, r3]
 800681e:	3b2e      	.short	0x3b2e
 8006820:	5839      	.short	0x5839
 8006822:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006826:	441d      	add	r5, r3
 8006828:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800682c:	2b20      	cmp	r3, #32
 800682e:	bfc1      	itttt	gt
 8006830:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006834:	fa08 f803 	lslgt.w	r8, r8, r3
 8006838:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800683c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006840:	bfd6      	itet	le
 8006842:	f1c3 0320 	rsble	r3, r3, #32
 8006846:	ea48 0003 	orrgt.w	r0, r8, r3
 800684a:	fa06 f003 	lslle.w	r0, r6, r3
 800684e:	f7f9 fe61 	bl	8000514 <__aeabi_ui2d>
 8006852:	2201      	movs	r2, #1
 8006854:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006858:	3d01      	subs	r5, #1
 800685a:	920e      	str	r2, [sp, #56]	; 0x38
 800685c:	e76f      	b.n	800673e <_dtoa_r+0x126>
 800685e:	2301      	movs	r3, #1
 8006860:	e7b3      	b.n	80067ca <_dtoa_r+0x1b2>
 8006862:	900c      	str	r0, [sp, #48]	; 0x30
 8006864:	e7b2      	b.n	80067cc <_dtoa_r+0x1b4>
 8006866:	9b05      	ldr	r3, [sp, #20]
 8006868:	eba3 030b 	sub.w	r3, r3, fp
 800686c:	9305      	str	r3, [sp, #20]
 800686e:	f1cb 0300 	rsb	r3, fp, #0
 8006872:	9308      	str	r3, [sp, #32]
 8006874:	2300      	movs	r3, #0
 8006876:	930b      	str	r3, [sp, #44]	; 0x2c
 8006878:	e7bf      	b.n	80067fa <_dtoa_r+0x1e2>
 800687a:	2300      	movs	r3, #0
 800687c:	9309      	str	r3, [sp, #36]	; 0x24
 800687e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006880:	2b00      	cmp	r3, #0
 8006882:	dc52      	bgt.n	800692a <_dtoa_r+0x312>
 8006884:	2301      	movs	r3, #1
 8006886:	9301      	str	r3, [sp, #4]
 8006888:	9304      	str	r3, [sp, #16]
 800688a:	461a      	mov	r2, r3
 800688c:	920a      	str	r2, [sp, #40]	; 0x28
 800688e:	e00b      	b.n	80068a8 <_dtoa_r+0x290>
 8006890:	2301      	movs	r3, #1
 8006892:	e7f3      	b.n	800687c <_dtoa_r+0x264>
 8006894:	2300      	movs	r3, #0
 8006896:	9309      	str	r3, [sp, #36]	; 0x24
 8006898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800689a:	445b      	add	r3, fp
 800689c:	9301      	str	r3, [sp, #4]
 800689e:	3301      	adds	r3, #1
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	9304      	str	r3, [sp, #16]
 80068a4:	bfb8      	it	lt
 80068a6:	2301      	movlt	r3, #1
 80068a8:	69e0      	ldr	r0, [r4, #28]
 80068aa:	2100      	movs	r1, #0
 80068ac:	2204      	movs	r2, #4
 80068ae:	f102 0614 	add.w	r6, r2, #20
 80068b2:	429e      	cmp	r6, r3
 80068b4:	d93d      	bls.n	8006932 <_dtoa_r+0x31a>
 80068b6:	6041      	str	r1, [r0, #4]
 80068b8:	4620      	mov	r0, r4
 80068ba:	f000 fd9f 	bl	80073fc <_Balloc>
 80068be:	9000      	str	r0, [sp, #0]
 80068c0:	2800      	cmp	r0, #0
 80068c2:	d139      	bne.n	8006938 <_dtoa_r+0x320>
 80068c4:	4b16      	ldr	r3, [pc, #88]	; (8006920 <_dtoa_r+0x308>)
 80068c6:	4602      	mov	r2, r0
 80068c8:	f240 11af 	movw	r1, #431	; 0x1af
 80068cc:	e6bd      	b.n	800664a <_dtoa_r+0x32>
 80068ce:	2301      	movs	r3, #1
 80068d0:	e7e1      	b.n	8006896 <_dtoa_r+0x27e>
 80068d2:	2501      	movs	r5, #1
 80068d4:	2300      	movs	r3, #0
 80068d6:	9307      	str	r3, [sp, #28]
 80068d8:	9509      	str	r5, [sp, #36]	; 0x24
 80068da:	f04f 33ff 	mov.w	r3, #4294967295
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	9304      	str	r3, [sp, #16]
 80068e2:	2200      	movs	r2, #0
 80068e4:	2312      	movs	r3, #18
 80068e6:	e7d1      	b.n	800688c <_dtoa_r+0x274>
 80068e8:	636f4361 	.word	0x636f4361
 80068ec:	3fd287a7 	.word	0x3fd287a7
 80068f0:	8b60c8b3 	.word	0x8b60c8b3
 80068f4:	3fc68a28 	.word	0x3fc68a28
 80068f8:	509f79fb 	.word	0x509f79fb
 80068fc:	3fd34413 	.word	0x3fd34413
 8006900:	080086a5 	.word	0x080086a5
 8006904:	080086bc 	.word	0x080086bc
 8006908:	7ff00000 	.word	0x7ff00000
 800690c:	080086a1 	.word	0x080086a1
 8006910:	08008698 	.word	0x08008698
 8006914:	08008675 	.word	0x08008675
 8006918:	3ff80000 	.word	0x3ff80000
 800691c:	080087a8 	.word	0x080087a8
 8006920:	08008714 	.word	0x08008714
 8006924:	2301      	movs	r3, #1
 8006926:	9309      	str	r3, [sp, #36]	; 0x24
 8006928:	e7d7      	b.n	80068da <_dtoa_r+0x2c2>
 800692a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800692c:	9301      	str	r3, [sp, #4]
 800692e:	9304      	str	r3, [sp, #16]
 8006930:	e7ba      	b.n	80068a8 <_dtoa_r+0x290>
 8006932:	3101      	adds	r1, #1
 8006934:	0052      	lsls	r2, r2, #1
 8006936:	e7ba      	b.n	80068ae <_dtoa_r+0x296>
 8006938:	69e3      	ldr	r3, [r4, #28]
 800693a:	9a00      	ldr	r2, [sp, #0]
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	9b04      	ldr	r3, [sp, #16]
 8006940:	2b0e      	cmp	r3, #14
 8006942:	f200 80a8 	bhi.w	8006a96 <_dtoa_r+0x47e>
 8006946:	2d00      	cmp	r5, #0
 8006948:	f000 80a5 	beq.w	8006a96 <_dtoa_r+0x47e>
 800694c:	f1bb 0f00 	cmp.w	fp, #0
 8006950:	dd38      	ble.n	80069c4 <_dtoa_r+0x3ac>
 8006952:	4bc0      	ldr	r3, [pc, #768]	; (8006c54 <_dtoa_r+0x63c>)
 8006954:	f00b 020f 	and.w	r2, fp, #15
 8006958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800695c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006960:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006964:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006968:	d019      	beq.n	800699e <_dtoa_r+0x386>
 800696a:	4bbb      	ldr	r3, [pc, #748]	; (8006c58 <_dtoa_r+0x640>)
 800696c:	ec51 0b18 	vmov	r0, r1, d8
 8006970:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006974:	f7f9 ff72 	bl	800085c <__aeabi_ddiv>
 8006978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800697c:	f008 080f 	and.w	r8, r8, #15
 8006980:	2503      	movs	r5, #3
 8006982:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006c58 <_dtoa_r+0x640>
 8006986:	f1b8 0f00 	cmp.w	r8, #0
 800698a:	d10a      	bne.n	80069a2 <_dtoa_r+0x38a>
 800698c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006990:	4632      	mov	r2, r6
 8006992:	463b      	mov	r3, r7
 8006994:	f7f9 ff62 	bl	800085c <__aeabi_ddiv>
 8006998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800699c:	e02b      	b.n	80069f6 <_dtoa_r+0x3de>
 800699e:	2502      	movs	r5, #2
 80069a0:	e7ef      	b.n	8006982 <_dtoa_r+0x36a>
 80069a2:	f018 0f01 	tst.w	r8, #1
 80069a6:	d008      	beq.n	80069ba <_dtoa_r+0x3a2>
 80069a8:	4630      	mov	r0, r6
 80069aa:	4639      	mov	r1, r7
 80069ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 80069b0:	f7f9 fe2a 	bl	8000608 <__aeabi_dmul>
 80069b4:	3501      	adds	r5, #1
 80069b6:	4606      	mov	r6, r0
 80069b8:	460f      	mov	r7, r1
 80069ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80069be:	f109 0908 	add.w	r9, r9, #8
 80069c2:	e7e0      	b.n	8006986 <_dtoa_r+0x36e>
 80069c4:	f000 809f 	beq.w	8006b06 <_dtoa_r+0x4ee>
 80069c8:	f1cb 0600 	rsb	r6, fp, #0
 80069cc:	4ba1      	ldr	r3, [pc, #644]	; (8006c54 <_dtoa_r+0x63c>)
 80069ce:	4fa2      	ldr	r7, [pc, #648]	; (8006c58 <_dtoa_r+0x640>)
 80069d0:	f006 020f 	and.w	r2, r6, #15
 80069d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069dc:	ec51 0b18 	vmov	r0, r1, d8
 80069e0:	f7f9 fe12 	bl	8000608 <__aeabi_dmul>
 80069e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069e8:	1136      	asrs	r6, r6, #4
 80069ea:	2300      	movs	r3, #0
 80069ec:	2502      	movs	r5, #2
 80069ee:	2e00      	cmp	r6, #0
 80069f0:	d17e      	bne.n	8006af0 <_dtoa_r+0x4d8>
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1d0      	bne.n	8006998 <_dtoa_r+0x380>
 80069f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f000 8084 	beq.w	8006b0a <_dtoa_r+0x4f2>
 8006a02:	4b96      	ldr	r3, [pc, #600]	; (8006c5c <_dtoa_r+0x644>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	4640      	mov	r0, r8
 8006a08:	4649      	mov	r1, r9
 8006a0a:	f7fa f86f 	bl	8000aec <__aeabi_dcmplt>
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	d07b      	beq.n	8006b0a <_dtoa_r+0x4f2>
 8006a12:	9b04      	ldr	r3, [sp, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d078      	beq.n	8006b0a <_dtoa_r+0x4f2>
 8006a18:	9b01      	ldr	r3, [sp, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	dd39      	ble.n	8006a92 <_dtoa_r+0x47a>
 8006a1e:	4b90      	ldr	r3, [pc, #576]	; (8006c60 <_dtoa_r+0x648>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	4640      	mov	r0, r8
 8006a24:	4649      	mov	r1, r9
 8006a26:	f7f9 fdef 	bl	8000608 <__aeabi_dmul>
 8006a2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a2e:	9e01      	ldr	r6, [sp, #4]
 8006a30:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006a34:	3501      	adds	r5, #1
 8006a36:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	f7f9 fd7a 	bl	8000534 <__aeabi_i2d>
 8006a40:	4642      	mov	r2, r8
 8006a42:	464b      	mov	r3, r9
 8006a44:	f7f9 fde0 	bl	8000608 <__aeabi_dmul>
 8006a48:	4b86      	ldr	r3, [pc, #536]	; (8006c64 <_dtoa_r+0x64c>)
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f7f9 fc26 	bl	800029c <__adddf3>
 8006a50:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006a54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a58:	9303      	str	r3, [sp, #12]
 8006a5a:	2e00      	cmp	r6, #0
 8006a5c:	d158      	bne.n	8006b10 <_dtoa_r+0x4f8>
 8006a5e:	4b82      	ldr	r3, [pc, #520]	; (8006c68 <_dtoa_r+0x650>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	4640      	mov	r0, r8
 8006a64:	4649      	mov	r1, r9
 8006a66:	f7f9 fc17 	bl	8000298 <__aeabi_dsub>
 8006a6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a6e:	4680      	mov	r8, r0
 8006a70:	4689      	mov	r9, r1
 8006a72:	f7fa f859 	bl	8000b28 <__aeabi_dcmpgt>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f040 8296 	bne.w	8006fa8 <_dtoa_r+0x990>
 8006a7c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006a80:	4640      	mov	r0, r8
 8006a82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a86:	4649      	mov	r1, r9
 8006a88:	f7fa f830 	bl	8000aec <__aeabi_dcmplt>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	f040 8289 	bne.w	8006fa4 <_dtoa_r+0x98c>
 8006a92:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006a96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f2c0 814e 	blt.w	8006d3a <_dtoa_r+0x722>
 8006a9e:	f1bb 0f0e 	cmp.w	fp, #14
 8006aa2:	f300 814a 	bgt.w	8006d3a <_dtoa_r+0x722>
 8006aa6:	4b6b      	ldr	r3, [pc, #428]	; (8006c54 <_dtoa_r+0x63c>)
 8006aa8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006aac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f280 80dc 	bge.w	8006c70 <_dtoa_r+0x658>
 8006ab8:	9b04      	ldr	r3, [sp, #16]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f300 80d8 	bgt.w	8006c70 <_dtoa_r+0x658>
 8006ac0:	f040 826f 	bne.w	8006fa2 <_dtoa_r+0x98a>
 8006ac4:	4b68      	ldr	r3, [pc, #416]	; (8006c68 <_dtoa_r+0x650>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	4640      	mov	r0, r8
 8006aca:	4649      	mov	r1, r9
 8006acc:	f7f9 fd9c 	bl	8000608 <__aeabi_dmul>
 8006ad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ad4:	f7fa f81e 	bl	8000b14 <__aeabi_dcmpge>
 8006ad8:	9e04      	ldr	r6, [sp, #16]
 8006ada:	4637      	mov	r7, r6
 8006adc:	2800      	cmp	r0, #0
 8006ade:	f040 8245 	bne.w	8006f6c <_dtoa_r+0x954>
 8006ae2:	9d00      	ldr	r5, [sp, #0]
 8006ae4:	2331      	movs	r3, #49	; 0x31
 8006ae6:	f805 3b01 	strb.w	r3, [r5], #1
 8006aea:	f10b 0b01 	add.w	fp, fp, #1
 8006aee:	e241      	b.n	8006f74 <_dtoa_r+0x95c>
 8006af0:	07f2      	lsls	r2, r6, #31
 8006af2:	d505      	bpl.n	8006b00 <_dtoa_r+0x4e8>
 8006af4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006af8:	f7f9 fd86 	bl	8000608 <__aeabi_dmul>
 8006afc:	3501      	adds	r5, #1
 8006afe:	2301      	movs	r3, #1
 8006b00:	1076      	asrs	r6, r6, #1
 8006b02:	3708      	adds	r7, #8
 8006b04:	e773      	b.n	80069ee <_dtoa_r+0x3d6>
 8006b06:	2502      	movs	r5, #2
 8006b08:	e775      	b.n	80069f6 <_dtoa_r+0x3de>
 8006b0a:	9e04      	ldr	r6, [sp, #16]
 8006b0c:	465f      	mov	r7, fp
 8006b0e:	e792      	b.n	8006a36 <_dtoa_r+0x41e>
 8006b10:	9900      	ldr	r1, [sp, #0]
 8006b12:	4b50      	ldr	r3, [pc, #320]	; (8006c54 <_dtoa_r+0x63c>)
 8006b14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b18:	4431      	add	r1, r6
 8006b1a:	9102      	str	r1, [sp, #8]
 8006b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b1e:	eeb0 9a47 	vmov.f32	s18, s14
 8006b22:	eef0 9a67 	vmov.f32	s19, s15
 8006b26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006b2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b2e:	2900      	cmp	r1, #0
 8006b30:	d044      	beq.n	8006bbc <_dtoa_r+0x5a4>
 8006b32:	494e      	ldr	r1, [pc, #312]	; (8006c6c <_dtoa_r+0x654>)
 8006b34:	2000      	movs	r0, #0
 8006b36:	f7f9 fe91 	bl	800085c <__aeabi_ddiv>
 8006b3a:	ec53 2b19 	vmov	r2, r3, d9
 8006b3e:	f7f9 fbab 	bl	8000298 <__aeabi_dsub>
 8006b42:	9d00      	ldr	r5, [sp, #0]
 8006b44:	ec41 0b19 	vmov	d9, r0, r1
 8006b48:	4649      	mov	r1, r9
 8006b4a:	4640      	mov	r0, r8
 8006b4c:	f7fa f80c 	bl	8000b68 <__aeabi_d2iz>
 8006b50:	4606      	mov	r6, r0
 8006b52:	f7f9 fcef 	bl	8000534 <__aeabi_i2d>
 8006b56:	4602      	mov	r2, r0
 8006b58:	460b      	mov	r3, r1
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	f7f9 fb9b 	bl	8000298 <__aeabi_dsub>
 8006b62:	3630      	adds	r6, #48	; 0x30
 8006b64:	f805 6b01 	strb.w	r6, [r5], #1
 8006b68:	ec53 2b19 	vmov	r2, r3, d9
 8006b6c:	4680      	mov	r8, r0
 8006b6e:	4689      	mov	r9, r1
 8006b70:	f7f9 ffbc 	bl	8000aec <__aeabi_dcmplt>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d164      	bne.n	8006c42 <_dtoa_r+0x62a>
 8006b78:	4642      	mov	r2, r8
 8006b7a:	464b      	mov	r3, r9
 8006b7c:	4937      	ldr	r1, [pc, #220]	; (8006c5c <_dtoa_r+0x644>)
 8006b7e:	2000      	movs	r0, #0
 8006b80:	f7f9 fb8a 	bl	8000298 <__aeabi_dsub>
 8006b84:	ec53 2b19 	vmov	r2, r3, d9
 8006b88:	f7f9 ffb0 	bl	8000aec <__aeabi_dcmplt>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	f040 80b6 	bne.w	8006cfe <_dtoa_r+0x6e6>
 8006b92:	9b02      	ldr	r3, [sp, #8]
 8006b94:	429d      	cmp	r5, r3
 8006b96:	f43f af7c 	beq.w	8006a92 <_dtoa_r+0x47a>
 8006b9a:	4b31      	ldr	r3, [pc, #196]	; (8006c60 <_dtoa_r+0x648>)
 8006b9c:	ec51 0b19 	vmov	r0, r1, d9
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f7f9 fd31 	bl	8000608 <__aeabi_dmul>
 8006ba6:	4b2e      	ldr	r3, [pc, #184]	; (8006c60 <_dtoa_r+0x648>)
 8006ba8:	ec41 0b19 	vmov	d9, r0, r1
 8006bac:	2200      	movs	r2, #0
 8006bae:	4640      	mov	r0, r8
 8006bb0:	4649      	mov	r1, r9
 8006bb2:	f7f9 fd29 	bl	8000608 <__aeabi_dmul>
 8006bb6:	4680      	mov	r8, r0
 8006bb8:	4689      	mov	r9, r1
 8006bba:	e7c5      	b.n	8006b48 <_dtoa_r+0x530>
 8006bbc:	ec51 0b17 	vmov	r0, r1, d7
 8006bc0:	f7f9 fd22 	bl	8000608 <__aeabi_dmul>
 8006bc4:	9b02      	ldr	r3, [sp, #8]
 8006bc6:	9d00      	ldr	r5, [sp, #0]
 8006bc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006bca:	ec41 0b19 	vmov	d9, r0, r1
 8006bce:	4649      	mov	r1, r9
 8006bd0:	4640      	mov	r0, r8
 8006bd2:	f7f9 ffc9 	bl	8000b68 <__aeabi_d2iz>
 8006bd6:	4606      	mov	r6, r0
 8006bd8:	f7f9 fcac 	bl	8000534 <__aeabi_i2d>
 8006bdc:	3630      	adds	r6, #48	; 0x30
 8006bde:	4602      	mov	r2, r0
 8006be0:	460b      	mov	r3, r1
 8006be2:	4640      	mov	r0, r8
 8006be4:	4649      	mov	r1, r9
 8006be6:	f7f9 fb57 	bl	8000298 <__aeabi_dsub>
 8006bea:	f805 6b01 	strb.w	r6, [r5], #1
 8006bee:	9b02      	ldr	r3, [sp, #8]
 8006bf0:	429d      	cmp	r5, r3
 8006bf2:	4680      	mov	r8, r0
 8006bf4:	4689      	mov	r9, r1
 8006bf6:	f04f 0200 	mov.w	r2, #0
 8006bfa:	d124      	bne.n	8006c46 <_dtoa_r+0x62e>
 8006bfc:	4b1b      	ldr	r3, [pc, #108]	; (8006c6c <_dtoa_r+0x654>)
 8006bfe:	ec51 0b19 	vmov	r0, r1, d9
 8006c02:	f7f9 fb4b 	bl	800029c <__adddf3>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4640      	mov	r0, r8
 8006c0c:	4649      	mov	r1, r9
 8006c0e:	f7f9 ff8b 	bl	8000b28 <__aeabi_dcmpgt>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	d173      	bne.n	8006cfe <_dtoa_r+0x6e6>
 8006c16:	ec53 2b19 	vmov	r2, r3, d9
 8006c1a:	4914      	ldr	r1, [pc, #80]	; (8006c6c <_dtoa_r+0x654>)
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	f7f9 fb3b 	bl	8000298 <__aeabi_dsub>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4640      	mov	r0, r8
 8006c28:	4649      	mov	r1, r9
 8006c2a:	f7f9 ff5f 	bl	8000aec <__aeabi_dcmplt>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	f43f af2f 	beq.w	8006a92 <_dtoa_r+0x47a>
 8006c34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006c36:	1e6b      	subs	r3, r5, #1
 8006c38:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c3e:	2b30      	cmp	r3, #48	; 0x30
 8006c40:	d0f8      	beq.n	8006c34 <_dtoa_r+0x61c>
 8006c42:	46bb      	mov	fp, r7
 8006c44:	e04a      	b.n	8006cdc <_dtoa_r+0x6c4>
 8006c46:	4b06      	ldr	r3, [pc, #24]	; (8006c60 <_dtoa_r+0x648>)
 8006c48:	f7f9 fcde 	bl	8000608 <__aeabi_dmul>
 8006c4c:	4680      	mov	r8, r0
 8006c4e:	4689      	mov	r9, r1
 8006c50:	e7bd      	b.n	8006bce <_dtoa_r+0x5b6>
 8006c52:	bf00      	nop
 8006c54:	080087a8 	.word	0x080087a8
 8006c58:	08008780 	.word	0x08008780
 8006c5c:	3ff00000 	.word	0x3ff00000
 8006c60:	40240000 	.word	0x40240000
 8006c64:	401c0000 	.word	0x401c0000
 8006c68:	40140000 	.word	0x40140000
 8006c6c:	3fe00000 	.word	0x3fe00000
 8006c70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c74:	9d00      	ldr	r5, [sp, #0]
 8006c76:	4642      	mov	r2, r8
 8006c78:	464b      	mov	r3, r9
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	4639      	mov	r1, r7
 8006c7e:	f7f9 fded 	bl	800085c <__aeabi_ddiv>
 8006c82:	f7f9 ff71 	bl	8000b68 <__aeabi_d2iz>
 8006c86:	9001      	str	r0, [sp, #4]
 8006c88:	f7f9 fc54 	bl	8000534 <__aeabi_i2d>
 8006c8c:	4642      	mov	r2, r8
 8006c8e:	464b      	mov	r3, r9
 8006c90:	f7f9 fcba 	bl	8000608 <__aeabi_dmul>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	4630      	mov	r0, r6
 8006c9a:	4639      	mov	r1, r7
 8006c9c:	f7f9 fafc 	bl	8000298 <__aeabi_dsub>
 8006ca0:	9e01      	ldr	r6, [sp, #4]
 8006ca2:	9f04      	ldr	r7, [sp, #16]
 8006ca4:	3630      	adds	r6, #48	; 0x30
 8006ca6:	f805 6b01 	strb.w	r6, [r5], #1
 8006caa:	9e00      	ldr	r6, [sp, #0]
 8006cac:	1bae      	subs	r6, r5, r6
 8006cae:	42b7      	cmp	r7, r6
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	d134      	bne.n	8006d20 <_dtoa_r+0x708>
 8006cb6:	f7f9 faf1 	bl	800029c <__adddf3>
 8006cba:	4642      	mov	r2, r8
 8006cbc:	464b      	mov	r3, r9
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	460f      	mov	r7, r1
 8006cc2:	f7f9 ff31 	bl	8000b28 <__aeabi_dcmpgt>
 8006cc6:	b9c8      	cbnz	r0, 8006cfc <_dtoa_r+0x6e4>
 8006cc8:	4642      	mov	r2, r8
 8006cca:	464b      	mov	r3, r9
 8006ccc:	4630      	mov	r0, r6
 8006cce:	4639      	mov	r1, r7
 8006cd0:	f7f9 ff02 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cd4:	b110      	cbz	r0, 8006cdc <_dtoa_r+0x6c4>
 8006cd6:	9b01      	ldr	r3, [sp, #4]
 8006cd8:	07db      	lsls	r3, r3, #31
 8006cda:	d40f      	bmi.n	8006cfc <_dtoa_r+0x6e4>
 8006cdc:	4651      	mov	r1, sl
 8006cde:	4620      	mov	r0, r4
 8006ce0:	f000 fbcc 	bl	800747c <_Bfree>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ce8:	702b      	strb	r3, [r5, #0]
 8006cea:	f10b 0301 	add.w	r3, fp, #1
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f43f ace2 	beq.w	80066bc <_dtoa_r+0xa4>
 8006cf8:	601d      	str	r5, [r3, #0]
 8006cfa:	e4df      	b.n	80066bc <_dtoa_r+0xa4>
 8006cfc:	465f      	mov	r7, fp
 8006cfe:	462b      	mov	r3, r5
 8006d00:	461d      	mov	r5, r3
 8006d02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d06:	2a39      	cmp	r2, #57	; 0x39
 8006d08:	d106      	bne.n	8006d18 <_dtoa_r+0x700>
 8006d0a:	9a00      	ldr	r2, [sp, #0]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d1f7      	bne.n	8006d00 <_dtoa_r+0x6e8>
 8006d10:	9900      	ldr	r1, [sp, #0]
 8006d12:	2230      	movs	r2, #48	; 0x30
 8006d14:	3701      	adds	r7, #1
 8006d16:	700a      	strb	r2, [r1, #0]
 8006d18:	781a      	ldrb	r2, [r3, #0]
 8006d1a:	3201      	adds	r2, #1
 8006d1c:	701a      	strb	r2, [r3, #0]
 8006d1e:	e790      	b.n	8006c42 <_dtoa_r+0x62a>
 8006d20:	4ba3      	ldr	r3, [pc, #652]	; (8006fb0 <_dtoa_r+0x998>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	f7f9 fc70 	bl	8000608 <__aeabi_dmul>
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	460f      	mov	r7, r1
 8006d30:	f7f9 fed2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	d09e      	beq.n	8006c76 <_dtoa_r+0x65e>
 8006d38:	e7d0      	b.n	8006cdc <_dtoa_r+0x6c4>
 8006d3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d3c:	2a00      	cmp	r2, #0
 8006d3e:	f000 80ca 	beq.w	8006ed6 <_dtoa_r+0x8be>
 8006d42:	9a07      	ldr	r2, [sp, #28]
 8006d44:	2a01      	cmp	r2, #1
 8006d46:	f300 80ad 	bgt.w	8006ea4 <_dtoa_r+0x88c>
 8006d4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d4c:	2a00      	cmp	r2, #0
 8006d4e:	f000 80a5 	beq.w	8006e9c <_dtoa_r+0x884>
 8006d52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d56:	9e08      	ldr	r6, [sp, #32]
 8006d58:	9d05      	ldr	r5, [sp, #20]
 8006d5a:	9a05      	ldr	r2, [sp, #20]
 8006d5c:	441a      	add	r2, r3
 8006d5e:	9205      	str	r2, [sp, #20]
 8006d60:	9a06      	ldr	r2, [sp, #24]
 8006d62:	2101      	movs	r1, #1
 8006d64:	441a      	add	r2, r3
 8006d66:	4620      	mov	r0, r4
 8006d68:	9206      	str	r2, [sp, #24]
 8006d6a:	f000 fc3d 	bl	80075e8 <__i2b>
 8006d6e:	4607      	mov	r7, r0
 8006d70:	b165      	cbz	r5, 8006d8c <_dtoa_r+0x774>
 8006d72:	9b06      	ldr	r3, [sp, #24]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	dd09      	ble.n	8006d8c <_dtoa_r+0x774>
 8006d78:	42ab      	cmp	r3, r5
 8006d7a:	9a05      	ldr	r2, [sp, #20]
 8006d7c:	bfa8      	it	ge
 8006d7e:	462b      	movge	r3, r5
 8006d80:	1ad2      	subs	r2, r2, r3
 8006d82:	9205      	str	r2, [sp, #20]
 8006d84:	9a06      	ldr	r2, [sp, #24]
 8006d86:	1aed      	subs	r5, r5, r3
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	9306      	str	r3, [sp, #24]
 8006d8c:	9b08      	ldr	r3, [sp, #32]
 8006d8e:	b1f3      	cbz	r3, 8006dce <_dtoa_r+0x7b6>
 8006d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f000 80a3 	beq.w	8006ede <_dtoa_r+0x8c6>
 8006d98:	2e00      	cmp	r6, #0
 8006d9a:	dd10      	ble.n	8006dbe <_dtoa_r+0x7a6>
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	4632      	mov	r2, r6
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fce1 	bl	8007768 <__pow5mult>
 8006da6:	4652      	mov	r2, sl
 8006da8:	4601      	mov	r1, r0
 8006daa:	4607      	mov	r7, r0
 8006dac:	4620      	mov	r0, r4
 8006dae:	f000 fc31 	bl	8007614 <__multiply>
 8006db2:	4651      	mov	r1, sl
 8006db4:	4680      	mov	r8, r0
 8006db6:	4620      	mov	r0, r4
 8006db8:	f000 fb60 	bl	800747c <_Bfree>
 8006dbc:	46c2      	mov	sl, r8
 8006dbe:	9b08      	ldr	r3, [sp, #32]
 8006dc0:	1b9a      	subs	r2, r3, r6
 8006dc2:	d004      	beq.n	8006dce <_dtoa_r+0x7b6>
 8006dc4:	4651      	mov	r1, sl
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f000 fcce 	bl	8007768 <__pow5mult>
 8006dcc:	4682      	mov	sl, r0
 8006dce:	2101      	movs	r1, #1
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f000 fc09 	bl	80075e8 <__i2b>
 8006dd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	4606      	mov	r6, r0
 8006ddc:	f340 8081 	ble.w	8006ee2 <_dtoa_r+0x8ca>
 8006de0:	461a      	mov	r2, r3
 8006de2:	4601      	mov	r1, r0
 8006de4:	4620      	mov	r0, r4
 8006de6:	f000 fcbf 	bl	8007768 <__pow5mult>
 8006dea:	9b07      	ldr	r3, [sp, #28]
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	4606      	mov	r6, r0
 8006df0:	dd7a      	ble.n	8006ee8 <_dtoa_r+0x8d0>
 8006df2:	f04f 0800 	mov.w	r8, #0
 8006df6:	6933      	ldr	r3, [r6, #16]
 8006df8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006dfc:	6918      	ldr	r0, [r3, #16]
 8006dfe:	f000 fba5 	bl	800754c <__hi0bits>
 8006e02:	f1c0 0020 	rsb	r0, r0, #32
 8006e06:	9b06      	ldr	r3, [sp, #24]
 8006e08:	4418      	add	r0, r3
 8006e0a:	f010 001f 	ands.w	r0, r0, #31
 8006e0e:	f000 8094 	beq.w	8006f3a <_dtoa_r+0x922>
 8006e12:	f1c0 0320 	rsb	r3, r0, #32
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	f340 8085 	ble.w	8006f26 <_dtoa_r+0x90e>
 8006e1c:	9b05      	ldr	r3, [sp, #20]
 8006e1e:	f1c0 001c 	rsb	r0, r0, #28
 8006e22:	4403      	add	r3, r0
 8006e24:	9305      	str	r3, [sp, #20]
 8006e26:	9b06      	ldr	r3, [sp, #24]
 8006e28:	4403      	add	r3, r0
 8006e2a:	4405      	add	r5, r0
 8006e2c:	9306      	str	r3, [sp, #24]
 8006e2e:	9b05      	ldr	r3, [sp, #20]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	dd05      	ble.n	8006e40 <_dtoa_r+0x828>
 8006e34:	4651      	mov	r1, sl
 8006e36:	461a      	mov	r2, r3
 8006e38:	4620      	mov	r0, r4
 8006e3a:	f000 fcef 	bl	800781c <__lshift>
 8006e3e:	4682      	mov	sl, r0
 8006e40:	9b06      	ldr	r3, [sp, #24]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	dd05      	ble.n	8006e52 <_dtoa_r+0x83a>
 8006e46:	4631      	mov	r1, r6
 8006e48:	461a      	mov	r2, r3
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 fce6 	bl	800781c <__lshift>
 8006e50:	4606      	mov	r6, r0
 8006e52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d072      	beq.n	8006f3e <_dtoa_r+0x926>
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4650      	mov	r0, sl
 8006e5c:	f000 fd4a 	bl	80078f4 <__mcmp>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	da6c      	bge.n	8006f3e <_dtoa_r+0x926>
 8006e64:	2300      	movs	r3, #0
 8006e66:	4651      	mov	r1, sl
 8006e68:	220a      	movs	r2, #10
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	f000 fb28 	bl	80074c0 <__multadd>
 8006e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e76:	4682      	mov	sl, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 81b0 	beq.w	80071de <_dtoa_r+0xbc6>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	4639      	mov	r1, r7
 8006e82:	220a      	movs	r2, #10
 8006e84:	4620      	mov	r0, r4
 8006e86:	f000 fb1b 	bl	80074c0 <__multadd>
 8006e8a:	9b01      	ldr	r3, [sp, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	4607      	mov	r7, r0
 8006e90:	f300 8096 	bgt.w	8006fc0 <_dtoa_r+0x9a8>
 8006e94:	9b07      	ldr	r3, [sp, #28]
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	dc59      	bgt.n	8006f4e <_dtoa_r+0x936>
 8006e9a:	e091      	b.n	8006fc0 <_dtoa_r+0x9a8>
 8006e9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ea2:	e758      	b.n	8006d56 <_dtoa_r+0x73e>
 8006ea4:	9b04      	ldr	r3, [sp, #16]
 8006ea6:	1e5e      	subs	r6, r3, #1
 8006ea8:	9b08      	ldr	r3, [sp, #32]
 8006eaa:	42b3      	cmp	r3, r6
 8006eac:	bfbf      	itttt	lt
 8006eae:	9b08      	ldrlt	r3, [sp, #32]
 8006eb0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006eb2:	9608      	strlt	r6, [sp, #32]
 8006eb4:	1af3      	sublt	r3, r6, r3
 8006eb6:	bfb4      	ite	lt
 8006eb8:	18d2      	addlt	r2, r2, r3
 8006eba:	1b9e      	subge	r6, r3, r6
 8006ebc:	9b04      	ldr	r3, [sp, #16]
 8006ebe:	bfbc      	itt	lt
 8006ec0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006ec2:	2600      	movlt	r6, #0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	bfb7      	itett	lt
 8006ec8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006ecc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006ed0:	1a9d      	sublt	r5, r3, r2
 8006ed2:	2300      	movlt	r3, #0
 8006ed4:	e741      	b.n	8006d5a <_dtoa_r+0x742>
 8006ed6:	9e08      	ldr	r6, [sp, #32]
 8006ed8:	9d05      	ldr	r5, [sp, #20]
 8006eda:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006edc:	e748      	b.n	8006d70 <_dtoa_r+0x758>
 8006ede:	9a08      	ldr	r2, [sp, #32]
 8006ee0:	e770      	b.n	8006dc4 <_dtoa_r+0x7ac>
 8006ee2:	9b07      	ldr	r3, [sp, #28]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	dc19      	bgt.n	8006f1c <_dtoa_r+0x904>
 8006ee8:	9b02      	ldr	r3, [sp, #8]
 8006eea:	b9bb      	cbnz	r3, 8006f1c <_dtoa_r+0x904>
 8006eec:	9b03      	ldr	r3, [sp, #12]
 8006eee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ef2:	b99b      	cbnz	r3, 8006f1c <_dtoa_r+0x904>
 8006ef4:	9b03      	ldr	r3, [sp, #12]
 8006ef6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006efa:	0d1b      	lsrs	r3, r3, #20
 8006efc:	051b      	lsls	r3, r3, #20
 8006efe:	b183      	cbz	r3, 8006f22 <_dtoa_r+0x90a>
 8006f00:	9b05      	ldr	r3, [sp, #20]
 8006f02:	3301      	adds	r3, #1
 8006f04:	9305      	str	r3, [sp, #20]
 8006f06:	9b06      	ldr	r3, [sp, #24]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	9306      	str	r3, [sp, #24]
 8006f0c:	f04f 0801 	mov.w	r8, #1
 8006f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f47f af6f 	bne.w	8006df6 <_dtoa_r+0x7de>
 8006f18:	2001      	movs	r0, #1
 8006f1a:	e774      	b.n	8006e06 <_dtoa_r+0x7ee>
 8006f1c:	f04f 0800 	mov.w	r8, #0
 8006f20:	e7f6      	b.n	8006f10 <_dtoa_r+0x8f8>
 8006f22:	4698      	mov	r8, r3
 8006f24:	e7f4      	b.n	8006f10 <_dtoa_r+0x8f8>
 8006f26:	d082      	beq.n	8006e2e <_dtoa_r+0x816>
 8006f28:	9a05      	ldr	r2, [sp, #20]
 8006f2a:	331c      	adds	r3, #28
 8006f2c:	441a      	add	r2, r3
 8006f2e:	9205      	str	r2, [sp, #20]
 8006f30:	9a06      	ldr	r2, [sp, #24]
 8006f32:	441a      	add	r2, r3
 8006f34:	441d      	add	r5, r3
 8006f36:	9206      	str	r2, [sp, #24]
 8006f38:	e779      	b.n	8006e2e <_dtoa_r+0x816>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	e7f4      	b.n	8006f28 <_dtoa_r+0x910>
 8006f3e:	9b04      	ldr	r3, [sp, #16]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dc37      	bgt.n	8006fb4 <_dtoa_r+0x99c>
 8006f44:	9b07      	ldr	r3, [sp, #28]
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	dd34      	ble.n	8006fb4 <_dtoa_r+0x99c>
 8006f4a:	9b04      	ldr	r3, [sp, #16]
 8006f4c:	9301      	str	r3, [sp, #4]
 8006f4e:	9b01      	ldr	r3, [sp, #4]
 8006f50:	b963      	cbnz	r3, 8006f6c <_dtoa_r+0x954>
 8006f52:	4631      	mov	r1, r6
 8006f54:	2205      	movs	r2, #5
 8006f56:	4620      	mov	r0, r4
 8006f58:	f000 fab2 	bl	80074c0 <__multadd>
 8006f5c:	4601      	mov	r1, r0
 8006f5e:	4606      	mov	r6, r0
 8006f60:	4650      	mov	r0, sl
 8006f62:	f000 fcc7 	bl	80078f4 <__mcmp>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	f73f adbb 	bgt.w	8006ae2 <_dtoa_r+0x4ca>
 8006f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f6e:	9d00      	ldr	r5, [sp, #0]
 8006f70:	ea6f 0b03 	mvn.w	fp, r3
 8006f74:	f04f 0800 	mov.w	r8, #0
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	f000 fa7e 	bl	800747c <_Bfree>
 8006f80:	2f00      	cmp	r7, #0
 8006f82:	f43f aeab 	beq.w	8006cdc <_dtoa_r+0x6c4>
 8006f86:	f1b8 0f00 	cmp.w	r8, #0
 8006f8a:	d005      	beq.n	8006f98 <_dtoa_r+0x980>
 8006f8c:	45b8      	cmp	r8, r7
 8006f8e:	d003      	beq.n	8006f98 <_dtoa_r+0x980>
 8006f90:	4641      	mov	r1, r8
 8006f92:	4620      	mov	r0, r4
 8006f94:	f000 fa72 	bl	800747c <_Bfree>
 8006f98:	4639      	mov	r1, r7
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 fa6e 	bl	800747c <_Bfree>
 8006fa0:	e69c      	b.n	8006cdc <_dtoa_r+0x6c4>
 8006fa2:	2600      	movs	r6, #0
 8006fa4:	4637      	mov	r7, r6
 8006fa6:	e7e1      	b.n	8006f6c <_dtoa_r+0x954>
 8006fa8:	46bb      	mov	fp, r7
 8006faa:	4637      	mov	r7, r6
 8006fac:	e599      	b.n	8006ae2 <_dtoa_r+0x4ca>
 8006fae:	bf00      	nop
 8006fb0:	40240000 	.word	0x40240000
 8006fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 80c8 	beq.w	800714c <_dtoa_r+0xb34>
 8006fbc:	9b04      	ldr	r3, [sp, #16]
 8006fbe:	9301      	str	r3, [sp, #4]
 8006fc0:	2d00      	cmp	r5, #0
 8006fc2:	dd05      	ble.n	8006fd0 <_dtoa_r+0x9b8>
 8006fc4:	4639      	mov	r1, r7
 8006fc6:	462a      	mov	r2, r5
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f000 fc27 	bl	800781c <__lshift>
 8006fce:	4607      	mov	r7, r0
 8006fd0:	f1b8 0f00 	cmp.w	r8, #0
 8006fd4:	d05b      	beq.n	800708e <_dtoa_r+0xa76>
 8006fd6:	6879      	ldr	r1, [r7, #4]
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f000 fa0f 	bl	80073fc <_Balloc>
 8006fde:	4605      	mov	r5, r0
 8006fe0:	b928      	cbnz	r0, 8006fee <_dtoa_r+0x9d6>
 8006fe2:	4b83      	ldr	r3, [pc, #524]	; (80071f0 <_dtoa_r+0xbd8>)
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006fea:	f7ff bb2e 	b.w	800664a <_dtoa_r+0x32>
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	3202      	adds	r2, #2
 8006ff2:	0092      	lsls	r2, r2, #2
 8006ff4:	f107 010c 	add.w	r1, r7, #12
 8006ff8:	300c      	adds	r0, #12
 8006ffa:	f000 ffab 	bl	8007f54 <memcpy>
 8006ffe:	2201      	movs	r2, #1
 8007000:	4629      	mov	r1, r5
 8007002:	4620      	mov	r0, r4
 8007004:	f000 fc0a 	bl	800781c <__lshift>
 8007008:	9b00      	ldr	r3, [sp, #0]
 800700a:	3301      	adds	r3, #1
 800700c:	9304      	str	r3, [sp, #16]
 800700e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007012:	4413      	add	r3, r2
 8007014:	9308      	str	r3, [sp, #32]
 8007016:	9b02      	ldr	r3, [sp, #8]
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	46b8      	mov	r8, r7
 800701e:	9306      	str	r3, [sp, #24]
 8007020:	4607      	mov	r7, r0
 8007022:	9b04      	ldr	r3, [sp, #16]
 8007024:	4631      	mov	r1, r6
 8007026:	3b01      	subs	r3, #1
 8007028:	4650      	mov	r0, sl
 800702a:	9301      	str	r3, [sp, #4]
 800702c:	f7ff fa69 	bl	8006502 <quorem>
 8007030:	4641      	mov	r1, r8
 8007032:	9002      	str	r0, [sp, #8]
 8007034:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007038:	4650      	mov	r0, sl
 800703a:	f000 fc5b 	bl	80078f4 <__mcmp>
 800703e:	463a      	mov	r2, r7
 8007040:	9005      	str	r0, [sp, #20]
 8007042:	4631      	mov	r1, r6
 8007044:	4620      	mov	r0, r4
 8007046:	f000 fc71 	bl	800792c <__mdiff>
 800704a:	68c2      	ldr	r2, [r0, #12]
 800704c:	4605      	mov	r5, r0
 800704e:	bb02      	cbnz	r2, 8007092 <_dtoa_r+0xa7a>
 8007050:	4601      	mov	r1, r0
 8007052:	4650      	mov	r0, sl
 8007054:	f000 fc4e 	bl	80078f4 <__mcmp>
 8007058:	4602      	mov	r2, r0
 800705a:	4629      	mov	r1, r5
 800705c:	4620      	mov	r0, r4
 800705e:	9209      	str	r2, [sp, #36]	; 0x24
 8007060:	f000 fa0c 	bl	800747c <_Bfree>
 8007064:	9b07      	ldr	r3, [sp, #28]
 8007066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007068:	9d04      	ldr	r5, [sp, #16]
 800706a:	ea43 0102 	orr.w	r1, r3, r2
 800706e:	9b06      	ldr	r3, [sp, #24]
 8007070:	4319      	orrs	r1, r3
 8007072:	d110      	bne.n	8007096 <_dtoa_r+0xa7e>
 8007074:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007078:	d029      	beq.n	80070ce <_dtoa_r+0xab6>
 800707a:	9b05      	ldr	r3, [sp, #20]
 800707c:	2b00      	cmp	r3, #0
 800707e:	dd02      	ble.n	8007086 <_dtoa_r+0xa6e>
 8007080:	9b02      	ldr	r3, [sp, #8]
 8007082:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007086:	9b01      	ldr	r3, [sp, #4]
 8007088:	f883 9000 	strb.w	r9, [r3]
 800708c:	e774      	b.n	8006f78 <_dtoa_r+0x960>
 800708e:	4638      	mov	r0, r7
 8007090:	e7ba      	b.n	8007008 <_dtoa_r+0x9f0>
 8007092:	2201      	movs	r2, #1
 8007094:	e7e1      	b.n	800705a <_dtoa_r+0xa42>
 8007096:	9b05      	ldr	r3, [sp, #20]
 8007098:	2b00      	cmp	r3, #0
 800709a:	db04      	blt.n	80070a6 <_dtoa_r+0xa8e>
 800709c:	9907      	ldr	r1, [sp, #28]
 800709e:	430b      	orrs	r3, r1
 80070a0:	9906      	ldr	r1, [sp, #24]
 80070a2:	430b      	orrs	r3, r1
 80070a4:	d120      	bne.n	80070e8 <_dtoa_r+0xad0>
 80070a6:	2a00      	cmp	r2, #0
 80070a8:	dded      	ble.n	8007086 <_dtoa_r+0xa6e>
 80070aa:	4651      	mov	r1, sl
 80070ac:	2201      	movs	r2, #1
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 fbb4 	bl	800781c <__lshift>
 80070b4:	4631      	mov	r1, r6
 80070b6:	4682      	mov	sl, r0
 80070b8:	f000 fc1c 	bl	80078f4 <__mcmp>
 80070bc:	2800      	cmp	r0, #0
 80070be:	dc03      	bgt.n	80070c8 <_dtoa_r+0xab0>
 80070c0:	d1e1      	bne.n	8007086 <_dtoa_r+0xa6e>
 80070c2:	f019 0f01 	tst.w	r9, #1
 80070c6:	d0de      	beq.n	8007086 <_dtoa_r+0xa6e>
 80070c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070cc:	d1d8      	bne.n	8007080 <_dtoa_r+0xa68>
 80070ce:	9a01      	ldr	r2, [sp, #4]
 80070d0:	2339      	movs	r3, #57	; 0x39
 80070d2:	7013      	strb	r3, [r2, #0]
 80070d4:	462b      	mov	r3, r5
 80070d6:	461d      	mov	r5, r3
 80070d8:	3b01      	subs	r3, #1
 80070da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80070de:	2a39      	cmp	r2, #57	; 0x39
 80070e0:	d06c      	beq.n	80071bc <_dtoa_r+0xba4>
 80070e2:	3201      	adds	r2, #1
 80070e4:	701a      	strb	r2, [r3, #0]
 80070e6:	e747      	b.n	8006f78 <_dtoa_r+0x960>
 80070e8:	2a00      	cmp	r2, #0
 80070ea:	dd07      	ble.n	80070fc <_dtoa_r+0xae4>
 80070ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070f0:	d0ed      	beq.n	80070ce <_dtoa_r+0xab6>
 80070f2:	9a01      	ldr	r2, [sp, #4]
 80070f4:	f109 0301 	add.w	r3, r9, #1
 80070f8:	7013      	strb	r3, [r2, #0]
 80070fa:	e73d      	b.n	8006f78 <_dtoa_r+0x960>
 80070fc:	9b04      	ldr	r3, [sp, #16]
 80070fe:	9a08      	ldr	r2, [sp, #32]
 8007100:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007104:	4293      	cmp	r3, r2
 8007106:	d043      	beq.n	8007190 <_dtoa_r+0xb78>
 8007108:	4651      	mov	r1, sl
 800710a:	2300      	movs	r3, #0
 800710c:	220a      	movs	r2, #10
 800710e:	4620      	mov	r0, r4
 8007110:	f000 f9d6 	bl	80074c0 <__multadd>
 8007114:	45b8      	cmp	r8, r7
 8007116:	4682      	mov	sl, r0
 8007118:	f04f 0300 	mov.w	r3, #0
 800711c:	f04f 020a 	mov.w	r2, #10
 8007120:	4641      	mov	r1, r8
 8007122:	4620      	mov	r0, r4
 8007124:	d107      	bne.n	8007136 <_dtoa_r+0xb1e>
 8007126:	f000 f9cb 	bl	80074c0 <__multadd>
 800712a:	4680      	mov	r8, r0
 800712c:	4607      	mov	r7, r0
 800712e:	9b04      	ldr	r3, [sp, #16]
 8007130:	3301      	adds	r3, #1
 8007132:	9304      	str	r3, [sp, #16]
 8007134:	e775      	b.n	8007022 <_dtoa_r+0xa0a>
 8007136:	f000 f9c3 	bl	80074c0 <__multadd>
 800713a:	4639      	mov	r1, r7
 800713c:	4680      	mov	r8, r0
 800713e:	2300      	movs	r3, #0
 8007140:	220a      	movs	r2, #10
 8007142:	4620      	mov	r0, r4
 8007144:	f000 f9bc 	bl	80074c0 <__multadd>
 8007148:	4607      	mov	r7, r0
 800714a:	e7f0      	b.n	800712e <_dtoa_r+0xb16>
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	9301      	str	r3, [sp, #4]
 8007150:	9d00      	ldr	r5, [sp, #0]
 8007152:	4631      	mov	r1, r6
 8007154:	4650      	mov	r0, sl
 8007156:	f7ff f9d4 	bl	8006502 <quorem>
 800715a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800715e:	9b00      	ldr	r3, [sp, #0]
 8007160:	f805 9b01 	strb.w	r9, [r5], #1
 8007164:	1aea      	subs	r2, r5, r3
 8007166:	9b01      	ldr	r3, [sp, #4]
 8007168:	4293      	cmp	r3, r2
 800716a:	dd07      	ble.n	800717c <_dtoa_r+0xb64>
 800716c:	4651      	mov	r1, sl
 800716e:	2300      	movs	r3, #0
 8007170:	220a      	movs	r2, #10
 8007172:	4620      	mov	r0, r4
 8007174:	f000 f9a4 	bl	80074c0 <__multadd>
 8007178:	4682      	mov	sl, r0
 800717a:	e7ea      	b.n	8007152 <_dtoa_r+0xb3a>
 800717c:	9b01      	ldr	r3, [sp, #4]
 800717e:	2b00      	cmp	r3, #0
 8007180:	bfc8      	it	gt
 8007182:	461d      	movgt	r5, r3
 8007184:	9b00      	ldr	r3, [sp, #0]
 8007186:	bfd8      	it	le
 8007188:	2501      	movle	r5, #1
 800718a:	441d      	add	r5, r3
 800718c:	f04f 0800 	mov.w	r8, #0
 8007190:	4651      	mov	r1, sl
 8007192:	2201      	movs	r2, #1
 8007194:	4620      	mov	r0, r4
 8007196:	f000 fb41 	bl	800781c <__lshift>
 800719a:	4631      	mov	r1, r6
 800719c:	4682      	mov	sl, r0
 800719e:	f000 fba9 	bl	80078f4 <__mcmp>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	dc96      	bgt.n	80070d4 <_dtoa_r+0xabc>
 80071a6:	d102      	bne.n	80071ae <_dtoa_r+0xb96>
 80071a8:	f019 0f01 	tst.w	r9, #1
 80071ac:	d192      	bne.n	80070d4 <_dtoa_r+0xabc>
 80071ae:	462b      	mov	r3, r5
 80071b0:	461d      	mov	r5, r3
 80071b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071b6:	2a30      	cmp	r2, #48	; 0x30
 80071b8:	d0fa      	beq.n	80071b0 <_dtoa_r+0xb98>
 80071ba:	e6dd      	b.n	8006f78 <_dtoa_r+0x960>
 80071bc:	9a00      	ldr	r2, [sp, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d189      	bne.n	80070d6 <_dtoa_r+0xabe>
 80071c2:	f10b 0b01 	add.w	fp, fp, #1
 80071c6:	2331      	movs	r3, #49	; 0x31
 80071c8:	e796      	b.n	80070f8 <_dtoa_r+0xae0>
 80071ca:	4b0a      	ldr	r3, [pc, #40]	; (80071f4 <_dtoa_r+0xbdc>)
 80071cc:	f7ff ba99 	b.w	8006702 <_dtoa_r+0xea>
 80071d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f47f aa6d 	bne.w	80066b2 <_dtoa_r+0x9a>
 80071d8:	4b07      	ldr	r3, [pc, #28]	; (80071f8 <_dtoa_r+0xbe0>)
 80071da:	f7ff ba92 	b.w	8006702 <_dtoa_r+0xea>
 80071de:	9b01      	ldr	r3, [sp, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	dcb5      	bgt.n	8007150 <_dtoa_r+0xb38>
 80071e4:	9b07      	ldr	r3, [sp, #28]
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	f73f aeb1 	bgt.w	8006f4e <_dtoa_r+0x936>
 80071ec:	e7b0      	b.n	8007150 <_dtoa_r+0xb38>
 80071ee:	bf00      	nop
 80071f0:	08008714 	.word	0x08008714
 80071f4:	08008674 	.word	0x08008674
 80071f8:	08008698 	.word	0x08008698

080071fc <_free_r>:
 80071fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071fe:	2900      	cmp	r1, #0
 8007200:	d044      	beq.n	800728c <_free_r+0x90>
 8007202:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007206:	9001      	str	r0, [sp, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	f1a1 0404 	sub.w	r4, r1, #4
 800720e:	bfb8      	it	lt
 8007210:	18e4      	addlt	r4, r4, r3
 8007212:	f000 f8e7 	bl	80073e4 <__malloc_lock>
 8007216:	4a1e      	ldr	r2, [pc, #120]	; (8007290 <_free_r+0x94>)
 8007218:	9801      	ldr	r0, [sp, #4]
 800721a:	6813      	ldr	r3, [r2, #0]
 800721c:	b933      	cbnz	r3, 800722c <_free_r+0x30>
 800721e:	6063      	str	r3, [r4, #4]
 8007220:	6014      	str	r4, [r2, #0]
 8007222:	b003      	add	sp, #12
 8007224:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007228:	f000 b8e2 	b.w	80073f0 <__malloc_unlock>
 800722c:	42a3      	cmp	r3, r4
 800722e:	d908      	bls.n	8007242 <_free_r+0x46>
 8007230:	6825      	ldr	r5, [r4, #0]
 8007232:	1961      	adds	r1, r4, r5
 8007234:	428b      	cmp	r3, r1
 8007236:	bf01      	itttt	eq
 8007238:	6819      	ldreq	r1, [r3, #0]
 800723a:	685b      	ldreq	r3, [r3, #4]
 800723c:	1949      	addeq	r1, r1, r5
 800723e:	6021      	streq	r1, [r4, #0]
 8007240:	e7ed      	b.n	800721e <_free_r+0x22>
 8007242:	461a      	mov	r2, r3
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	b10b      	cbz	r3, 800724c <_free_r+0x50>
 8007248:	42a3      	cmp	r3, r4
 800724a:	d9fa      	bls.n	8007242 <_free_r+0x46>
 800724c:	6811      	ldr	r1, [r2, #0]
 800724e:	1855      	adds	r5, r2, r1
 8007250:	42a5      	cmp	r5, r4
 8007252:	d10b      	bne.n	800726c <_free_r+0x70>
 8007254:	6824      	ldr	r4, [r4, #0]
 8007256:	4421      	add	r1, r4
 8007258:	1854      	adds	r4, r2, r1
 800725a:	42a3      	cmp	r3, r4
 800725c:	6011      	str	r1, [r2, #0]
 800725e:	d1e0      	bne.n	8007222 <_free_r+0x26>
 8007260:	681c      	ldr	r4, [r3, #0]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	6053      	str	r3, [r2, #4]
 8007266:	440c      	add	r4, r1
 8007268:	6014      	str	r4, [r2, #0]
 800726a:	e7da      	b.n	8007222 <_free_r+0x26>
 800726c:	d902      	bls.n	8007274 <_free_r+0x78>
 800726e:	230c      	movs	r3, #12
 8007270:	6003      	str	r3, [r0, #0]
 8007272:	e7d6      	b.n	8007222 <_free_r+0x26>
 8007274:	6825      	ldr	r5, [r4, #0]
 8007276:	1961      	adds	r1, r4, r5
 8007278:	428b      	cmp	r3, r1
 800727a:	bf04      	itt	eq
 800727c:	6819      	ldreq	r1, [r3, #0]
 800727e:	685b      	ldreq	r3, [r3, #4]
 8007280:	6063      	str	r3, [r4, #4]
 8007282:	bf04      	itt	eq
 8007284:	1949      	addeq	r1, r1, r5
 8007286:	6021      	streq	r1, [r4, #0]
 8007288:	6054      	str	r4, [r2, #4]
 800728a:	e7ca      	b.n	8007222 <_free_r+0x26>
 800728c:	b003      	add	sp, #12
 800728e:	bd30      	pop	{r4, r5, pc}
 8007290:	200004a8 	.word	0x200004a8

08007294 <malloc>:
 8007294:	4b02      	ldr	r3, [pc, #8]	; (80072a0 <malloc+0xc>)
 8007296:	4601      	mov	r1, r0
 8007298:	6818      	ldr	r0, [r3, #0]
 800729a:	f000 b823 	b.w	80072e4 <_malloc_r>
 800729e:	bf00      	nop
 80072a0:	2000008c 	.word	0x2000008c

080072a4 <sbrk_aligned>:
 80072a4:	b570      	push	{r4, r5, r6, lr}
 80072a6:	4e0e      	ldr	r6, [pc, #56]	; (80072e0 <sbrk_aligned+0x3c>)
 80072a8:	460c      	mov	r4, r1
 80072aa:	6831      	ldr	r1, [r6, #0]
 80072ac:	4605      	mov	r5, r0
 80072ae:	b911      	cbnz	r1, 80072b6 <sbrk_aligned+0x12>
 80072b0:	f000 fe40 	bl	8007f34 <_sbrk_r>
 80072b4:	6030      	str	r0, [r6, #0]
 80072b6:	4621      	mov	r1, r4
 80072b8:	4628      	mov	r0, r5
 80072ba:	f000 fe3b 	bl	8007f34 <_sbrk_r>
 80072be:	1c43      	adds	r3, r0, #1
 80072c0:	d00a      	beq.n	80072d8 <sbrk_aligned+0x34>
 80072c2:	1cc4      	adds	r4, r0, #3
 80072c4:	f024 0403 	bic.w	r4, r4, #3
 80072c8:	42a0      	cmp	r0, r4
 80072ca:	d007      	beq.n	80072dc <sbrk_aligned+0x38>
 80072cc:	1a21      	subs	r1, r4, r0
 80072ce:	4628      	mov	r0, r5
 80072d0:	f000 fe30 	bl	8007f34 <_sbrk_r>
 80072d4:	3001      	adds	r0, #1
 80072d6:	d101      	bne.n	80072dc <sbrk_aligned+0x38>
 80072d8:	f04f 34ff 	mov.w	r4, #4294967295
 80072dc:	4620      	mov	r0, r4
 80072de:	bd70      	pop	{r4, r5, r6, pc}
 80072e0:	200004ac 	.word	0x200004ac

080072e4 <_malloc_r>:
 80072e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e8:	1ccd      	adds	r5, r1, #3
 80072ea:	f025 0503 	bic.w	r5, r5, #3
 80072ee:	3508      	adds	r5, #8
 80072f0:	2d0c      	cmp	r5, #12
 80072f2:	bf38      	it	cc
 80072f4:	250c      	movcc	r5, #12
 80072f6:	2d00      	cmp	r5, #0
 80072f8:	4607      	mov	r7, r0
 80072fa:	db01      	blt.n	8007300 <_malloc_r+0x1c>
 80072fc:	42a9      	cmp	r1, r5
 80072fe:	d905      	bls.n	800730c <_malloc_r+0x28>
 8007300:	230c      	movs	r3, #12
 8007302:	603b      	str	r3, [r7, #0]
 8007304:	2600      	movs	r6, #0
 8007306:	4630      	mov	r0, r6
 8007308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800730c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80073e0 <_malloc_r+0xfc>
 8007310:	f000 f868 	bl	80073e4 <__malloc_lock>
 8007314:	f8d8 3000 	ldr.w	r3, [r8]
 8007318:	461c      	mov	r4, r3
 800731a:	bb5c      	cbnz	r4, 8007374 <_malloc_r+0x90>
 800731c:	4629      	mov	r1, r5
 800731e:	4638      	mov	r0, r7
 8007320:	f7ff ffc0 	bl	80072a4 <sbrk_aligned>
 8007324:	1c43      	adds	r3, r0, #1
 8007326:	4604      	mov	r4, r0
 8007328:	d155      	bne.n	80073d6 <_malloc_r+0xf2>
 800732a:	f8d8 4000 	ldr.w	r4, [r8]
 800732e:	4626      	mov	r6, r4
 8007330:	2e00      	cmp	r6, #0
 8007332:	d145      	bne.n	80073c0 <_malloc_r+0xdc>
 8007334:	2c00      	cmp	r4, #0
 8007336:	d048      	beq.n	80073ca <_malloc_r+0xe6>
 8007338:	6823      	ldr	r3, [r4, #0]
 800733a:	4631      	mov	r1, r6
 800733c:	4638      	mov	r0, r7
 800733e:	eb04 0903 	add.w	r9, r4, r3
 8007342:	f000 fdf7 	bl	8007f34 <_sbrk_r>
 8007346:	4581      	cmp	r9, r0
 8007348:	d13f      	bne.n	80073ca <_malloc_r+0xe6>
 800734a:	6821      	ldr	r1, [r4, #0]
 800734c:	1a6d      	subs	r5, r5, r1
 800734e:	4629      	mov	r1, r5
 8007350:	4638      	mov	r0, r7
 8007352:	f7ff ffa7 	bl	80072a4 <sbrk_aligned>
 8007356:	3001      	adds	r0, #1
 8007358:	d037      	beq.n	80073ca <_malloc_r+0xe6>
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	442b      	add	r3, r5
 800735e:	6023      	str	r3, [r4, #0]
 8007360:	f8d8 3000 	ldr.w	r3, [r8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d038      	beq.n	80073da <_malloc_r+0xf6>
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	42a2      	cmp	r2, r4
 800736c:	d12b      	bne.n	80073c6 <_malloc_r+0xe2>
 800736e:	2200      	movs	r2, #0
 8007370:	605a      	str	r2, [r3, #4]
 8007372:	e00f      	b.n	8007394 <_malloc_r+0xb0>
 8007374:	6822      	ldr	r2, [r4, #0]
 8007376:	1b52      	subs	r2, r2, r5
 8007378:	d41f      	bmi.n	80073ba <_malloc_r+0xd6>
 800737a:	2a0b      	cmp	r2, #11
 800737c:	d917      	bls.n	80073ae <_malloc_r+0xca>
 800737e:	1961      	adds	r1, r4, r5
 8007380:	42a3      	cmp	r3, r4
 8007382:	6025      	str	r5, [r4, #0]
 8007384:	bf18      	it	ne
 8007386:	6059      	strne	r1, [r3, #4]
 8007388:	6863      	ldr	r3, [r4, #4]
 800738a:	bf08      	it	eq
 800738c:	f8c8 1000 	streq.w	r1, [r8]
 8007390:	5162      	str	r2, [r4, r5]
 8007392:	604b      	str	r3, [r1, #4]
 8007394:	4638      	mov	r0, r7
 8007396:	f104 060b 	add.w	r6, r4, #11
 800739a:	f000 f829 	bl	80073f0 <__malloc_unlock>
 800739e:	f026 0607 	bic.w	r6, r6, #7
 80073a2:	1d23      	adds	r3, r4, #4
 80073a4:	1af2      	subs	r2, r6, r3
 80073a6:	d0ae      	beq.n	8007306 <_malloc_r+0x22>
 80073a8:	1b9b      	subs	r3, r3, r6
 80073aa:	50a3      	str	r3, [r4, r2]
 80073ac:	e7ab      	b.n	8007306 <_malloc_r+0x22>
 80073ae:	42a3      	cmp	r3, r4
 80073b0:	6862      	ldr	r2, [r4, #4]
 80073b2:	d1dd      	bne.n	8007370 <_malloc_r+0x8c>
 80073b4:	f8c8 2000 	str.w	r2, [r8]
 80073b8:	e7ec      	b.n	8007394 <_malloc_r+0xb0>
 80073ba:	4623      	mov	r3, r4
 80073bc:	6864      	ldr	r4, [r4, #4]
 80073be:	e7ac      	b.n	800731a <_malloc_r+0x36>
 80073c0:	4634      	mov	r4, r6
 80073c2:	6876      	ldr	r6, [r6, #4]
 80073c4:	e7b4      	b.n	8007330 <_malloc_r+0x4c>
 80073c6:	4613      	mov	r3, r2
 80073c8:	e7cc      	b.n	8007364 <_malloc_r+0x80>
 80073ca:	230c      	movs	r3, #12
 80073cc:	603b      	str	r3, [r7, #0]
 80073ce:	4638      	mov	r0, r7
 80073d0:	f000 f80e 	bl	80073f0 <__malloc_unlock>
 80073d4:	e797      	b.n	8007306 <_malloc_r+0x22>
 80073d6:	6025      	str	r5, [r4, #0]
 80073d8:	e7dc      	b.n	8007394 <_malloc_r+0xb0>
 80073da:	605b      	str	r3, [r3, #4]
 80073dc:	deff      	udf	#255	; 0xff
 80073de:	bf00      	nop
 80073e0:	200004a8 	.word	0x200004a8

080073e4 <__malloc_lock>:
 80073e4:	4801      	ldr	r0, [pc, #4]	; (80073ec <__malloc_lock+0x8>)
 80073e6:	f7ff b88a 	b.w	80064fe <__retarget_lock_acquire_recursive>
 80073ea:	bf00      	nop
 80073ec:	200004a4 	.word	0x200004a4

080073f0 <__malloc_unlock>:
 80073f0:	4801      	ldr	r0, [pc, #4]	; (80073f8 <__malloc_unlock+0x8>)
 80073f2:	f7ff b885 	b.w	8006500 <__retarget_lock_release_recursive>
 80073f6:	bf00      	nop
 80073f8:	200004a4 	.word	0x200004a4

080073fc <_Balloc>:
 80073fc:	b570      	push	{r4, r5, r6, lr}
 80073fe:	69c6      	ldr	r6, [r0, #28]
 8007400:	4604      	mov	r4, r0
 8007402:	460d      	mov	r5, r1
 8007404:	b976      	cbnz	r6, 8007424 <_Balloc+0x28>
 8007406:	2010      	movs	r0, #16
 8007408:	f7ff ff44 	bl	8007294 <malloc>
 800740c:	4602      	mov	r2, r0
 800740e:	61e0      	str	r0, [r4, #28]
 8007410:	b920      	cbnz	r0, 800741c <_Balloc+0x20>
 8007412:	4b18      	ldr	r3, [pc, #96]	; (8007474 <_Balloc+0x78>)
 8007414:	4818      	ldr	r0, [pc, #96]	; (8007478 <_Balloc+0x7c>)
 8007416:	216b      	movs	r1, #107	; 0x6b
 8007418:	f000 fdaa 	bl	8007f70 <__assert_func>
 800741c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007420:	6006      	str	r6, [r0, #0]
 8007422:	60c6      	str	r6, [r0, #12]
 8007424:	69e6      	ldr	r6, [r4, #28]
 8007426:	68f3      	ldr	r3, [r6, #12]
 8007428:	b183      	cbz	r3, 800744c <_Balloc+0x50>
 800742a:	69e3      	ldr	r3, [r4, #28]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007432:	b9b8      	cbnz	r0, 8007464 <_Balloc+0x68>
 8007434:	2101      	movs	r1, #1
 8007436:	fa01 f605 	lsl.w	r6, r1, r5
 800743a:	1d72      	adds	r2, r6, #5
 800743c:	0092      	lsls	r2, r2, #2
 800743e:	4620      	mov	r0, r4
 8007440:	f000 fdb4 	bl	8007fac <_calloc_r>
 8007444:	b160      	cbz	r0, 8007460 <_Balloc+0x64>
 8007446:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800744a:	e00e      	b.n	800746a <_Balloc+0x6e>
 800744c:	2221      	movs	r2, #33	; 0x21
 800744e:	2104      	movs	r1, #4
 8007450:	4620      	mov	r0, r4
 8007452:	f000 fdab 	bl	8007fac <_calloc_r>
 8007456:	69e3      	ldr	r3, [r4, #28]
 8007458:	60f0      	str	r0, [r6, #12]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1e4      	bne.n	800742a <_Balloc+0x2e>
 8007460:	2000      	movs	r0, #0
 8007462:	bd70      	pop	{r4, r5, r6, pc}
 8007464:	6802      	ldr	r2, [r0, #0]
 8007466:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800746a:	2300      	movs	r3, #0
 800746c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007470:	e7f7      	b.n	8007462 <_Balloc+0x66>
 8007472:	bf00      	nop
 8007474:	080086a5 	.word	0x080086a5
 8007478:	08008725 	.word	0x08008725

0800747c <_Bfree>:
 800747c:	b570      	push	{r4, r5, r6, lr}
 800747e:	69c6      	ldr	r6, [r0, #28]
 8007480:	4605      	mov	r5, r0
 8007482:	460c      	mov	r4, r1
 8007484:	b976      	cbnz	r6, 80074a4 <_Bfree+0x28>
 8007486:	2010      	movs	r0, #16
 8007488:	f7ff ff04 	bl	8007294 <malloc>
 800748c:	4602      	mov	r2, r0
 800748e:	61e8      	str	r0, [r5, #28]
 8007490:	b920      	cbnz	r0, 800749c <_Bfree+0x20>
 8007492:	4b09      	ldr	r3, [pc, #36]	; (80074b8 <_Bfree+0x3c>)
 8007494:	4809      	ldr	r0, [pc, #36]	; (80074bc <_Bfree+0x40>)
 8007496:	218f      	movs	r1, #143	; 0x8f
 8007498:	f000 fd6a 	bl	8007f70 <__assert_func>
 800749c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074a0:	6006      	str	r6, [r0, #0]
 80074a2:	60c6      	str	r6, [r0, #12]
 80074a4:	b13c      	cbz	r4, 80074b6 <_Bfree+0x3a>
 80074a6:	69eb      	ldr	r3, [r5, #28]
 80074a8:	6862      	ldr	r2, [r4, #4]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074b0:	6021      	str	r1, [r4, #0]
 80074b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074b6:	bd70      	pop	{r4, r5, r6, pc}
 80074b8:	080086a5 	.word	0x080086a5
 80074bc:	08008725 	.word	0x08008725

080074c0 <__multadd>:
 80074c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c4:	690d      	ldr	r5, [r1, #16]
 80074c6:	4607      	mov	r7, r0
 80074c8:	460c      	mov	r4, r1
 80074ca:	461e      	mov	r6, r3
 80074cc:	f101 0c14 	add.w	ip, r1, #20
 80074d0:	2000      	movs	r0, #0
 80074d2:	f8dc 3000 	ldr.w	r3, [ip]
 80074d6:	b299      	uxth	r1, r3
 80074d8:	fb02 6101 	mla	r1, r2, r1, r6
 80074dc:	0c1e      	lsrs	r6, r3, #16
 80074de:	0c0b      	lsrs	r3, r1, #16
 80074e0:	fb02 3306 	mla	r3, r2, r6, r3
 80074e4:	b289      	uxth	r1, r1
 80074e6:	3001      	adds	r0, #1
 80074e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074ec:	4285      	cmp	r5, r0
 80074ee:	f84c 1b04 	str.w	r1, [ip], #4
 80074f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074f6:	dcec      	bgt.n	80074d2 <__multadd+0x12>
 80074f8:	b30e      	cbz	r6, 800753e <__multadd+0x7e>
 80074fa:	68a3      	ldr	r3, [r4, #8]
 80074fc:	42ab      	cmp	r3, r5
 80074fe:	dc19      	bgt.n	8007534 <__multadd+0x74>
 8007500:	6861      	ldr	r1, [r4, #4]
 8007502:	4638      	mov	r0, r7
 8007504:	3101      	adds	r1, #1
 8007506:	f7ff ff79 	bl	80073fc <_Balloc>
 800750a:	4680      	mov	r8, r0
 800750c:	b928      	cbnz	r0, 800751a <__multadd+0x5a>
 800750e:	4602      	mov	r2, r0
 8007510:	4b0c      	ldr	r3, [pc, #48]	; (8007544 <__multadd+0x84>)
 8007512:	480d      	ldr	r0, [pc, #52]	; (8007548 <__multadd+0x88>)
 8007514:	21ba      	movs	r1, #186	; 0xba
 8007516:	f000 fd2b 	bl	8007f70 <__assert_func>
 800751a:	6922      	ldr	r2, [r4, #16]
 800751c:	3202      	adds	r2, #2
 800751e:	f104 010c 	add.w	r1, r4, #12
 8007522:	0092      	lsls	r2, r2, #2
 8007524:	300c      	adds	r0, #12
 8007526:	f000 fd15 	bl	8007f54 <memcpy>
 800752a:	4621      	mov	r1, r4
 800752c:	4638      	mov	r0, r7
 800752e:	f7ff ffa5 	bl	800747c <_Bfree>
 8007532:	4644      	mov	r4, r8
 8007534:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007538:	3501      	adds	r5, #1
 800753a:	615e      	str	r6, [r3, #20]
 800753c:	6125      	str	r5, [r4, #16]
 800753e:	4620      	mov	r0, r4
 8007540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007544:	08008714 	.word	0x08008714
 8007548:	08008725 	.word	0x08008725

0800754c <__hi0bits>:
 800754c:	0c03      	lsrs	r3, r0, #16
 800754e:	041b      	lsls	r3, r3, #16
 8007550:	b9d3      	cbnz	r3, 8007588 <__hi0bits+0x3c>
 8007552:	0400      	lsls	r0, r0, #16
 8007554:	2310      	movs	r3, #16
 8007556:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800755a:	bf04      	itt	eq
 800755c:	0200      	lsleq	r0, r0, #8
 800755e:	3308      	addeq	r3, #8
 8007560:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007564:	bf04      	itt	eq
 8007566:	0100      	lsleq	r0, r0, #4
 8007568:	3304      	addeq	r3, #4
 800756a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800756e:	bf04      	itt	eq
 8007570:	0080      	lsleq	r0, r0, #2
 8007572:	3302      	addeq	r3, #2
 8007574:	2800      	cmp	r0, #0
 8007576:	db05      	blt.n	8007584 <__hi0bits+0x38>
 8007578:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800757c:	f103 0301 	add.w	r3, r3, #1
 8007580:	bf08      	it	eq
 8007582:	2320      	moveq	r3, #32
 8007584:	4618      	mov	r0, r3
 8007586:	4770      	bx	lr
 8007588:	2300      	movs	r3, #0
 800758a:	e7e4      	b.n	8007556 <__hi0bits+0xa>

0800758c <__lo0bits>:
 800758c:	6803      	ldr	r3, [r0, #0]
 800758e:	f013 0207 	ands.w	r2, r3, #7
 8007592:	d00c      	beq.n	80075ae <__lo0bits+0x22>
 8007594:	07d9      	lsls	r1, r3, #31
 8007596:	d422      	bmi.n	80075de <__lo0bits+0x52>
 8007598:	079a      	lsls	r2, r3, #30
 800759a:	bf49      	itett	mi
 800759c:	085b      	lsrmi	r3, r3, #1
 800759e:	089b      	lsrpl	r3, r3, #2
 80075a0:	6003      	strmi	r3, [r0, #0]
 80075a2:	2201      	movmi	r2, #1
 80075a4:	bf5c      	itt	pl
 80075a6:	6003      	strpl	r3, [r0, #0]
 80075a8:	2202      	movpl	r2, #2
 80075aa:	4610      	mov	r0, r2
 80075ac:	4770      	bx	lr
 80075ae:	b299      	uxth	r1, r3
 80075b0:	b909      	cbnz	r1, 80075b6 <__lo0bits+0x2a>
 80075b2:	0c1b      	lsrs	r3, r3, #16
 80075b4:	2210      	movs	r2, #16
 80075b6:	b2d9      	uxtb	r1, r3
 80075b8:	b909      	cbnz	r1, 80075be <__lo0bits+0x32>
 80075ba:	3208      	adds	r2, #8
 80075bc:	0a1b      	lsrs	r3, r3, #8
 80075be:	0719      	lsls	r1, r3, #28
 80075c0:	bf04      	itt	eq
 80075c2:	091b      	lsreq	r3, r3, #4
 80075c4:	3204      	addeq	r2, #4
 80075c6:	0799      	lsls	r1, r3, #30
 80075c8:	bf04      	itt	eq
 80075ca:	089b      	lsreq	r3, r3, #2
 80075cc:	3202      	addeq	r2, #2
 80075ce:	07d9      	lsls	r1, r3, #31
 80075d0:	d403      	bmi.n	80075da <__lo0bits+0x4e>
 80075d2:	085b      	lsrs	r3, r3, #1
 80075d4:	f102 0201 	add.w	r2, r2, #1
 80075d8:	d003      	beq.n	80075e2 <__lo0bits+0x56>
 80075da:	6003      	str	r3, [r0, #0]
 80075dc:	e7e5      	b.n	80075aa <__lo0bits+0x1e>
 80075de:	2200      	movs	r2, #0
 80075e0:	e7e3      	b.n	80075aa <__lo0bits+0x1e>
 80075e2:	2220      	movs	r2, #32
 80075e4:	e7e1      	b.n	80075aa <__lo0bits+0x1e>
	...

080075e8 <__i2b>:
 80075e8:	b510      	push	{r4, lr}
 80075ea:	460c      	mov	r4, r1
 80075ec:	2101      	movs	r1, #1
 80075ee:	f7ff ff05 	bl	80073fc <_Balloc>
 80075f2:	4602      	mov	r2, r0
 80075f4:	b928      	cbnz	r0, 8007602 <__i2b+0x1a>
 80075f6:	4b05      	ldr	r3, [pc, #20]	; (800760c <__i2b+0x24>)
 80075f8:	4805      	ldr	r0, [pc, #20]	; (8007610 <__i2b+0x28>)
 80075fa:	f240 1145 	movw	r1, #325	; 0x145
 80075fe:	f000 fcb7 	bl	8007f70 <__assert_func>
 8007602:	2301      	movs	r3, #1
 8007604:	6144      	str	r4, [r0, #20]
 8007606:	6103      	str	r3, [r0, #16]
 8007608:	bd10      	pop	{r4, pc}
 800760a:	bf00      	nop
 800760c:	08008714 	.word	0x08008714
 8007610:	08008725 	.word	0x08008725

08007614 <__multiply>:
 8007614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007618:	4691      	mov	r9, r2
 800761a:	690a      	ldr	r2, [r1, #16]
 800761c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007620:	429a      	cmp	r2, r3
 8007622:	bfb8      	it	lt
 8007624:	460b      	movlt	r3, r1
 8007626:	460c      	mov	r4, r1
 8007628:	bfbc      	itt	lt
 800762a:	464c      	movlt	r4, r9
 800762c:	4699      	movlt	r9, r3
 800762e:	6927      	ldr	r7, [r4, #16]
 8007630:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007634:	68a3      	ldr	r3, [r4, #8]
 8007636:	6861      	ldr	r1, [r4, #4]
 8007638:	eb07 060a 	add.w	r6, r7, sl
 800763c:	42b3      	cmp	r3, r6
 800763e:	b085      	sub	sp, #20
 8007640:	bfb8      	it	lt
 8007642:	3101      	addlt	r1, #1
 8007644:	f7ff feda 	bl	80073fc <_Balloc>
 8007648:	b930      	cbnz	r0, 8007658 <__multiply+0x44>
 800764a:	4602      	mov	r2, r0
 800764c:	4b44      	ldr	r3, [pc, #272]	; (8007760 <__multiply+0x14c>)
 800764e:	4845      	ldr	r0, [pc, #276]	; (8007764 <__multiply+0x150>)
 8007650:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007654:	f000 fc8c 	bl	8007f70 <__assert_func>
 8007658:	f100 0514 	add.w	r5, r0, #20
 800765c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007660:	462b      	mov	r3, r5
 8007662:	2200      	movs	r2, #0
 8007664:	4543      	cmp	r3, r8
 8007666:	d321      	bcc.n	80076ac <__multiply+0x98>
 8007668:	f104 0314 	add.w	r3, r4, #20
 800766c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007670:	f109 0314 	add.w	r3, r9, #20
 8007674:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007678:	9202      	str	r2, [sp, #8]
 800767a:	1b3a      	subs	r2, r7, r4
 800767c:	3a15      	subs	r2, #21
 800767e:	f022 0203 	bic.w	r2, r2, #3
 8007682:	3204      	adds	r2, #4
 8007684:	f104 0115 	add.w	r1, r4, #21
 8007688:	428f      	cmp	r7, r1
 800768a:	bf38      	it	cc
 800768c:	2204      	movcc	r2, #4
 800768e:	9201      	str	r2, [sp, #4]
 8007690:	9a02      	ldr	r2, [sp, #8]
 8007692:	9303      	str	r3, [sp, #12]
 8007694:	429a      	cmp	r2, r3
 8007696:	d80c      	bhi.n	80076b2 <__multiply+0x9e>
 8007698:	2e00      	cmp	r6, #0
 800769a:	dd03      	ble.n	80076a4 <__multiply+0x90>
 800769c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d05b      	beq.n	800775c <__multiply+0x148>
 80076a4:	6106      	str	r6, [r0, #16]
 80076a6:	b005      	add	sp, #20
 80076a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ac:	f843 2b04 	str.w	r2, [r3], #4
 80076b0:	e7d8      	b.n	8007664 <__multiply+0x50>
 80076b2:	f8b3 a000 	ldrh.w	sl, [r3]
 80076b6:	f1ba 0f00 	cmp.w	sl, #0
 80076ba:	d024      	beq.n	8007706 <__multiply+0xf2>
 80076bc:	f104 0e14 	add.w	lr, r4, #20
 80076c0:	46a9      	mov	r9, r5
 80076c2:	f04f 0c00 	mov.w	ip, #0
 80076c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80076ca:	f8d9 1000 	ldr.w	r1, [r9]
 80076ce:	fa1f fb82 	uxth.w	fp, r2
 80076d2:	b289      	uxth	r1, r1
 80076d4:	fb0a 110b 	mla	r1, sl, fp, r1
 80076d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80076dc:	f8d9 2000 	ldr.w	r2, [r9]
 80076e0:	4461      	add	r1, ip
 80076e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076e6:	fb0a c20b 	mla	r2, sl, fp, ip
 80076ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80076ee:	b289      	uxth	r1, r1
 80076f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80076f4:	4577      	cmp	r7, lr
 80076f6:	f849 1b04 	str.w	r1, [r9], #4
 80076fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076fe:	d8e2      	bhi.n	80076c6 <__multiply+0xb2>
 8007700:	9a01      	ldr	r2, [sp, #4]
 8007702:	f845 c002 	str.w	ip, [r5, r2]
 8007706:	9a03      	ldr	r2, [sp, #12]
 8007708:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800770c:	3304      	adds	r3, #4
 800770e:	f1b9 0f00 	cmp.w	r9, #0
 8007712:	d021      	beq.n	8007758 <__multiply+0x144>
 8007714:	6829      	ldr	r1, [r5, #0]
 8007716:	f104 0c14 	add.w	ip, r4, #20
 800771a:	46ae      	mov	lr, r5
 800771c:	f04f 0a00 	mov.w	sl, #0
 8007720:	f8bc b000 	ldrh.w	fp, [ip]
 8007724:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007728:	fb09 220b 	mla	r2, r9, fp, r2
 800772c:	4452      	add	r2, sl
 800772e:	b289      	uxth	r1, r1
 8007730:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007734:	f84e 1b04 	str.w	r1, [lr], #4
 8007738:	f85c 1b04 	ldr.w	r1, [ip], #4
 800773c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007740:	f8be 1000 	ldrh.w	r1, [lr]
 8007744:	fb09 110a 	mla	r1, r9, sl, r1
 8007748:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800774c:	4567      	cmp	r7, ip
 800774e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007752:	d8e5      	bhi.n	8007720 <__multiply+0x10c>
 8007754:	9a01      	ldr	r2, [sp, #4]
 8007756:	50a9      	str	r1, [r5, r2]
 8007758:	3504      	adds	r5, #4
 800775a:	e799      	b.n	8007690 <__multiply+0x7c>
 800775c:	3e01      	subs	r6, #1
 800775e:	e79b      	b.n	8007698 <__multiply+0x84>
 8007760:	08008714 	.word	0x08008714
 8007764:	08008725 	.word	0x08008725

08007768 <__pow5mult>:
 8007768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800776c:	4615      	mov	r5, r2
 800776e:	f012 0203 	ands.w	r2, r2, #3
 8007772:	4606      	mov	r6, r0
 8007774:	460f      	mov	r7, r1
 8007776:	d007      	beq.n	8007788 <__pow5mult+0x20>
 8007778:	4c25      	ldr	r4, [pc, #148]	; (8007810 <__pow5mult+0xa8>)
 800777a:	3a01      	subs	r2, #1
 800777c:	2300      	movs	r3, #0
 800777e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007782:	f7ff fe9d 	bl	80074c0 <__multadd>
 8007786:	4607      	mov	r7, r0
 8007788:	10ad      	asrs	r5, r5, #2
 800778a:	d03d      	beq.n	8007808 <__pow5mult+0xa0>
 800778c:	69f4      	ldr	r4, [r6, #28]
 800778e:	b97c      	cbnz	r4, 80077b0 <__pow5mult+0x48>
 8007790:	2010      	movs	r0, #16
 8007792:	f7ff fd7f 	bl	8007294 <malloc>
 8007796:	4602      	mov	r2, r0
 8007798:	61f0      	str	r0, [r6, #28]
 800779a:	b928      	cbnz	r0, 80077a8 <__pow5mult+0x40>
 800779c:	4b1d      	ldr	r3, [pc, #116]	; (8007814 <__pow5mult+0xac>)
 800779e:	481e      	ldr	r0, [pc, #120]	; (8007818 <__pow5mult+0xb0>)
 80077a0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80077a4:	f000 fbe4 	bl	8007f70 <__assert_func>
 80077a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077ac:	6004      	str	r4, [r0, #0]
 80077ae:	60c4      	str	r4, [r0, #12]
 80077b0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80077b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077b8:	b94c      	cbnz	r4, 80077ce <__pow5mult+0x66>
 80077ba:	f240 2171 	movw	r1, #625	; 0x271
 80077be:	4630      	mov	r0, r6
 80077c0:	f7ff ff12 	bl	80075e8 <__i2b>
 80077c4:	2300      	movs	r3, #0
 80077c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80077ca:	4604      	mov	r4, r0
 80077cc:	6003      	str	r3, [r0, #0]
 80077ce:	f04f 0900 	mov.w	r9, #0
 80077d2:	07eb      	lsls	r3, r5, #31
 80077d4:	d50a      	bpl.n	80077ec <__pow5mult+0x84>
 80077d6:	4639      	mov	r1, r7
 80077d8:	4622      	mov	r2, r4
 80077da:	4630      	mov	r0, r6
 80077dc:	f7ff ff1a 	bl	8007614 <__multiply>
 80077e0:	4639      	mov	r1, r7
 80077e2:	4680      	mov	r8, r0
 80077e4:	4630      	mov	r0, r6
 80077e6:	f7ff fe49 	bl	800747c <_Bfree>
 80077ea:	4647      	mov	r7, r8
 80077ec:	106d      	asrs	r5, r5, #1
 80077ee:	d00b      	beq.n	8007808 <__pow5mult+0xa0>
 80077f0:	6820      	ldr	r0, [r4, #0]
 80077f2:	b938      	cbnz	r0, 8007804 <__pow5mult+0x9c>
 80077f4:	4622      	mov	r2, r4
 80077f6:	4621      	mov	r1, r4
 80077f8:	4630      	mov	r0, r6
 80077fa:	f7ff ff0b 	bl	8007614 <__multiply>
 80077fe:	6020      	str	r0, [r4, #0]
 8007800:	f8c0 9000 	str.w	r9, [r0]
 8007804:	4604      	mov	r4, r0
 8007806:	e7e4      	b.n	80077d2 <__pow5mult+0x6a>
 8007808:	4638      	mov	r0, r7
 800780a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800780e:	bf00      	nop
 8007810:	08008870 	.word	0x08008870
 8007814:	080086a5 	.word	0x080086a5
 8007818:	08008725 	.word	0x08008725

0800781c <__lshift>:
 800781c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007820:	460c      	mov	r4, r1
 8007822:	6849      	ldr	r1, [r1, #4]
 8007824:	6923      	ldr	r3, [r4, #16]
 8007826:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800782a:	68a3      	ldr	r3, [r4, #8]
 800782c:	4607      	mov	r7, r0
 800782e:	4691      	mov	r9, r2
 8007830:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007834:	f108 0601 	add.w	r6, r8, #1
 8007838:	42b3      	cmp	r3, r6
 800783a:	db0b      	blt.n	8007854 <__lshift+0x38>
 800783c:	4638      	mov	r0, r7
 800783e:	f7ff fddd 	bl	80073fc <_Balloc>
 8007842:	4605      	mov	r5, r0
 8007844:	b948      	cbnz	r0, 800785a <__lshift+0x3e>
 8007846:	4602      	mov	r2, r0
 8007848:	4b28      	ldr	r3, [pc, #160]	; (80078ec <__lshift+0xd0>)
 800784a:	4829      	ldr	r0, [pc, #164]	; (80078f0 <__lshift+0xd4>)
 800784c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007850:	f000 fb8e 	bl	8007f70 <__assert_func>
 8007854:	3101      	adds	r1, #1
 8007856:	005b      	lsls	r3, r3, #1
 8007858:	e7ee      	b.n	8007838 <__lshift+0x1c>
 800785a:	2300      	movs	r3, #0
 800785c:	f100 0114 	add.w	r1, r0, #20
 8007860:	f100 0210 	add.w	r2, r0, #16
 8007864:	4618      	mov	r0, r3
 8007866:	4553      	cmp	r3, sl
 8007868:	db33      	blt.n	80078d2 <__lshift+0xb6>
 800786a:	6920      	ldr	r0, [r4, #16]
 800786c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007870:	f104 0314 	add.w	r3, r4, #20
 8007874:	f019 091f 	ands.w	r9, r9, #31
 8007878:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800787c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007880:	d02b      	beq.n	80078da <__lshift+0xbe>
 8007882:	f1c9 0e20 	rsb	lr, r9, #32
 8007886:	468a      	mov	sl, r1
 8007888:	2200      	movs	r2, #0
 800788a:	6818      	ldr	r0, [r3, #0]
 800788c:	fa00 f009 	lsl.w	r0, r0, r9
 8007890:	4310      	orrs	r0, r2
 8007892:	f84a 0b04 	str.w	r0, [sl], #4
 8007896:	f853 2b04 	ldr.w	r2, [r3], #4
 800789a:	459c      	cmp	ip, r3
 800789c:	fa22 f20e 	lsr.w	r2, r2, lr
 80078a0:	d8f3      	bhi.n	800788a <__lshift+0x6e>
 80078a2:	ebac 0304 	sub.w	r3, ip, r4
 80078a6:	3b15      	subs	r3, #21
 80078a8:	f023 0303 	bic.w	r3, r3, #3
 80078ac:	3304      	adds	r3, #4
 80078ae:	f104 0015 	add.w	r0, r4, #21
 80078b2:	4584      	cmp	ip, r0
 80078b4:	bf38      	it	cc
 80078b6:	2304      	movcc	r3, #4
 80078b8:	50ca      	str	r2, [r1, r3]
 80078ba:	b10a      	cbz	r2, 80078c0 <__lshift+0xa4>
 80078bc:	f108 0602 	add.w	r6, r8, #2
 80078c0:	3e01      	subs	r6, #1
 80078c2:	4638      	mov	r0, r7
 80078c4:	612e      	str	r6, [r5, #16]
 80078c6:	4621      	mov	r1, r4
 80078c8:	f7ff fdd8 	bl	800747c <_Bfree>
 80078cc:	4628      	mov	r0, r5
 80078ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80078d6:	3301      	adds	r3, #1
 80078d8:	e7c5      	b.n	8007866 <__lshift+0x4a>
 80078da:	3904      	subs	r1, #4
 80078dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80078e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80078e4:	459c      	cmp	ip, r3
 80078e6:	d8f9      	bhi.n	80078dc <__lshift+0xc0>
 80078e8:	e7ea      	b.n	80078c0 <__lshift+0xa4>
 80078ea:	bf00      	nop
 80078ec:	08008714 	.word	0x08008714
 80078f0:	08008725 	.word	0x08008725

080078f4 <__mcmp>:
 80078f4:	b530      	push	{r4, r5, lr}
 80078f6:	6902      	ldr	r2, [r0, #16]
 80078f8:	690c      	ldr	r4, [r1, #16]
 80078fa:	1b12      	subs	r2, r2, r4
 80078fc:	d10e      	bne.n	800791c <__mcmp+0x28>
 80078fe:	f100 0314 	add.w	r3, r0, #20
 8007902:	3114      	adds	r1, #20
 8007904:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007908:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800790c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007910:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007914:	42a5      	cmp	r5, r4
 8007916:	d003      	beq.n	8007920 <__mcmp+0x2c>
 8007918:	d305      	bcc.n	8007926 <__mcmp+0x32>
 800791a:	2201      	movs	r2, #1
 800791c:	4610      	mov	r0, r2
 800791e:	bd30      	pop	{r4, r5, pc}
 8007920:	4283      	cmp	r3, r0
 8007922:	d3f3      	bcc.n	800790c <__mcmp+0x18>
 8007924:	e7fa      	b.n	800791c <__mcmp+0x28>
 8007926:	f04f 32ff 	mov.w	r2, #4294967295
 800792a:	e7f7      	b.n	800791c <__mcmp+0x28>

0800792c <__mdiff>:
 800792c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007930:	460c      	mov	r4, r1
 8007932:	4606      	mov	r6, r0
 8007934:	4611      	mov	r1, r2
 8007936:	4620      	mov	r0, r4
 8007938:	4690      	mov	r8, r2
 800793a:	f7ff ffdb 	bl	80078f4 <__mcmp>
 800793e:	1e05      	subs	r5, r0, #0
 8007940:	d110      	bne.n	8007964 <__mdiff+0x38>
 8007942:	4629      	mov	r1, r5
 8007944:	4630      	mov	r0, r6
 8007946:	f7ff fd59 	bl	80073fc <_Balloc>
 800794a:	b930      	cbnz	r0, 800795a <__mdiff+0x2e>
 800794c:	4b3a      	ldr	r3, [pc, #232]	; (8007a38 <__mdiff+0x10c>)
 800794e:	4602      	mov	r2, r0
 8007950:	f240 2137 	movw	r1, #567	; 0x237
 8007954:	4839      	ldr	r0, [pc, #228]	; (8007a3c <__mdiff+0x110>)
 8007956:	f000 fb0b 	bl	8007f70 <__assert_func>
 800795a:	2301      	movs	r3, #1
 800795c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007960:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007964:	bfa4      	itt	ge
 8007966:	4643      	movge	r3, r8
 8007968:	46a0      	movge	r8, r4
 800796a:	4630      	mov	r0, r6
 800796c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007970:	bfa6      	itte	ge
 8007972:	461c      	movge	r4, r3
 8007974:	2500      	movge	r5, #0
 8007976:	2501      	movlt	r5, #1
 8007978:	f7ff fd40 	bl	80073fc <_Balloc>
 800797c:	b920      	cbnz	r0, 8007988 <__mdiff+0x5c>
 800797e:	4b2e      	ldr	r3, [pc, #184]	; (8007a38 <__mdiff+0x10c>)
 8007980:	4602      	mov	r2, r0
 8007982:	f240 2145 	movw	r1, #581	; 0x245
 8007986:	e7e5      	b.n	8007954 <__mdiff+0x28>
 8007988:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800798c:	6926      	ldr	r6, [r4, #16]
 800798e:	60c5      	str	r5, [r0, #12]
 8007990:	f104 0914 	add.w	r9, r4, #20
 8007994:	f108 0514 	add.w	r5, r8, #20
 8007998:	f100 0e14 	add.w	lr, r0, #20
 800799c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80079a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80079a4:	f108 0210 	add.w	r2, r8, #16
 80079a8:	46f2      	mov	sl, lr
 80079aa:	2100      	movs	r1, #0
 80079ac:	f859 3b04 	ldr.w	r3, [r9], #4
 80079b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80079b4:	fa11 f88b 	uxtah	r8, r1, fp
 80079b8:	b299      	uxth	r1, r3
 80079ba:	0c1b      	lsrs	r3, r3, #16
 80079bc:	eba8 0801 	sub.w	r8, r8, r1
 80079c0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80079c4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80079c8:	fa1f f888 	uxth.w	r8, r8
 80079cc:	1419      	asrs	r1, r3, #16
 80079ce:	454e      	cmp	r6, r9
 80079d0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80079d4:	f84a 3b04 	str.w	r3, [sl], #4
 80079d8:	d8e8      	bhi.n	80079ac <__mdiff+0x80>
 80079da:	1b33      	subs	r3, r6, r4
 80079dc:	3b15      	subs	r3, #21
 80079de:	f023 0303 	bic.w	r3, r3, #3
 80079e2:	3304      	adds	r3, #4
 80079e4:	3415      	adds	r4, #21
 80079e6:	42a6      	cmp	r6, r4
 80079e8:	bf38      	it	cc
 80079ea:	2304      	movcc	r3, #4
 80079ec:	441d      	add	r5, r3
 80079ee:	4473      	add	r3, lr
 80079f0:	469e      	mov	lr, r3
 80079f2:	462e      	mov	r6, r5
 80079f4:	4566      	cmp	r6, ip
 80079f6:	d30e      	bcc.n	8007a16 <__mdiff+0xea>
 80079f8:	f10c 0203 	add.w	r2, ip, #3
 80079fc:	1b52      	subs	r2, r2, r5
 80079fe:	f022 0203 	bic.w	r2, r2, #3
 8007a02:	3d03      	subs	r5, #3
 8007a04:	45ac      	cmp	ip, r5
 8007a06:	bf38      	it	cc
 8007a08:	2200      	movcc	r2, #0
 8007a0a:	4413      	add	r3, r2
 8007a0c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007a10:	b17a      	cbz	r2, 8007a32 <__mdiff+0x106>
 8007a12:	6107      	str	r7, [r0, #16]
 8007a14:	e7a4      	b.n	8007960 <__mdiff+0x34>
 8007a16:	f856 8b04 	ldr.w	r8, [r6], #4
 8007a1a:	fa11 f288 	uxtah	r2, r1, r8
 8007a1e:	1414      	asrs	r4, r2, #16
 8007a20:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a24:	b292      	uxth	r2, r2
 8007a26:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007a2a:	f84e 2b04 	str.w	r2, [lr], #4
 8007a2e:	1421      	asrs	r1, r4, #16
 8007a30:	e7e0      	b.n	80079f4 <__mdiff+0xc8>
 8007a32:	3f01      	subs	r7, #1
 8007a34:	e7ea      	b.n	8007a0c <__mdiff+0xe0>
 8007a36:	bf00      	nop
 8007a38:	08008714 	.word	0x08008714
 8007a3c:	08008725 	.word	0x08008725

08007a40 <__d2b>:
 8007a40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a44:	460f      	mov	r7, r1
 8007a46:	2101      	movs	r1, #1
 8007a48:	ec59 8b10 	vmov	r8, r9, d0
 8007a4c:	4616      	mov	r6, r2
 8007a4e:	f7ff fcd5 	bl	80073fc <_Balloc>
 8007a52:	4604      	mov	r4, r0
 8007a54:	b930      	cbnz	r0, 8007a64 <__d2b+0x24>
 8007a56:	4602      	mov	r2, r0
 8007a58:	4b24      	ldr	r3, [pc, #144]	; (8007aec <__d2b+0xac>)
 8007a5a:	4825      	ldr	r0, [pc, #148]	; (8007af0 <__d2b+0xb0>)
 8007a5c:	f240 310f 	movw	r1, #783	; 0x30f
 8007a60:	f000 fa86 	bl	8007f70 <__assert_func>
 8007a64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a6c:	bb2d      	cbnz	r5, 8007aba <__d2b+0x7a>
 8007a6e:	9301      	str	r3, [sp, #4]
 8007a70:	f1b8 0300 	subs.w	r3, r8, #0
 8007a74:	d026      	beq.n	8007ac4 <__d2b+0x84>
 8007a76:	4668      	mov	r0, sp
 8007a78:	9300      	str	r3, [sp, #0]
 8007a7a:	f7ff fd87 	bl	800758c <__lo0bits>
 8007a7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a82:	b1e8      	cbz	r0, 8007ac0 <__d2b+0x80>
 8007a84:	f1c0 0320 	rsb	r3, r0, #32
 8007a88:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8c:	430b      	orrs	r3, r1
 8007a8e:	40c2      	lsrs	r2, r0
 8007a90:	6163      	str	r3, [r4, #20]
 8007a92:	9201      	str	r2, [sp, #4]
 8007a94:	9b01      	ldr	r3, [sp, #4]
 8007a96:	61a3      	str	r3, [r4, #24]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	bf14      	ite	ne
 8007a9c:	2202      	movne	r2, #2
 8007a9e:	2201      	moveq	r2, #1
 8007aa0:	6122      	str	r2, [r4, #16]
 8007aa2:	b1bd      	cbz	r5, 8007ad4 <__d2b+0x94>
 8007aa4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007aa8:	4405      	add	r5, r0
 8007aaa:	603d      	str	r5, [r7, #0]
 8007aac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ab0:	6030      	str	r0, [r6, #0]
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	b003      	add	sp, #12
 8007ab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007abe:	e7d6      	b.n	8007a6e <__d2b+0x2e>
 8007ac0:	6161      	str	r1, [r4, #20]
 8007ac2:	e7e7      	b.n	8007a94 <__d2b+0x54>
 8007ac4:	a801      	add	r0, sp, #4
 8007ac6:	f7ff fd61 	bl	800758c <__lo0bits>
 8007aca:	9b01      	ldr	r3, [sp, #4]
 8007acc:	6163      	str	r3, [r4, #20]
 8007ace:	3020      	adds	r0, #32
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	e7e5      	b.n	8007aa0 <__d2b+0x60>
 8007ad4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ad8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007adc:	6038      	str	r0, [r7, #0]
 8007ade:	6918      	ldr	r0, [r3, #16]
 8007ae0:	f7ff fd34 	bl	800754c <__hi0bits>
 8007ae4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ae8:	e7e2      	b.n	8007ab0 <__d2b+0x70>
 8007aea:	bf00      	nop
 8007aec:	08008714 	.word	0x08008714
 8007af0:	08008725 	.word	0x08008725

08007af4 <__ssputs_r>:
 8007af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007af8:	688e      	ldr	r6, [r1, #8]
 8007afa:	461f      	mov	r7, r3
 8007afc:	42be      	cmp	r6, r7
 8007afe:	680b      	ldr	r3, [r1, #0]
 8007b00:	4682      	mov	sl, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	4690      	mov	r8, r2
 8007b06:	d82c      	bhi.n	8007b62 <__ssputs_r+0x6e>
 8007b08:	898a      	ldrh	r2, [r1, #12]
 8007b0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b0e:	d026      	beq.n	8007b5e <__ssputs_r+0x6a>
 8007b10:	6965      	ldr	r5, [r4, #20]
 8007b12:	6909      	ldr	r1, [r1, #16]
 8007b14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b18:	eba3 0901 	sub.w	r9, r3, r1
 8007b1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b20:	1c7b      	adds	r3, r7, #1
 8007b22:	444b      	add	r3, r9
 8007b24:	106d      	asrs	r5, r5, #1
 8007b26:	429d      	cmp	r5, r3
 8007b28:	bf38      	it	cc
 8007b2a:	461d      	movcc	r5, r3
 8007b2c:	0553      	lsls	r3, r2, #21
 8007b2e:	d527      	bpl.n	8007b80 <__ssputs_r+0x8c>
 8007b30:	4629      	mov	r1, r5
 8007b32:	f7ff fbd7 	bl	80072e4 <_malloc_r>
 8007b36:	4606      	mov	r6, r0
 8007b38:	b360      	cbz	r0, 8007b94 <__ssputs_r+0xa0>
 8007b3a:	6921      	ldr	r1, [r4, #16]
 8007b3c:	464a      	mov	r2, r9
 8007b3e:	f000 fa09 	bl	8007f54 <memcpy>
 8007b42:	89a3      	ldrh	r3, [r4, #12]
 8007b44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	6126      	str	r6, [r4, #16]
 8007b50:	6165      	str	r5, [r4, #20]
 8007b52:	444e      	add	r6, r9
 8007b54:	eba5 0509 	sub.w	r5, r5, r9
 8007b58:	6026      	str	r6, [r4, #0]
 8007b5a:	60a5      	str	r5, [r4, #8]
 8007b5c:	463e      	mov	r6, r7
 8007b5e:	42be      	cmp	r6, r7
 8007b60:	d900      	bls.n	8007b64 <__ssputs_r+0x70>
 8007b62:	463e      	mov	r6, r7
 8007b64:	6820      	ldr	r0, [r4, #0]
 8007b66:	4632      	mov	r2, r6
 8007b68:	4641      	mov	r1, r8
 8007b6a:	f000 f9c9 	bl	8007f00 <memmove>
 8007b6e:	68a3      	ldr	r3, [r4, #8]
 8007b70:	1b9b      	subs	r3, r3, r6
 8007b72:	60a3      	str	r3, [r4, #8]
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	4433      	add	r3, r6
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b80:	462a      	mov	r2, r5
 8007b82:	f000 fa3b 	bl	8007ffc <_realloc_r>
 8007b86:	4606      	mov	r6, r0
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	d1e0      	bne.n	8007b4e <__ssputs_r+0x5a>
 8007b8c:	6921      	ldr	r1, [r4, #16]
 8007b8e:	4650      	mov	r0, sl
 8007b90:	f7ff fb34 	bl	80071fc <_free_r>
 8007b94:	230c      	movs	r3, #12
 8007b96:	f8ca 3000 	str.w	r3, [sl]
 8007b9a:	89a3      	ldrh	r3, [r4, #12]
 8007b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ba0:	81a3      	strh	r3, [r4, #12]
 8007ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba6:	e7e9      	b.n	8007b7c <__ssputs_r+0x88>

08007ba8 <_svfiprintf_r>:
 8007ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bac:	4698      	mov	r8, r3
 8007bae:	898b      	ldrh	r3, [r1, #12]
 8007bb0:	061b      	lsls	r3, r3, #24
 8007bb2:	b09d      	sub	sp, #116	; 0x74
 8007bb4:	4607      	mov	r7, r0
 8007bb6:	460d      	mov	r5, r1
 8007bb8:	4614      	mov	r4, r2
 8007bba:	d50e      	bpl.n	8007bda <_svfiprintf_r+0x32>
 8007bbc:	690b      	ldr	r3, [r1, #16]
 8007bbe:	b963      	cbnz	r3, 8007bda <_svfiprintf_r+0x32>
 8007bc0:	2140      	movs	r1, #64	; 0x40
 8007bc2:	f7ff fb8f 	bl	80072e4 <_malloc_r>
 8007bc6:	6028      	str	r0, [r5, #0]
 8007bc8:	6128      	str	r0, [r5, #16]
 8007bca:	b920      	cbnz	r0, 8007bd6 <_svfiprintf_r+0x2e>
 8007bcc:	230c      	movs	r3, #12
 8007bce:	603b      	str	r3, [r7, #0]
 8007bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd4:	e0d0      	b.n	8007d78 <_svfiprintf_r+0x1d0>
 8007bd6:	2340      	movs	r3, #64	; 0x40
 8007bd8:	616b      	str	r3, [r5, #20]
 8007bda:	2300      	movs	r3, #0
 8007bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8007bde:	2320      	movs	r3, #32
 8007be0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007be4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007be8:	2330      	movs	r3, #48	; 0x30
 8007bea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007d90 <_svfiprintf_r+0x1e8>
 8007bee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bf2:	f04f 0901 	mov.w	r9, #1
 8007bf6:	4623      	mov	r3, r4
 8007bf8:	469a      	mov	sl, r3
 8007bfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bfe:	b10a      	cbz	r2, 8007c04 <_svfiprintf_r+0x5c>
 8007c00:	2a25      	cmp	r2, #37	; 0x25
 8007c02:	d1f9      	bne.n	8007bf8 <_svfiprintf_r+0x50>
 8007c04:	ebba 0b04 	subs.w	fp, sl, r4
 8007c08:	d00b      	beq.n	8007c22 <_svfiprintf_r+0x7a>
 8007c0a:	465b      	mov	r3, fp
 8007c0c:	4622      	mov	r2, r4
 8007c0e:	4629      	mov	r1, r5
 8007c10:	4638      	mov	r0, r7
 8007c12:	f7ff ff6f 	bl	8007af4 <__ssputs_r>
 8007c16:	3001      	adds	r0, #1
 8007c18:	f000 80a9 	beq.w	8007d6e <_svfiprintf_r+0x1c6>
 8007c1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c1e:	445a      	add	r2, fp
 8007c20:	9209      	str	r2, [sp, #36]	; 0x24
 8007c22:	f89a 3000 	ldrb.w	r3, [sl]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	f000 80a1 	beq.w	8007d6e <_svfiprintf_r+0x1c6>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c36:	f10a 0a01 	add.w	sl, sl, #1
 8007c3a:	9304      	str	r3, [sp, #16]
 8007c3c:	9307      	str	r3, [sp, #28]
 8007c3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c42:	931a      	str	r3, [sp, #104]	; 0x68
 8007c44:	4654      	mov	r4, sl
 8007c46:	2205      	movs	r2, #5
 8007c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c4c:	4850      	ldr	r0, [pc, #320]	; (8007d90 <_svfiprintf_r+0x1e8>)
 8007c4e:	f7f8 fac7 	bl	80001e0 <memchr>
 8007c52:	9a04      	ldr	r2, [sp, #16]
 8007c54:	b9d8      	cbnz	r0, 8007c8e <_svfiprintf_r+0xe6>
 8007c56:	06d0      	lsls	r0, r2, #27
 8007c58:	bf44      	itt	mi
 8007c5a:	2320      	movmi	r3, #32
 8007c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c60:	0711      	lsls	r1, r2, #28
 8007c62:	bf44      	itt	mi
 8007c64:	232b      	movmi	r3, #43	; 0x2b
 8007c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8007c70:	d015      	beq.n	8007c9e <_svfiprintf_r+0xf6>
 8007c72:	9a07      	ldr	r2, [sp, #28]
 8007c74:	4654      	mov	r4, sl
 8007c76:	2000      	movs	r0, #0
 8007c78:	f04f 0c0a 	mov.w	ip, #10
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c82:	3b30      	subs	r3, #48	; 0x30
 8007c84:	2b09      	cmp	r3, #9
 8007c86:	d94d      	bls.n	8007d24 <_svfiprintf_r+0x17c>
 8007c88:	b1b0      	cbz	r0, 8007cb8 <_svfiprintf_r+0x110>
 8007c8a:	9207      	str	r2, [sp, #28]
 8007c8c:	e014      	b.n	8007cb8 <_svfiprintf_r+0x110>
 8007c8e:	eba0 0308 	sub.w	r3, r0, r8
 8007c92:	fa09 f303 	lsl.w	r3, r9, r3
 8007c96:	4313      	orrs	r3, r2
 8007c98:	9304      	str	r3, [sp, #16]
 8007c9a:	46a2      	mov	sl, r4
 8007c9c:	e7d2      	b.n	8007c44 <_svfiprintf_r+0x9c>
 8007c9e:	9b03      	ldr	r3, [sp, #12]
 8007ca0:	1d19      	adds	r1, r3, #4
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	9103      	str	r1, [sp, #12]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	bfbb      	ittet	lt
 8007caa:	425b      	neglt	r3, r3
 8007cac:	f042 0202 	orrlt.w	r2, r2, #2
 8007cb0:	9307      	strge	r3, [sp, #28]
 8007cb2:	9307      	strlt	r3, [sp, #28]
 8007cb4:	bfb8      	it	lt
 8007cb6:	9204      	strlt	r2, [sp, #16]
 8007cb8:	7823      	ldrb	r3, [r4, #0]
 8007cba:	2b2e      	cmp	r3, #46	; 0x2e
 8007cbc:	d10c      	bne.n	8007cd8 <_svfiprintf_r+0x130>
 8007cbe:	7863      	ldrb	r3, [r4, #1]
 8007cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8007cc2:	d134      	bne.n	8007d2e <_svfiprintf_r+0x186>
 8007cc4:	9b03      	ldr	r3, [sp, #12]
 8007cc6:	1d1a      	adds	r2, r3, #4
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	9203      	str	r2, [sp, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	bfb8      	it	lt
 8007cd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007cd4:	3402      	adds	r4, #2
 8007cd6:	9305      	str	r3, [sp, #20]
 8007cd8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007da0 <_svfiprintf_r+0x1f8>
 8007cdc:	7821      	ldrb	r1, [r4, #0]
 8007cde:	2203      	movs	r2, #3
 8007ce0:	4650      	mov	r0, sl
 8007ce2:	f7f8 fa7d 	bl	80001e0 <memchr>
 8007ce6:	b138      	cbz	r0, 8007cf8 <_svfiprintf_r+0x150>
 8007ce8:	9b04      	ldr	r3, [sp, #16]
 8007cea:	eba0 000a 	sub.w	r0, r0, sl
 8007cee:	2240      	movs	r2, #64	; 0x40
 8007cf0:	4082      	lsls	r2, r0
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	3401      	adds	r4, #1
 8007cf6:	9304      	str	r3, [sp, #16]
 8007cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cfc:	4825      	ldr	r0, [pc, #148]	; (8007d94 <_svfiprintf_r+0x1ec>)
 8007cfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d02:	2206      	movs	r2, #6
 8007d04:	f7f8 fa6c 	bl	80001e0 <memchr>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d038      	beq.n	8007d7e <_svfiprintf_r+0x1d6>
 8007d0c:	4b22      	ldr	r3, [pc, #136]	; (8007d98 <_svfiprintf_r+0x1f0>)
 8007d0e:	bb1b      	cbnz	r3, 8007d58 <_svfiprintf_r+0x1b0>
 8007d10:	9b03      	ldr	r3, [sp, #12]
 8007d12:	3307      	adds	r3, #7
 8007d14:	f023 0307 	bic.w	r3, r3, #7
 8007d18:	3308      	adds	r3, #8
 8007d1a:	9303      	str	r3, [sp, #12]
 8007d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1e:	4433      	add	r3, r6
 8007d20:	9309      	str	r3, [sp, #36]	; 0x24
 8007d22:	e768      	b.n	8007bf6 <_svfiprintf_r+0x4e>
 8007d24:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d28:	460c      	mov	r4, r1
 8007d2a:	2001      	movs	r0, #1
 8007d2c:	e7a6      	b.n	8007c7c <_svfiprintf_r+0xd4>
 8007d2e:	2300      	movs	r3, #0
 8007d30:	3401      	adds	r4, #1
 8007d32:	9305      	str	r3, [sp, #20]
 8007d34:	4619      	mov	r1, r3
 8007d36:	f04f 0c0a 	mov.w	ip, #10
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d40:	3a30      	subs	r2, #48	; 0x30
 8007d42:	2a09      	cmp	r2, #9
 8007d44:	d903      	bls.n	8007d4e <_svfiprintf_r+0x1a6>
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d0c6      	beq.n	8007cd8 <_svfiprintf_r+0x130>
 8007d4a:	9105      	str	r1, [sp, #20]
 8007d4c:	e7c4      	b.n	8007cd8 <_svfiprintf_r+0x130>
 8007d4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d52:	4604      	mov	r4, r0
 8007d54:	2301      	movs	r3, #1
 8007d56:	e7f0      	b.n	8007d3a <_svfiprintf_r+0x192>
 8007d58:	ab03      	add	r3, sp, #12
 8007d5a:	9300      	str	r3, [sp, #0]
 8007d5c:	462a      	mov	r2, r5
 8007d5e:	4b0f      	ldr	r3, [pc, #60]	; (8007d9c <_svfiprintf_r+0x1f4>)
 8007d60:	a904      	add	r1, sp, #16
 8007d62:	4638      	mov	r0, r7
 8007d64:	f7fd fe4e 	bl	8005a04 <_printf_float>
 8007d68:	1c42      	adds	r2, r0, #1
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	d1d6      	bne.n	8007d1c <_svfiprintf_r+0x174>
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	065b      	lsls	r3, r3, #25
 8007d72:	f53f af2d 	bmi.w	8007bd0 <_svfiprintf_r+0x28>
 8007d76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d78:	b01d      	add	sp, #116	; 0x74
 8007d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d7e:	ab03      	add	r3, sp, #12
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	462a      	mov	r2, r5
 8007d84:	4b05      	ldr	r3, [pc, #20]	; (8007d9c <_svfiprintf_r+0x1f4>)
 8007d86:	a904      	add	r1, sp, #16
 8007d88:	4638      	mov	r0, r7
 8007d8a:	f7fe f8df 	bl	8005f4c <_printf_i>
 8007d8e:	e7eb      	b.n	8007d68 <_svfiprintf_r+0x1c0>
 8007d90:	0800887c 	.word	0x0800887c
 8007d94:	08008886 	.word	0x08008886
 8007d98:	08005a05 	.word	0x08005a05
 8007d9c:	08007af5 	.word	0x08007af5
 8007da0:	08008882 	.word	0x08008882

08007da4 <__sflush_r>:
 8007da4:	898a      	ldrh	r2, [r1, #12]
 8007da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007daa:	4605      	mov	r5, r0
 8007dac:	0710      	lsls	r0, r2, #28
 8007dae:	460c      	mov	r4, r1
 8007db0:	d458      	bmi.n	8007e64 <__sflush_r+0xc0>
 8007db2:	684b      	ldr	r3, [r1, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	dc05      	bgt.n	8007dc4 <__sflush_r+0x20>
 8007db8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	dc02      	bgt.n	8007dc4 <__sflush_r+0x20>
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dc6:	2e00      	cmp	r6, #0
 8007dc8:	d0f9      	beq.n	8007dbe <__sflush_r+0x1a>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dd0:	682f      	ldr	r7, [r5, #0]
 8007dd2:	6a21      	ldr	r1, [r4, #32]
 8007dd4:	602b      	str	r3, [r5, #0]
 8007dd6:	d032      	beq.n	8007e3e <__sflush_r+0x9a>
 8007dd8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dda:	89a3      	ldrh	r3, [r4, #12]
 8007ddc:	075a      	lsls	r2, r3, #29
 8007dde:	d505      	bpl.n	8007dec <__sflush_r+0x48>
 8007de0:	6863      	ldr	r3, [r4, #4]
 8007de2:	1ac0      	subs	r0, r0, r3
 8007de4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007de6:	b10b      	cbz	r3, 8007dec <__sflush_r+0x48>
 8007de8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dea:	1ac0      	subs	r0, r0, r3
 8007dec:	2300      	movs	r3, #0
 8007dee:	4602      	mov	r2, r0
 8007df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007df2:	6a21      	ldr	r1, [r4, #32]
 8007df4:	4628      	mov	r0, r5
 8007df6:	47b0      	blx	r6
 8007df8:	1c43      	adds	r3, r0, #1
 8007dfa:	89a3      	ldrh	r3, [r4, #12]
 8007dfc:	d106      	bne.n	8007e0c <__sflush_r+0x68>
 8007dfe:	6829      	ldr	r1, [r5, #0]
 8007e00:	291d      	cmp	r1, #29
 8007e02:	d82b      	bhi.n	8007e5c <__sflush_r+0xb8>
 8007e04:	4a29      	ldr	r2, [pc, #164]	; (8007eac <__sflush_r+0x108>)
 8007e06:	410a      	asrs	r2, r1
 8007e08:	07d6      	lsls	r6, r2, #31
 8007e0a:	d427      	bmi.n	8007e5c <__sflush_r+0xb8>
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	6062      	str	r2, [r4, #4]
 8007e10:	04d9      	lsls	r1, r3, #19
 8007e12:	6922      	ldr	r2, [r4, #16]
 8007e14:	6022      	str	r2, [r4, #0]
 8007e16:	d504      	bpl.n	8007e22 <__sflush_r+0x7e>
 8007e18:	1c42      	adds	r2, r0, #1
 8007e1a:	d101      	bne.n	8007e20 <__sflush_r+0x7c>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	b903      	cbnz	r3, 8007e22 <__sflush_r+0x7e>
 8007e20:	6560      	str	r0, [r4, #84]	; 0x54
 8007e22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e24:	602f      	str	r7, [r5, #0]
 8007e26:	2900      	cmp	r1, #0
 8007e28:	d0c9      	beq.n	8007dbe <__sflush_r+0x1a>
 8007e2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e2e:	4299      	cmp	r1, r3
 8007e30:	d002      	beq.n	8007e38 <__sflush_r+0x94>
 8007e32:	4628      	mov	r0, r5
 8007e34:	f7ff f9e2 	bl	80071fc <_free_r>
 8007e38:	2000      	movs	r0, #0
 8007e3a:	6360      	str	r0, [r4, #52]	; 0x34
 8007e3c:	e7c0      	b.n	8007dc0 <__sflush_r+0x1c>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	4628      	mov	r0, r5
 8007e42:	47b0      	blx	r6
 8007e44:	1c41      	adds	r1, r0, #1
 8007e46:	d1c8      	bne.n	8007dda <__sflush_r+0x36>
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d0c5      	beq.n	8007dda <__sflush_r+0x36>
 8007e4e:	2b1d      	cmp	r3, #29
 8007e50:	d001      	beq.n	8007e56 <__sflush_r+0xb2>
 8007e52:	2b16      	cmp	r3, #22
 8007e54:	d101      	bne.n	8007e5a <__sflush_r+0xb6>
 8007e56:	602f      	str	r7, [r5, #0]
 8007e58:	e7b1      	b.n	8007dbe <__sflush_r+0x1a>
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e60:	81a3      	strh	r3, [r4, #12]
 8007e62:	e7ad      	b.n	8007dc0 <__sflush_r+0x1c>
 8007e64:	690f      	ldr	r7, [r1, #16]
 8007e66:	2f00      	cmp	r7, #0
 8007e68:	d0a9      	beq.n	8007dbe <__sflush_r+0x1a>
 8007e6a:	0793      	lsls	r3, r2, #30
 8007e6c:	680e      	ldr	r6, [r1, #0]
 8007e6e:	bf08      	it	eq
 8007e70:	694b      	ldreq	r3, [r1, #20]
 8007e72:	600f      	str	r7, [r1, #0]
 8007e74:	bf18      	it	ne
 8007e76:	2300      	movne	r3, #0
 8007e78:	eba6 0807 	sub.w	r8, r6, r7
 8007e7c:	608b      	str	r3, [r1, #8]
 8007e7e:	f1b8 0f00 	cmp.w	r8, #0
 8007e82:	dd9c      	ble.n	8007dbe <__sflush_r+0x1a>
 8007e84:	6a21      	ldr	r1, [r4, #32]
 8007e86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e88:	4643      	mov	r3, r8
 8007e8a:	463a      	mov	r2, r7
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	47b0      	blx	r6
 8007e90:	2800      	cmp	r0, #0
 8007e92:	dc06      	bgt.n	8007ea2 <__sflush_r+0xfe>
 8007e94:	89a3      	ldrh	r3, [r4, #12]
 8007e96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e9a:	81a3      	strh	r3, [r4, #12]
 8007e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea0:	e78e      	b.n	8007dc0 <__sflush_r+0x1c>
 8007ea2:	4407      	add	r7, r0
 8007ea4:	eba8 0800 	sub.w	r8, r8, r0
 8007ea8:	e7e9      	b.n	8007e7e <__sflush_r+0xda>
 8007eaa:	bf00      	nop
 8007eac:	dfbffffe 	.word	0xdfbffffe

08007eb0 <_fflush_r>:
 8007eb0:	b538      	push	{r3, r4, r5, lr}
 8007eb2:	690b      	ldr	r3, [r1, #16]
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	b913      	cbnz	r3, 8007ec0 <_fflush_r+0x10>
 8007eba:	2500      	movs	r5, #0
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
 8007ec0:	b118      	cbz	r0, 8007eca <_fflush_r+0x1a>
 8007ec2:	6a03      	ldr	r3, [r0, #32]
 8007ec4:	b90b      	cbnz	r3, 8007eca <_fflush_r+0x1a>
 8007ec6:	f7fe f9ef 	bl	80062a8 <__sinit>
 8007eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d0f3      	beq.n	8007eba <_fflush_r+0xa>
 8007ed2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ed4:	07d0      	lsls	r0, r2, #31
 8007ed6:	d404      	bmi.n	8007ee2 <_fflush_r+0x32>
 8007ed8:	0599      	lsls	r1, r3, #22
 8007eda:	d402      	bmi.n	8007ee2 <_fflush_r+0x32>
 8007edc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ede:	f7fe fb0e 	bl	80064fe <__retarget_lock_acquire_recursive>
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	f7ff ff5d 	bl	8007da4 <__sflush_r>
 8007eea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007eec:	07da      	lsls	r2, r3, #31
 8007eee:	4605      	mov	r5, r0
 8007ef0:	d4e4      	bmi.n	8007ebc <_fflush_r+0xc>
 8007ef2:	89a3      	ldrh	r3, [r4, #12]
 8007ef4:	059b      	lsls	r3, r3, #22
 8007ef6:	d4e1      	bmi.n	8007ebc <_fflush_r+0xc>
 8007ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007efa:	f7fe fb01 	bl	8006500 <__retarget_lock_release_recursive>
 8007efe:	e7dd      	b.n	8007ebc <_fflush_r+0xc>

08007f00 <memmove>:
 8007f00:	4288      	cmp	r0, r1
 8007f02:	b510      	push	{r4, lr}
 8007f04:	eb01 0402 	add.w	r4, r1, r2
 8007f08:	d902      	bls.n	8007f10 <memmove+0x10>
 8007f0a:	4284      	cmp	r4, r0
 8007f0c:	4623      	mov	r3, r4
 8007f0e:	d807      	bhi.n	8007f20 <memmove+0x20>
 8007f10:	1e43      	subs	r3, r0, #1
 8007f12:	42a1      	cmp	r1, r4
 8007f14:	d008      	beq.n	8007f28 <memmove+0x28>
 8007f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f1e:	e7f8      	b.n	8007f12 <memmove+0x12>
 8007f20:	4402      	add	r2, r0
 8007f22:	4601      	mov	r1, r0
 8007f24:	428a      	cmp	r2, r1
 8007f26:	d100      	bne.n	8007f2a <memmove+0x2a>
 8007f28:	bd10      	pop	{r4, pc}
 8007f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f32:	e7f7      	b.n	8007f24 <memmove+0x24>

08007f34 <_sbrk_r>:
 8007f34:	b538      	push	{r3, r4, r5, lr}
 8007f36:	4d06      	ldr	r5, [pc, #24]	; (8007f50 <_sbrk_r+0x1c>)
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	602b      	str	r3, [r5, #0]
 8007f40:	f7f9 ff1c 	bl	8001d7c <_sbrk>
 8007f44:	1c43      	adds	r3, r0, #1
 8007f46:	d102      	bne.n	8007f4e <_sbrk_r+0x1a>
 8007f48:	682b      	ldr	r3, [r5, #0]
 8007f4a:	b103      	cbz	r3, 8007f4e <_sbrk_r+0x1a>
 8007f4c:	6023      	str	r3, [r4, #0]
 8007f4e:	bd38      	pop	{r3, r4, r5, pc}
 8007f50:	200004a0 	.word	0x200004a0

08007f54 <memcpy>:
 8007f54:	440a      	add	r2, r1
 8007f56:	4291      	cmp	r1, r2
 8007f58:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f5c:	d100      	bne.n	8007f60 <memcpy+0xc>
 8007f5e:	4770      	bx	lr
 8007f60:	b510      	push	{r4, lr}
 8007f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f6a:	4291      	cmp	r1, r2
 8007f6c:	d1f9      	bne.n	8007f62 <memcpy+0xe>
 8007f6e:	bd10      	pop	{r4, pc}

08007f70 <__assert_func>:
 8007f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f72:	4614      	mov	r4, r2
 8007f74:	461a      	mov	r2, r3
 8007f76:	4b09      	ldr	r3, [pc, #36]	; (8007f9c <__assert_func+0x2c>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	68d8      	ldr	r0, [r3, #12]
 8007f7e:	b14c      	cbz	r4, 8007f94 <__assert_func+0x24>
 8007f80:	4b07      	ldr	r3, [pc, #28]	; (8007fa0 <__assert_func+0x30>)
 8007f82:	9100      	str	r1, [sp, #0]
 8007f84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f88:	4906      	ldr	r1, [pc, #24]	; (8007fa4 <__assert_func+0x34>)
 8007f8a:	462b      	mov	r3, r5
 8007f8c:	f000 f872 	bl	8008074 <fiprintf>
 8007f90:	f000 f882 	bl	8008098 <abort>
 8007f94:	4b04      	ldr	r3, [pc, #16]	; (8007fa8 <__assert_func+0x38>)
 8007f96:	461c      	mov	r4, r3
 8007f98:	e7f3      	b.n	8007f82 <__assert_func+0x12>
 8007f9a:	bf00      	nop
 8007f9c:	2000008c 	.word	0x2000008c
 8007fa0:	08008897 	.word	0x08008897
 8007fa4:	080088a4 	.word	0x080088a4
 8007fa8:	080088d2 	.word	0x080088d2

08007fac <_calloc_r>:
 8007fac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fae:	fba1 2402 	umull	r2, r4, r1, r2
 8007fb2:	b94c      	cbnz	r4, 8007fc8 <_calloc_r+0x1c>
 8007fb4:	4611      	mov	r1, r2
 8007fb6:	9201      	str	r2, [sp, #4]
 8007fb8:	f7ff f994 	bl	80072e4 <_malloc_r>
 8007fbc:	9a01      	ldr	r2, [sp, #4]
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	b930      	cbnz	r0, 8007fd0 <_calloc_r+0x24>
 8007fc2:	4628      	mov	r0, r5
 8007fc4:	b003      	add	sp, #12
 8007fc6:	bd30      	pop	{r4, r5, pc}
 8007fc8:	220c      	movs	r2, #12
 8007fca:	6002      	str	r2, [r0, #0]
 8007fcc:	2500      	movs	r5, #0
 8007fce:	e7f8      	b.n	8007fc2 <_calloc_r+0x16>
 8007fd0:	4621      	mov	r1, r4
 8007fd2:	f7fe fa16 	bl	8006402 <memset>
 8007fd6:	e7f4      	b.n	8007fc2 <_calloc_r+0x16>

08007fd8 <__ascii_mbtowc>:
 8007fd8:	b082      	sub	sp, #8
 8007fda:	b901      	cbnz	r1, 8007fde <__ascii_mbtowc+0x6>
 8007fdc:	a901      	add	r1, sp, #4
 8007fde:	b142      	cbz	r2, 8007ff2 <__ascii_mbtowc+0x1a>
 8007fe0:	b14b      	cbz	r3, 8007ff6 <__ascii_mbtowc+0x1e>
 8007fe2:	7813      	ldrb	r3, [r2, #0]
 8007fe4:	600b      	str	r3, [r1, #0]
 8007fe6:	7812      	ldrb	r2, [r2, #0]
 8007fe8:	1e10      	subs	r0, r2, #0
 8007fea:	bf18      	it	ne
 8007fec:	2001      	movne	r0, #1
 8007fee:	b002      	add	sp, #8
 8007ff0:	4770      	bx	lr
 8007ff2:	4610      	mov	r0, r2
 8007ff4:	e7fb      	b.n	8007fee <__ascii_mbtowc+0x16>
 8007ff6:	f06f 0001 	mvn.w	r0, #1
 8007ffa:	e7f8      	b.n	8007fee <__ascii_mbtowc+0x16>

08007ffc <_realloc_r>:
 8007ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008000:	4680      	mov	r8, r0
 8008002:	4614      	mov	r4, r2
 8008004:	460e      	mov	r6, r1
 8008006:	b921      	cbnz	r1, 8008012 <_realloc_r+0x16>
 8008008:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800800c:	4611      	mov	r1, r2
 800800e:	f7ff b969 	b.w	80072e4 <_malloc_r>
 8008012:	b92a      	cbnz	r2, 8008020 <_realloc_r+0x24>
 8008014:	f7ff f8f2 	bl	80071fc <_free_r>
 8008018:	4625      	mov	r5, r4
 800801a:	4628      	mov	r0, r5
 800801c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008020:	f000 f841 	bl	80080a6 <_malloc_usable_size_r>
 8008024:	4284      	cmp	r4, r0
 8008026:	4607      	mov	r7, r0
 8008028:	d802      	bhi.n	8008030 <_realloc_r+0x34>
 800802a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800802e:	d812      	bhi.n	8008056 <_realloc_r+0x5a>
 8008030:	4621      	mov	r1, r4
 8008032:	4640      	mov	r0, r8
 8008034:	f7ff f956 	bl	80072e4 <_malloc_r>
 8008038:	4605      	mov	r5, r0
 800803a:	2800      	cmp	r0, #0
 800803c:	d0ed      	beq.n	800801a <_realloc_r+0x1e>
 800803e:	42bc      	cmp	r4, r7
 8008040:	4622      	mov	r2, r4
 8008042:	4631      	mov	r1, r6
 8008044:	bf28      	it	cs
 8008046:	463a      	movcs	r2, r7
 8008048:	f7ff ff84 	bl	8007f54 <memcpy>
 800804c:	4631      	mov	r1, r6
 800804e:	4640      	mov	r0, r8
 8008050:	f7ff f8d4 	bl	80071fc <_free_r>
 8008054:	e7e1      	b.n	800801a <_realloc_r+0x1e>
 8008056:	4635      	mov	r5, r6
 8008058:	e7df      	b.n	800801a <_realloc_r+0x1e>

0800805a <__ascii_wctomb>:
 800805a:	b149      	cbz	r1, 8008070 <__ascii_wctomb+0x16>
 800805c:	2aff      	cmp	r2, #255	; 0xff
 800805e:	bf85      	ittet	hi
 8008060:	238a      	movhi	r3, #138	; 0x8a
 8008062:	6003      	strhi	r3, [r0, #0]
 8008064:	700a      	strbls	r2, [r1, #0]
 8008066:	f04f 30ff 	movhi.w	r0, #4294967295
 800806a:	bf98      	it	ls
 800806c:	2001      	movls	r0, #1
 800806e:	4770      	bx	lr
 8008070:	4608      	mov	r0, r1
 8008072:	4770      	bx	lr

08008074 <fiprintf>:
 8008074:	b40e      	push	{r1, r2, r3}
 8008076:	b503      	push	{r0, r1, lr}
 8008078:	4601      	mov	r1, r0
 800807a:	ab03      	add	r3, sp, #12
 800807c:	4805      	ldr	r0, [pc, #20]	; (8008094 <fiprintf+0x20>)
 800807e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008082:	6800      	ldr	r0, [r0, #0]
 8008084:	9301      	str	r3, [sp, #4]
 8008086:	f000 f83f 	bl	8008108 <_vfiprintf_r>
 800808a:	b002      	add	sp, #8
 800808c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008090:	b003      	add	sp, #12
 8008092:	4770      	bx	lr
 8008094:	2000008c 	.word	0x2000008c

08008098 <abort>:
 8008098:	b508      	push	{r3, lr}
 800809a:	2006      	movs	r0, #6
 800809c:	f000 fa0c 	bl	80084b8 <raise>
 80080a0:	2001      	movs	r0, #1
 80080a2:	f7f9 fdf3 	bl	8001c8c <_exit>

080080a6 <_malloc_usable_size_r>:
 80080a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080aa:	1f18      	subs	r0, r3, #4
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	bfbc      	itt	lt
 80080b0:	580b      	ldrlt	r3, [r1, r0]
 80080b2:	18c0      	addlt	r0, r0, r3
 80080b4:	4770      	bx	lr

080080b6 <__sfputc_r>:
 80080b6:	6893      	ldr	r3, [r2, #8]
 80080b8:	3b01      	subs	r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	b410      	push	{r4}
 80080be:	6093      	str	r3, [r2, #8]
 80080c0:	da08      	bge.n	80080d4 <__sfputc_r+0x1e>
 80080c2:	6994      	ldr	r4, [r2, #24]
 80080c4:	42a3      	cmp	r3, r4
 80080c6:	db01      	blt.n	80080cc <__sfputc_r+0x16>
 80080c8:	290a      	cmp	r1, #10
 80080ca:	d103      	bne.n	80080d4 <__sfputc_r+0x1e>
 80080cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080d0:	f000 b934 	b.w	800833c <__swbuf_r>
 80080d4:	6813      	ldr	r3, [r2, #0]
 80080d6:	1c58      	adds	r0, r3, #1
 80080d8:	6010      	str	r0, [r2, #0]
 80080da:	7019      	strb	r1, [r3, #0]
 80080dc:	4608      	mov	r0, r1
 80080de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <__sfputs_r>:
 80080e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080e6:	4606      	mov	r6, r0
 80080e8:	460f      	mov	r7, r1
 80080ea:	4614      	mov	r4, r2
 80080ec:	18d5      	adds	r5, r2, r3
 80080ee:	42ac      	cmp	r4, r5
 80080f0:	d101      	bne.n	80080f6 <__sfputs_r+0x12>
 80080f2:	2000      	movs	r0, #0
 80080f4:	e007      	b.n	8008106 <__sfputs_r+0x22>
 80080f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080fa:	463a      	mov	r2, r7
 80080fc:	4630      	mov	r0, r6
 80080fe:	f7ff ffda 	bl	80080b6 <__sfputc_r>
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	d1f3      	bne.n	80080ee <__sfputs_r+0xa>
 8008106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008108 <_vfiprintf_r>:
 8008108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810c:	460d      	mov	r5, r1
 800810e:	b09d      	sub	sp, #116	; 0x74
 8008110:	4614      	mov	r4, r2
 8008112:	4698      	mov	r8, r3
 8008114:	4606      	mov	r6, r0
 8008116:	b118      	cbz	r0, 8008120 <_vfiprintf_r+0x18>
 8008118:	6a03      	ldr	r3, [r0, #32]
 800811a:	b90b      	cbnz	r3, 8008120 <_vfiprintf_r+0x18>
 800811c:	f7fe f8c4 	bl	80062a8 <__sinit>
 8008120:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008122:	07d9      	lsls	r1, r3, #31
 8008124:	d405      	bmi.n	8008132 <_vfiprintf_r+0x2a>
 8008126:	89ab      	ldrh	r3, [r5, #12]
 8008128:	059a      	lsls	r2, r3, #22
 800812a:	d402      	bmi.n	8008132 <_vfiprintf_r+0x2a>
 800812c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800812e:	f7fe f9e6 	bl	80064fe <__retarget_lock_acquire_recursive>
 8008132:	89ab      	ldrh	r3, [r5, #12]
 8008134:	071b      	lsls	r3, r3, #28
 8008136:	d501      	bpl.n	800813c <_vfiprintf_r+0x34>
 8008138:	692b      	ldr	r3, [r5, #16]
 800813a:	b99b      	cbnz	r3, 8008164 <_vfiprintf_r+0x5c>
 800813c:	4629      	mov	r1, r5
 800813e:	4630      	mov	r0, r6
 8008140:	f000 f93a 	bl	80083b8 <__swsetup_r>
 8008144:	b170      	cbz	r0, 8008164 <_vfiprintf_r+0x5c>
 8008146:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008148:	07dc      	lsls	r4, r3, #31
 800814a:	d504      	bpl.n	8008156 <_vfiprintf_r+0x4e>
 800814c:	f04f 30ff 	mov.w	r0, #4294967295
 8008150:	b01d      	add	sp, #116	; 0x74
 8008152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008156:	89ab      	ldrh	r3, [r5, #12]
 8008158:	0598      	lsls	r0, r3, #22
 800815a:	d4f7      	bmi.n	800814c <_vfiprintf_r+0x44>
 800815c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800815e:	f7fe f9cf 	bl	8006500 <__retarget_lock_release_recursive>
 8008162:	e7f3      	b.n	800814c <_vfiprintf_r+0x44>
 8008164:	2300      	movs	r3, #0
 8008166:	9309      	str	r3, [sp, #36]	; 0x24
 8008168:	2320      	movs	r3, #32
 800816a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800816e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008172:	2330      	movs	r3, #48	; 0x30
 8008174:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008328 <_vfiprintf_r+0x220>
 8008178:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800817c:	f04f 0901 	mov.w	r9, #1
 8008180:	4623      	mov	r3, r4
 8008182:	469a      	mov	sl, r3
 8008184:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008188:	b10a      	cbz	r2, 800818e <_vfiprintf_r+0x86>
 800818a:	2a25      	cmp	r2, #37	; 0x25
 800818c:	d1f9      	bne.n	8008182 <_vfiprintf_r+0x7a>
 800818e:	ebba 0b04 	subs.w	fp, sl, r4
 8008192:	d00b      	beq.n	80081ac <_vfiprintf_r+0xa4>
 8008194:	465b      	mov	r3, fp
 8008196:	4622      	mov	r2, r4
 8008198:	4629      	mov	r1, r5
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff ffa2 	bl	80080e4 <__sfputs_r>
 80081a0:	3001      	adds	r0, #1
 80081a2:	f000 80a9 	beq.w	80082f8 <_vfiprintf_r+0x1f0>
 80081a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081a8:	445a      	add	r2, fp
 80081aa:	9209      	str	r2, [sp, #36]	; 0x24
 80081ac:	f89a 3000 	ldrb.w	r3, [sl]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f000 80a1 	beq.w	80082f8 <_vfiprintf_r+0x1f0>
 80081b6:	2300      	movs	r3, #0
 80081b8:	f04f 32ff 	mov.w	r2, #4294967295
 80081bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081c0:	f10a 0a01 	add.w	sl, sl, #1
 80081c4:	9304      	str	r3, [sp, #16]
 80081c6:	9307      	str	r3, [sp, #28]
 80081c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081cc:	931a      	str	r3, [sp, #104]	; 0x68
 80081ce:	4654      	mov	r4, sl
 80081d0:	2205      	movs	r2, #5
 80081d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081d6:	4854      	ldr	r0, [pc, #336]	; (8008328 <_vfiprintf_r+0x220>)
 80081d8:	f7f8 f802 	bl	80001e0 <memchr>
 80081dc:	9a04      	ldr	r2, [sp, #16]
 80081de:	b9d8      	cbnz	r0, 8008218 <_vfiprintf_r+0x110>
 80081e0:	06d1      	lsls	r1, r2, #27
 80081e2:	bf44      	itt	mi
 80081e4:	2320      	movmi	r3, #32
 80081e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ea:	0713      	lsls	r3, r2, #28
 80081ec:	bf44      	itt	mi
 80081ee:	232b      	movmi	r3, #43	; 0x2b
 80081f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081f4:	f89a 3000 	ldrb.w	r3, [sl]
 80081f8:	2b2a      	cmp	r3, #42	; 0x2a
 80081fa:	d015      	beq.n	8008228 <_vfiprintf_r+0x120>
 80081fc:	9a07      	ldr	r2, [sp, #28]
 80081fe:	4654      	mov	r4, sl
 8008200:	2000      	movs	r0, #0
 8008202:	f04f 0c0a 	mov.w	ip, #10
 8008206:	4621      	mov	r1, r4
 8008208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800820c:	3b30      	subs	r3, #48	; 0x30
 800820e:	2b09      	cmp	r3, #9
 8008210:	d94d      	bls.n	80082ae <_vfiprintf_r+0x1a6>
 8008212:	b1b0      	cbz	r0, 8008242 <_vfiprintf_r+0x13a>
 8008214:	9207      	str	r2, [sp, #28]
 8008216:	e014      	b.n	8008242 <_vfiprintf_r+0x13a>
 8008218:	eba0 0308 	sub.w	r3, r0, r8
 800821c:	fa09 f303 	lsl.w	r3, r9, r3
 8008220:	4313      	orrs	r3, r2
 8008222:	9304      	str	r3, [sp, #16]
 8008224:	46a2      	mov	sl, r4
 8008226:	e7d2      	b.n	80081ce <_vfiprintf_r+0xc6>
 8008228:	9b03      	ldr	r3, [sp, #12]
 800822a:	1d19      	adds	r1, r3, #4
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	9103      	str	r1, [sp, #12]
 8008230:	2b00      	cmp	r3, #0
 8008232:	bfbb      	ittet	lt
 8008234:	425b      	neglt	r3, r3
 8008236:	f042 0202 	orrlt.w	r2, r2, #2
 800823a:	9307      	strge	r3, [sp, #28]
 800823c:	9307      	strlt	r3, [sp, #28]
 800823e:	bfb8      	it	lt
 8008240:	9204      	strlt	r2, [sp, #16]
 8008242:	7823      	ldrb	r3, [r4, #0]
 8008244:	2b2e      	cmp	r3, #46	; 0x2e
 8008246:	d10c      	bne.n	8008262 <_vfiprintf_r+0x15a>
 8008248:	7863      	ldrb	r3, [r4, #1]
 800824a:	2b2a      	cmp	r3, #42	; 0x2a
 800824c:	d134      	bne.n	80082b8 <_vfiprintf_r+0x1b0>
 800824e:	9b03      	ldr	r3, [sp, #12]
 8008250:	1d1a      	adds	r2, r3, #4
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	9203      	str	r2, [sp, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	bfb8      	it	lt
 800825a:	f04f 33ff 	movlt.w	r3, #4294967295
 800825e:	3402      	adds	r4, #2
 8008260:	9305      	str	r3, [sp, #20]
 8008262:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008338 <_vfiprintf_r+0x230>
 8008266:	7821      	ldrb	r1, [r4, #0]
 8008268:	2203      	movs	r2, #3
 800826a:	4650      	mov	r0, sl
 800826c:	f7f7 ffb8 	bl	80001e0 <memchr>
 8008270:	b138      	cbz	r0, 8008282 <_vfiprintf_r+0x17a>
 8008272:	9b04      	ldr	r3, [sp, #16]
 8008274:	eba0 000a 	sub.w	r0, r0, sl
 8008278:	2240      	movs	r2, #64	; 0x40
 800827a:	4082      	lsls	r2, r0
 800827c:	4313      	orrs	r3, r2
 800827e:	3401      	adds	r4, #1
 8008280:	9304      	str	r3, [sp, #16]
 8008282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008286:	4829      	ldr	r0, [pc, #164]	; (800832c <_vfiprintf_r+0x224>)
 8008288:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800828c:	2206      	movs	r2, #6
 800828e:	f7f7 ffa7 	bl	80001e0 <memchr>
 8008292:	2800      	cmp	r0, #0
 8008294:	d03f      	beq.n	8008316 <_vfiprintf_r+0x20e>
 8008296:	4b26      	ldr	r3, [pc, #152]	; (8008330 <_vfiprintf_r+0x228>)
 8008298:	bb1b      	cbnz	r3, 80082e2 <_vfiprintf_r+0x1da>
 800829a:	9b03      	ldr	r3, [sp, #12]
 800829c:	3307      	adds	r3, #7
 800829e:	f023 0307 	bic.w	r3, r3, #7
 80082a2:	3308      	adds	r3, #8
 80082a4:	9303      	str	r3, [sp, #12]
 80082a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a8:	443b      	add	r3, r7
 80082aa:	9309      	str	r3, [sp, #36]	; 0x24
 80082ac:	e768      	b.n	8008180 <_vfiprintf_r+0x78>
 80082ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80082b2:	460c      	mov	r4, r1
 80082b4:	2001      	movs	r0, #1
 80082b6:	e7a6      	b.n	8008206 <_vfiprintf_r+0xfe>
 80082b8:	2300      	movs	r3, #0
 80082ba:	3401      	adds	r4, #1
 80082bc:	9305      	str	r3, [sp, #20]
 80082be:	4619      	mov	r1, r3
 80082c0:	f04f 0c0a 	mov.w	ip, #10
 80082c4:	4620      	mov	r0, r4
 80082c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ca:	3a30      	subs	r2, #48	; 0x30
 80082cc:	2a09      	cmp	r2, #9
 80082ce:	d903      	bls.n	80082d8 <_vfiprintf_r+0x1d0>
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d0c6      	beq.n	8008262 <_vfiprintf_r+0x15a>
 80082d4:	9105      	str	r1, [sp, #20]
 80082d6:	e7c4      	b.n	8008262 <_vfiprintf_r+0x15a>
 80082d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80082dc:	4604      	mov	r4, r0
 80082de:	2301      	movs	r3, #1
 80082e0:	e7f0      	b.n	80082c4 <_vfiprintf_r+0x1bc>
 80082e2:	ab03      	add	r3, sp, #12
 80082e4:	9300      	str	r3, [sp, #0]
 80082e6:	462a      	mov	r2, r5
 80082e8:	4b12      	ldr	r3, [pc, #72]	; (8008334 <_vfiprintf_r+0x22c>)
 80082ea:	a904      	add	r1, sp, #16
 80082ec:	4630      	mov	r0, r6
 80082ee:	f7fd fb89 	bl	8005a04 <_printf_float>
 80082f2:	4607      	mov	r7, r0
 80082f4:	1c78      	adds	r0, r7, #1
 80082f6:	d1d6      	bne.n	80082a6 <_vfiprintf_r+0x19e>
 80082f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082fa:	07d9      	lsls	r1, r3, #31
 80082fc:	d405      	bmi.n	800830a <_vfiprintf_r+0x202>
 80082fe:	89ab      	ldrh	r3, [r5, #12]
 8008300:	059a      	lsls	r2, r3, #22
 8008302:	d402      	bmi.n	800830a <_vfiprintf_r+0x202>
 8008304:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008306:	f7fe f8fb 	bl	8006500 <__retarget_lock_release_recursive>
 800830a:	89ab      	ldrh	r3, [r5, #12]
 800830c:	065b      	lsls	r3, r3, #25
 800830e:	f53f af1d 	bmi.w	800814c <_vfiprintf_r+0x44>
 8008312:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008314:	e71c      	b.n	8008150 <_vfiprintf_r+0x48>
 8008316:	ab03      	add	r3, sp, #12
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	462a      	mov	r2, r5
 800831c:	4b05      	ldr	r3, [pc, #20]	; (8008334 <_vfiprintf_r+0x22c>)
 800831e:	a904      	add	r1, sp, #16
 8008320:	4630      	mov	r0, r6
 8008322:	f7fd fe13 	bl	8005f4c <_printf_i>
 8008326:	e7e4      	b.n	80082f2 <_vfiprintf_r+0x1ea>
 8008328:	0800887c 	.word	0x0800887c
 800832c:	08008886 	.word	0x08008886
 8008330:	08005a05 	.word	0x08005a05
 8008334:	080080e5 	.word	0x080080e5
 8008338:	08008882 	.word	0x08008882

0800833c <__swbuf_r>:
 800833c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833e:	460e      	mov	r6, r1
 8008340:	4614      	mov	r4, r2
 8008342:	4605      	mov	r5, r0
 8008344:	b118      	cbz	r0, 800834e <__swbuf_r+0x12>
 8008346:	6a03      	ldr	r3, [r0, #32]
 8008348:	b90b      	cbnz	r3, 800834e <__swbuf_r+0x12>
 800834a:	f7fd ffad 	bl	80062a8 <__sinit>
 800834e:	69a3      	ldr	r3, [r4, #24]
 8008350:	60a3      	str	r3, [r4, #8]
 8008352:	89a3      	ldrh	r3, [r4, #12]
 8008354:	071a      	lsls	r2, r3, #28
 8008356:	d525      	bpl.n	80083a4 <__swbuf_r+0x68>
 8008358:	6923      	ldr	r3, [r4, #16]
 800835a:	b31b      	cbz	r3, 80083a4 <__swbuf_r+0x68>
 800835c:	6823      	ldr	r3, [r4, #0]
 800835e:	6922      	ldr	r2, [r4, #16]
 8008360:	1a98      	subs	r0, r3, r2
 8008362:	6963      	ldr	r3, [r4, #20]
 8008364:	b2f6      	uxtb	r6, r6
 8008366:	4283      	cmp	r3, r0
 8008368:	4637      	mov	r7, r6
 800836a:	dc04      	bgt.n	8008376 <__swbuf_r+0x3a>
 800836c:	4621      	mov	r1, r4
 800836e:	4628      	mov	r0, r5
 8008370:	f7ff fd9e 	bl	8007eb0 <_fflush_r>
 8008374:	b9e0      	cbnz	r0, 80083b0 <__swbuf_r+0x74>
 8008376:	68a3      	ldr	r3, [r4, #8]
 8008378:	3b01      	subs	r3, #1
 800837a:	60a3      	str	r3, [r4, #8]
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	1c5a      	adds	r2, r3, #1
 8008380:	6022      	str	r2, [r4, #0]
 8008382:	701e      	strb	r6, [r3, #0]
 8008384:	6962      	ldr	r2, [r4, #20]
 8008386:	1c43      	adds	r3, r0, #1
 8008388:	429a      	cmp	r2, r3
 800838a:	d004      	beq.n	8008396 <__swbuf_r+0x5a>
 800838c:	89a3      	ldrh	r3, [r4, #12]
 800838e:	07db      	lsls	r3, r3, #31
 8008390:	d506      	bpl.n	80083a0 <__swbuf_r+0x64>
 8008392:	2e0a      	cmp	r6, #10
 8008394:	d104      	bne.n	80083a0 <__swbuf_r+0x64>
 8008396:	4621      	mov	r1, r4
 8008398:	4628      	mov	r0, r5
 800839a:	f7ff fd89 	bl	8007eb0 <_fflush_r>
 800839e:	b938      	cbnz	r0, 80083b0 <__swbuf_r+0x74>
 80083a0:	4638      	mov	r0, r7
 80083a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083a4:	4621      	mov	r1, r4
 80083a6:	4628      	mov	r0, r5
 80083a8:	f000 f806 	bl	80083b8 <__swsetup_r>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	d0d5      	beq.n	800835c <__swbuf_r+0x20>
 80083b0:	f04f 37ff 	mov.w	r7, #4294967295
 80083b4:	e7f4      	b.n	80083a0 <__swbuf_r+0x64>
	...

080083b8 <__swsetup_r>:
 80083b8:	b538      	push	{r3, r4, r5, lr}
 80083ba:	4b2a      	ldr	r3, [pc, #168]	; (8008464 <__swsetup_r+0xac>)
 80083bc:	4605      	mov	r5, r0
 80083be:	6818      	ldr	r0, [r3, #0]
 80083c0:	460c      	mov	r4, r1
 80083c2:	b118      	cbz	r0, 80083cc <__swsetup_r+0x14>
 80083c4:	6a03      	ldr	r3, [r0, #32]
 80083c6:	b90b      	cbnz	r3, 80083cc <__swsetup_r+0x14>
 80083c8:	f7fd ff6e 	bl	80062a8 <__sinit>
 80083cc:	89a3      	ldrh	r3, [r4, #12]
 80083ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083d2:	0718      	lsls	r0, r3, #28
 80083d4:	d422      	bmi.n	800841c <__swsetup_r+0x64>
 80083d6:	06d9      	lsls	r1, r3, #27
 80083d8:	d407      	bmi.n	80083ea <__swsetup_r+0x32>
 80083da:	2309      	movs	r3, #9
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80083e2:	81a3      	strh	r3, [r4, #12]
 80083e4:	f04f 30ff 	mov.w	r0, #4294967295
 80083e8:	e034      	b.n	8008454 <__swsetup_r+0x9c>
 80083ea:	0758      	lsls	r0, r3, #29
 80083ec:	d512      	bpl.n	8008414 <__swsetup_r+0x5c>
 80083ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083f0:	b141      	cbz	r1, 8008404 <__swsetup_r+0x4c>
 80083f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083f6:	4299      	cmp	r1, r3
 80083f8:	d002      	beq.n	8008400 <__swsetup_r+0x48>
 80083fa:	4628      	mov	r0, r5
 80083fc:	f7fe fefe 	bl	80071fc <_free_r>
 8008400:	2300      	movs	r3, #0
 8008402:	6363      	str	r3, [r4, #52]	; 0x34
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800840a:	81a3      	strh	r3, [r4, #12]
 800840c:	2300      	movs	r3, #0
 800840e:	6063      	str	r3, [r4, #4]
 8008410:	6923      	ldr	r3, [r4, #16]
 8008412:	6023      	str	r3, [r4, #0]
 8008414:	89a3      	ldrh	r3, [r4, #12]
 8008416:	f043 0308 	orr.w	r3, r3, #8
 800841a:	81a3      	strh	r3, [r4, #12]
 800841c:	6923      	ldr	r3, [r4, #16]
 800841e:	b94b      	cbnz	r3, 8008434 <__swsetup_r+0x7c>
 8008420:	89a3      	ldrh	r3, [r4, #12]
 8008422:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008426:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800842a:	d003      	beq.n	8008434 <__swsetup_r+0x7c>
 800842c:	4621      	mov	r1, r4
 800842e:	4628      	mov	r0, r5
 8008430:	f000 f884 	bl	800853c <__smakebuf_r>
 8008434:	89a0      	ldrh	r0, [r4, #12]
 8008436:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800843a:	f010 0301 	ands.w	r3, r0, #1
 800843e:	d00a      	beq.n	8008456 <__swsetup_r+0x9e>
 8008440:	2300      	movs	r3, #0
 8008442:	60a3      	str	r3, [r4, #8]
 8008444:	6963      	ldr	r3, [r4, #20]
 8008446:	425b      	negs	r3, r3
 8008448:	61a3      	str	r3, [r4, #24]
 800844a:	6923      	ldr	r3, [r4, #16]
 800844c:	b943      	cbnz	r3, 8008460 <__swsetup_r+0xa8>
 800844e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008452:	d1c4      	bne.n	80083de <__swsetup_r+0x26>
 8008454:	bd38      	pop	{r3, r4, r5, pc}
 8008456:	0781      	lsls	r1, r0, #30
 8008458:	bf58      	it	pl
 800845a:	6963      	ldrpl	r3, [r4, #20]
 800845c:	60a3      	str	r3, [r4, #8]
 800845e:	e7f4      	b.n	800844a <__swsetup_r+0x92>
 8008460:	2000      	movs	r0, #0
 8008462:	e7f7      	b.n	8008454 <__swsetup_r+0x9c>
 8008464:	2000008c 	.word	0x2000008c

08008468 <_raise_r>:
 8008468:	291f      	cmp	r1, #31
 800846a:	b538      	push	{r3, r4, r5, lr}
 800846c:	4604      	mov	r4, r0
 800846e:	460d      	mov	r5, r1
 8008470:	d904      	bls.n	800847c <_raise_r+0x14>
 8008472:	2316      	movs	r3, #22
 8008474:	6003      	str	r3, [r0, #0]
 8008476:	f04f 30ff 	mov.w	r0, #4294967295
 800847a:	bd38      	pop	{r3, r4, r5, pc}
 800847c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800847e:	b112      	cbz	r2, 8008486 <_raise_r+0x1e>
 8008480:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008484:	b94b      	cbnz	r3, 800849a <_raise_r+0x32>
 8008486:	4620      	mov	r0, r4
 8008488:	f000 f830 	bl	80084ec <_getpid_r>
 800848c:	462a      	mov	r2, r5
 800848e:	4601      	mov	r1, r0
 8008490:	4620      	mov	r0, r4
 8008492:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008496:	f000 b817 	b.w	80084c8 <_kill_r>
 800849a:	2b01      	cmp	r3, #1
 800849c:	d00a      	beq.n	80084b4 <_raise_r+0x4c>
 800849e:	1c59      	adds	r1, r3, #1
 80084a0:	d103      	bne.n	80084aa <_raise_r+0x42>
 80084a2:	2316      	movs	r3, #22
 80084a4:	6003      	str	r3, [r0, #0]
 80084a6:	2001      	movs	r0, #1
 80084a8:	e7e7      	b.n	800847a <_raise_r+0x12>
 80084aa:	2400      	movs	r4, #0
 80084ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084b0:	4628      	mov	r0, r5
 80084b2:	4798      	blx	r3
 80084b4:	2000      	movs	r0, #0
 80084b6:	e7e0      	b.n	800847a <_raise_r+0x12>

080084b8 <raise>:
 80084b8:	4b02      	ldr	r3, [pc, #8]	; (80084c4 <raise+0xc>)
 80084ba:	4601      	mov	r1, r0
 80084bc:	6818      	ldr	r0, [r3, #0]
 80084be:	f7ff bfd3 	b.w	8008468 <_raise_r>
 80084c2:	bf00      	nop
 80084c4:	2000008c 	.word	0x2000008c

080084c8 <_kill_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4d07      	ldr	r5, [pc, #28]	; (80084e8 <_kill_r+0x20>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	4604      	mov	r4, r0
 80084d0:	4608      	mov	r0, r1
 80084d2:	4611      	mov	r1, r2
 80084d4:	602b      	str	r3, [r5, #0]
 80084d6:	f7f9 fbc9 	bl	8001c6c <_kill>
 80084da:	1c43      	adds	r3, r0, #1
 80084dc:	d102      	bne.n	80084e4 <_kill_r+0x1c>
 80084de:	682b      	ldr	r3, [r5, #0]
 80084e0:	b103      	cbz	r3, 80084e4 <_kill_r+0x1c>
 80084e2:	6023      	str	r3, [r4, #0]
 80084e4:	bd38      	pop	{r3, r4, r5, pc}
 80084e6:	bf00      	nop
 80084e8:	200004a0 	.word	0x200004a0

080084ec <_getpid_r>:
 80084ec:	f7f9 bbb6 	b.w	8001c5c <_getpid>

080084f0 <__swhatbuf_r>:
 80084f0:	b570      	push	{r4, r5, r6, lr}
 80084f2:	460c      	mov	r4, r1
 80084f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f8:	2900      	cmp	r1, #0
 80084fa:	b096      	sub	sp, #88	; 0x58
 80084fc:	4615      	mov	r5, r2
 80084fe:	461e      	mov	r6, r3
 8008500:	da0d      	bge.n	800851e <__swhatbuf_r+0x2e>
 8008502:	89a3      	ldrh	r3, [r4, #12]
 8008504:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008508:	f04f 0100 	mov.w	r1, #0
 800850c:	bf0c      	ite	eq
 800850e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008512:	2340      	movne	r3, #64	; 0x40
 8008514:	2000      	movs	r0, #0
 8008516:	6031      	str	r1, [r6, #0]
 8008518:	602b      	str	r3, [r5, #0]
 800851a:	b016      	add	sp, #88	; 0x58
 800851c:	bd70      	pop	{r4, r5, r6, pc}
 800851e:	466a      	mov	r2, sp
 8008520:	f000 f848 	bl	80085b4 <_fstat_r>
 8008524:	2800      	cmp	r0, #0
 8008526:	dbec      	blt.n	8008502 <__swhatbuf_r+0x12>
 8008528:	9901      	ldr	r1, [sp, #4]
 800852a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800852e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008532:	4259      	negs	r1, r3
 8008534:	4159      	adcs	r1, r3
 8008536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800853a:	e7eb      	b.n	8008514 <__swhatbuf_r+0x24>

0800853c <__smakebuf_r>:
 800853c:	898b      	ldrh	r3, [r1, #12]
 800853e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008540:	079d      	lsls	r5, r3, #30
 8008542:	4606      	mov	r6, r0
 8008544:	460c      	mov	r4, r1
 8008546:	d507      	bpl.n	8008558 <__smakebuf_r+0x1c>
 8008548:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800854c:	6023      	str	r3, [r4, #0]
 800854e:	6123      	str	r3, [r4, #16]
 8008550:	2301      	movs	r3, #1
 8008552:	6163      	str	r3, [r4, #20]
 8008554:	b002      	add	sp, #8
 8008556:	bd70      	pop	{r4, r5, r6, pc}
 8008558:	ab01      	add	r3, sp, #4
 800855a:	466a      	mov	r2, sp
 800855c:	f7ff ffc8 	bl	80084f0 <__swhatbuf_r>
 8008560:	9900      	ldr	r1, [sp, #0]
 8008562:	4605      	mov	r5, r0
 8008564:	4630      	mov	r0, r6
 8008566:	f7fe febd 	bl	80072e4 <_malloc_r>
 800856a:	b948      	cbnz	r0, 8008580 <__smakebuf_r+0x44>
 800856c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008570:	059a      	lsls	r2, r3, #22
 8008572:	d4ef      	bmi.n	8008554 <__smakebuf_r+0x18>
 8008574:	f023 0303 	bic.w	r3, r3, #3
 8008578:	f043 0302 	orr.w	r3, r3, #2
 800857c:	81a3      	strh	r3, [r4, #12]
 800857e:	e7e3      	b.n	8008548 <__smakebuf_r+0xc>
 8008580:	89a3      	ldrh	r3, [r4, #12]
 8008582:	6020      	str	r0, [r4, #0]
 8008584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008588:	81a3      	strh	r3, [r4, #12]
 800858a:	9b00      	ldr	r3, [sp, #0]
 800858c:	6163      	str	r3, [r4, #20]
 800858e:	9b01      	ldr	r3, [sp, #4]
 8008590:	6120      	str	r0, [r4, #16]
 8008592:	b15b      	cbz	r3, 80085ac <__smakebuf_r+0x70>
 8008594:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008598:	4630      	mov	r0, r6
 800859a:	f000 f81d 	bl	80085d8 <_isatty_r>
 800859e:	b128      	cbz	r0, 80085ac <__smakebuf_r+0x70>
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	f023 0303 	bic.w	r3, r3, #3
 80085a6:	f043 0301 	orr.w	r3, r3, #1
 80085aa:	81a3      	strh	r3, [r4, #12]
 80085ac:	89a3      	ldrh	r3, [r4, #12]
 80085ae:	431d      	orrs	r5, r3
 80085b0:	81a5      	strh	r5, [r4, #12]
 80085b2:	e7cf      	b.n	8008554 <__smakebuf_r+0x18>

080085b4 <_fstat_r>:
 80085b4:	b538      	push	{r3, r4, r5, lr}
 80085b6:	4d07      	ldr	r5, [pc, #28]	; (80085d4 <_fstat_r+0x20>)
 80085b8:	2300      	movs	r3, #0
 80085ba:	4604      	mov	r4, r0
 80085bc:	4608      	mov	r0, r1
 80085be:	4611      	mov	r1, r2
 80085c0:	602b      	str	r3, [r5, #0]
 80085c2:	f7f9 fbb2 	bl	8001d2a <_fstat>
 80085c6:	1c43      	adds	r3, r0, #1
 80085c8:	d102      	bne.n	80085d0 <_fstat_r+0x1c>
 80085ca:	682b      	ldr	r3, [r5, #0]
 80085cc:	b103      	cbz	r3, 80085d0 <_fstat_r+0x1c>
 80085ce:	6023      	str	r3, [r4, #0]
 80085d0:	bd38      	pop	{r3, r4, r5, pc}
 80085d2:	bf00      	nop
 80085d4:	200004a0 	.word	0x200004a0

080085d8 <_isatty_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4d06      	ldr	r5, [pc, #24]	; (80085f4 <_isatty_r+0x1c>)
 80085dc:	2300      	movs	r3, #0
 80085de:	4604      	mov	r4, r0
 80085e0:	4608      	mov	r0, r1
 80085e2:	602b      	str	r3, [r5, #0]
 80085e4:	f7f9 fbb1 	bl	8001d4a <_isatty>
 80085e8:	1c43      	adds	r3, r0, #1
 80085ea:	d102      	bne.n	80085f2 <_isatty_r+0x1a>
 80085ec:	682b      	ldr	r3, [r5, #0]
 80085ee:	b103      	cbz	r3, 80085f2 <_isatty_r+0x1a>
 80085f0:	6023      	str	r3, [r4, #0]
 80085f2:	bd38      	pop	{r3, r4, r5, pc}
 80085f4:	200004a0 	.word	0x200004a0

080085f8 <_init>:
 80085f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085fa:	bf00      	nop
 80085fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085fe:	bc08      	pop	{r3}
 8008600:	469e      	mov	lr, r3
 8008602:	4770      	bx	lr

08008604 <_fini>:
 8008604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008606:	bf00      	nop
 8008608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800860a:	bc08      	pop	{r3}
 800860c:	469e      	mov	lr, r3
 800860e:	4770      	bx	lr
