# VGA Display

Component generated RTLs for basic ALU components including addition, subtraction, multiplication, division, shifting, and more. This was created to test the limits of verilog's hardware design capabilities using parameterized models with generate loops.

---

## Repository Structure
The repository is organized as follows:

- `ArrayDivider/`: Contains array divider project and verilog for RTL.
- `ArrayMultiplier/`: Contains array multiplier project and verilog for RTL.
- `BarrelShifter/`: Contains barrel shifter project and verilog for RTL.
- `CarryLookAhead/`: Contains CLA adder project and verilog for RTL.
- `RippleCarryAdder/`: Contains RCA adder project and verilog for RTL.

---

## License
This is published under the [MIT License](https://opensource.org/licenses/MIT).

