<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>5446</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>158</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.470</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.530</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.427</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>6.049</twRouteDel><twTotDel>8.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.727</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3</twDest><twTotPathDel>8.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tester/N76</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW3_F</twBEL><twBEL>tester/M_state_q_FSM_FFd3-In115_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>tester/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In14</twBEL><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twLogDel>2.497</twLogDel><twRouteDel>5.741</twRouteDel><twTotDel>8.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.743</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.214</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/M_add_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.319</twLogDel><twRouteDel>5.895</twRouteDel><twTotDel>8.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.746</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.211</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>tester/N86</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>5.810</twRouteDel><twTotDel>8.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.768</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.189</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/alumodule/add/z4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>tester/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>tester/N88</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.370</twLogDel><twRouteDel>5.819</twRouteDel><twTotDel>8.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.802</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.155</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.503</twLogDel><twRouteDel>5.652</twRouteDel><twTotDel>8.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.838</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.119</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/N76</twComp><twBEL>tester/M_state_q_FSM_FFd3-In112_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>tester/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/N76</twComp><twBEL>tester/M_state_q_FSM_FFd3-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>tester/N85</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>8.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.852</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.105</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>tester/N85</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.502</twLogDel><twRouteDel>5.603</twRouteDel><twTotDel>8.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.861</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd2</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.096</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd2</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>8.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.880</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.077</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate101</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>tester/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.260</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>8.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.889</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.068</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>tester/N85</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.377</twLogDel><twRouteDel>5.691</twRouteDel><twTotDel>8.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.898</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.059</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In221</twComp><twBEL>tester/M_state_q_FSM_FFd4-In223_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>tester/N79</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In221</twComp><twBEL>tester/M_state_q_FSM_FFd4-In223</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In222</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N72</twComp><twBEL>tester/M_state_q_FSM_FFd4-In13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>tester/N34</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>5.658</twRouteDel><twTotDel>8.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.910</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.047</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.305</twLogDel><twRouteDel>5.742</twRouteDel><twTotDel>8.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.930</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>8.027</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate101</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>tester/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>tester/N85</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.259</twLogDel><twRouteDel>5.768</twRouteDel><twTotDel>8.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.959</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.998</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/M_add_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>tester/N86</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>5.656</twRouteDel><twTotDel>7.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.962</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd1</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.995</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd1</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>tester/M_state_q_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>5.617</twRouteDel><twTotDel>7.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.980</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.977</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>tester/N88</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.402</twLogDel><twRouteDel>5.575</twRouteDel><twTotDel>7.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.011</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.946</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>tester/M_add_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In221</twComp><twBEL>tester/M_state_q_FSM_FFd4-In223</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In222</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N72</twComp><twBEL>tester/M_state_q_FSM_FFd4-In13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>tester/N34</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>5.604</twRouteDel><twTotDel>7.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.023</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.934</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[7]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate131</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>tester/M_add_out[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[7]</twComp><twBEL>tester/alumodule/add/z1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>tester/alumodule/add/z</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/alumodule/add/z4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>tester/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>5.743</twRouteDel><twTotDel>7.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.033</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.924</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/N76</twComp><twBEL>tester/M_state_q_FSM_FFd3-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>tester/N85</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>5.677</twRouteDel><twTotDel>7.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.041</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.916</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>tester/N88</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>5.389</twRouteDel><twTotDel>7.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.058</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd2</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd3</twDest><twTotPathDel>7.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd2</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>tester/N76</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW3_F</twBEL><twBEL>tester/M_state_q_FSM_FFd3-In115_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>tester/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3-In14</twBEL><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twLogDel>2.497</twLogDel><twRouteDel>5.410</twRouteDel><twTotDel>7.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.063</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>tester/N86</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.526</twLogDel><twRouteDel>5.368</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.074</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.883</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In221</twComp><twBEL>tester/M_state_q_FSM_FFd4-In223_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>tester/N79</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In221</twComp><twBEL>tester/M_state_q_FSM_FFd4-In223</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In222</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N72</twComp><twBEL>tester/M_state_q_FSM_FFd4-In13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>tester/N34</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.402</twLogDel><twRouteDel>5.481</twRouteDel><twTotDel>7.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.074</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd2</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.883</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd2</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/M_add_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.319</twLogDel><twRouteDel>5.564</twRouteDel><twTotDel>7.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.077</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd2</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.880</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd2</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N70</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>tester/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>tester/N86</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>5.479</twRouteDel><twTotDel>7.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.087</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.870</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N72</twComp><twBEL>tester/M_state_q_FSM_FFd4-In221_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>tester/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N72</twComp><twBEL>tester/M_state_q_FSM_FFd4-In221</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>tester/M_state_q_FSM_FFd4-In22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/N72</twComp><twBEL>tester/M_state_q_FSM_FFd4-In13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>tester/N34</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.525</twLogDel><twRouteDel>5.345</twRouteDel><twTotDel>7.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.099</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd2</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.858</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd2</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>tester/M_state_q_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>tester/alumodule/a[15]_b[15]_sub_2_OUT[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/alumodule/add/z4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>tester/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>tester/N88</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.370</twLogDel><twRouteDel>5.488</twRouteDel><twTotDel>7.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.102</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.855</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>tester/M_add_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In112</twComp><twBEL>tester/M_state_q_FSM_FFd3-In114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW0_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>tester/N85</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_F</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.318</twLogDel><twRouteDel>5.537</twRouteDel><twTotDel>7.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.119</twSlack><twSrc BELType="FF">tester/M_state_q_FSM_FFd3</twSrc><twDest BELType="FF">tester/M_state_q_FSM_FFd4</twDest><twTotPathDel>7.838</twTotPathDel><twClkSkew dest = "0.193" src = "0.201">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tester/M_state_q_FSM_FFd3</twSrc><twDest BELType='FF'>tester/M_state_q_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp><twBEL>tester/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>tester/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/_n0174&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>tester/_n0174[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]</twComp><twBEL>tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tester/a[15]_b[15]_sub_2_OUT[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tester/_n0174[13]</twComp><twBEL>tester/alumodule/add/Mmux_sum_intermediate101</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>tester/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tester/alumodule/add/sum_intermediate[1]</twComp><twBEL>tester/alumodule/add/z4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>tester/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tester/M_state_q_FSM_FFd3-In11</twComp><twBEL>tester/M_state_q_FSM_FFd3-In115_SW1_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>tester/N88</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>tester/M_state_q_FSM_FFd4</twComp><twBEL>tester/M_state_q_FSM_FFd4-In17_G</twBEL><twBEL>tester/M_state_q_FSM_FFd4-In17</twBEL><twBEL>tester/M_state_q_FSM_FFd4</twBEL></twPathDel><twLogDel>2.284</twLogDel><twRouteDel>5.554</twRouteDel><twTotDel>7.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_0/CK" locationPin="SLICE_X12Y15.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_1/CK" locationPin="SLICE_X12Y15.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_2/CK" locationPin="SLICE_X12Y15.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[3]/CLK" logResource="tester/M_counter_q_3/CK" locationPin="SLICE_X12Y15.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_4/CK" locationPin="SLICE_X12Y16.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_5/CK" locationPin="SLICE_X12Y16.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_6/CK" locationPin="SLICE_X12Y16.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[7]/CLK" logResource="tester/M_counter_q_7/CK" locationPin="SLICE_X12Y16.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_8/CK" locationPin="SLICE_X12Y17.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_9/CK" locationPin="SLICE_X12Y17.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_10/CK" locationPin="SLICE_X12Y17.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[11]/CLK" logResource="tester/M_counter_q_11/CK" locationPin="SLICE_X12Y17.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_12/CK" locationPin="SLICE_X12Y18.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_13/CK" locationPin="SLICE_X12Y18.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_14/CK" locationPin="SLICE_X12Y18.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[15]/CLK" logResource="tester/M_counter_q_15/CK" locationPin="SLICE_X12Y18.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_16/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_17/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_18/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[19]/CLK" logResource="tester/M_counter_q_19/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_20/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_21/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_22/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[23]/CLK" logResource="tester/M_counter_q_23/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_24/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_25/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_26/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tester/M_counter_q[27]/CLK" logResource="tester/M_counter_q_27/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.525" period="20.000" constraintValue="20.000" deviceLimit="0.475" freqLimit="2105.263" physResource="tester/M_state_q_FSM_FFd4/CLK" logResource="tester/M_state_q_FSM_FFd4/CK" locationPin="SLICE_X14Y29.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.470</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>5446</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>406</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>8.470</twMinPer><twFootnote number="1" /><twMaxFreq>118.064</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Nov 03 23:18:13 2019 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4551 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
