# 24b

Conditions for swapped wire:

## 1. Output gate starts with z but operator is not XOR

![](./assets/1.png)

Gate z18 has operator AND instead of XOR

## 2. XOR into/from non 'xyz' gate

![](./assets/2.png)

Gate hbk gets input from XOR by bfn and dfb

## 3. / 4. AND into AND / XOR into OR

![](./assets/34.png)

x34 + y34 AND into cvh, but cvh ANDs into trj

x34 + y34 XOR into tfn, but tfn ORs into cvq
