Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9a79ae4e0fa84f1aa134e945d26e6e2a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dft_tb_behav xil_defaultlib.dft_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dft [dft_default]
Compiling architecture bench of entity xil_defaultlib.dft_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot dft_tb_behav
