#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat May 14 21:47:00 2022
# Process ID: 17284
# Current directory: F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1
# Command line: vivado.exe -log ip_ram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_ram.tcl
# Log file: F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1/ip_ram.vds
# Journal file: F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1\vivado.jou
# Running On: DESKTOP-O59LNIU, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16483 MB
#-----------------------------------------------------------
source ip_ram.tcl -notrace
Command: synth_design -top ip_ram -part xc7z020clg400-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ip_ram' [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/sources_1/new/ip_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_rw' [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/sources_1/new/ram_rw.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/sources_1/new/ram_rw.v:76]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1/.Xil/Vivado-17284-DESKTOP-O59LNIU/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1/.Xil/Vivado-17284-DESKTOP-O59LNIU/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/sources_1/new/ram_rw.v:76]
INFO: [Synth 8-6155] done synthesizing module 'ram_rw' (2#1) [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/sources_1/new/ram_rw.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1/.Xil/Vivado-17284-DESKTOP-O59LNIU/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1/.Xil/Vivado-17284-DESKTOP-O59LNIU/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ip_ram' (4#1) [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/sources_1/new/ip_ram.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0'
Finished Parsing XDC File [f:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0'
Parsing XDC File [f:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ram_rw/your_instance_name'
Finished Parsing XDC File [f:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ram_rw/your_instance_name'
Parsing XDC File [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/constrs_1/new/ip_ram.xdc]
Finished Parsing XDC File [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/constrs_1/new/ip_ram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.srcs/constrs_1/new/ip_ram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ip_ram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ip_ram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ram_rw/your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |ila         |     1|
|3     |BUFG        |     1|
|4     |LUT1        |     1|
|5     |LUT2        |     2|
|6     |LUT3        |     3|
|7     |LUT4        |     2|
|8     |LUT5        |     7|
|9     |LUT6        |     8|
|10    |FDCE        |    19|
|11    |IBUF        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.184 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.184 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.184 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1302.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e56cb417
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.867 ; gain = 11.684
INFO: [Common 17-1381] The checkpoint 'F:/BaiduNetdiskDownload/ZYNQ_7020_FPGA/ZYNQ_7020_FPGA/7_ip_ram/ip_ram.runs/synth_1/ip_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_ram_utilization_synth.rpt -pb ip_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 14 21:47:33 2022...
