==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@E [SIM-1] 'csim_design' failed: compilation error(s).
4
    while executing
"source ../share/generic.tcl"
    (file "run.tcl" line 44)
    invoked from within
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

@I [LIC-101] Checked in feature [HLS]
