============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 11 2019  08:02:33 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
                    Endpoint                      Slack  Cost Group   Mode  
----------------------------------------------------------------------------
u_mtm_Alu_deserializer/parallel_data_A_reg[30]/D   44670        clk   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     1735      52533     23293        75826 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule (violation total = 50583)
Worst violator:
Pin                                           Slew (ps)           Max     Violation
-------------------------------------------------------------------------------------
u_mtm_Alu_deserializer/opcode_reg[0]/Q             3297          2000          1297

Max_capacitance design rule (violation total = 244.1)
Worst violator:
Pin                                           Load (ff)           Max     Violation
-------------------------------------------------------------------------------------
u_mtm_Alu_deserializer/opcode_reg[0]/Q            358.3         120.7         237.6

Max_fanout design rule (violation total = 38.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           35.000         1.000        34.000



