v2.0 raw
# Instruction { source: "load imm 01", opcode: Load, input: Imm(1) }
01
# Instruction { source: "store reg addr0", opcode: Store, input: Reg(Addr0) }
30
# Instruction { source: "load imm 00", opcode: Load, input: Imm(0) }
00
# Instruction { source: "store reg addr1", opcode: Store, input: Reg(Addr1) }
31
# Instruction { source: "store reg addr2", opcode: Store, input: Reg(Addr2) }
32
# Instruction { source: "store reg addr3", opcode: Store, input: Reg(Addr3) }
33
# Instruction { source: "store reg addr4", opcode: Store, input: Reg(Addr4) }
34
# Instruction { source: "store reg addr5", opcode: Store, input: Reg(Addr5) }
35
# Instruction { source: "load imm \'H\'", opcode: Load, input: Imm(72) }
48
# Instruction { source: "store reg mem", opcode: Store, input: Reg(Mem) }
3f
# Instruction { source: "load imm \'i\'", opcode: Load, input: Imm(105) }
69
# Instruction { source: "store reg mem", opcode: Store, input: Reg(Mem) }
3f
# Instruction { source: "load imm ff", opcode: Load, input: Imm(255) }
ff
# Instruction { source: "store reg pc0", opcode: Store, input: Reg(Pc0) }
38
