
---------- Begin Simulation Statistics ----------
final_tick                                 3503409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178732                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816876                       # Number of bytes of host memory used
host_op_rate                                   178928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.28                       # Real time elapsed on the host
host_tick_rate                              663889434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      943164                       # Number of instructions simulated
sim_ops                                        944215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003503                       # Number of seconds simulated
sim_ticks                                  3503409000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.743851                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   63382                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64845                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             65126                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              121                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     272                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    190224                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   190176                       # number of cc regfile writes
system.cpu.commit.amos                             10                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               337                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      63813                       # Number of branches committed
system.cpu.commit.bw_lim_events                 62679                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5112                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               943176                       # Number of instructions committed
system.cpu.commit.committedOps                 944227                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3487146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.270774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.237167                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3297304     94.56%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          841      0.02%     94.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          556      0.02%     94.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62787      1.80%     96.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        62688      1.80%     98.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           84      0.00%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          140      0.00%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           67      0.00%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        62679      1.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3487146                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  123                       # Number of function calls committed.
system.cpu.commit.int_insts                    880985                       # Number of committed integer instructions.
system.cpu.commit.loads                         63303                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           817286     86.56%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              11      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               8      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           63303      6.70%     93.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          63579      6.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            944227                       # Class of committed instruction
system.cpu.commit.refs                         126882                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                        99                       # Number of committed Vector instructions.
system.cpu.committedInsts                      943164                       # Number of Instructions Simulated
system.cpu.committedOps                        944215                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.714529                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.714529                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3321484                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   173                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                63459                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 951464                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    46443                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     23951                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    353                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   618                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 95772                       # Number of cycles decode is unblocking
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       66045                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    127119                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3353989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   354                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         952461                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1050                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.018852                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             133489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              63660                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.271867                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3488003                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.273618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.260868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3280297     94.05%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    48760      1.40%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11837      0.34%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21745      0.62%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8455      0.24%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    13268      0.38%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    51570      1.48%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9436      0.27%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    42635      1.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3488003                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           15407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  394                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    64380                       # Number of branches executed
system.cpu.iew.exec_nop                            39                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.655014                       # Inst execution rate
system.cpu.iew.exec_refs                      1474891                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      63781                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     575                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 64047                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               105                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                64113                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              949360                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1411110                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               468                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2294781                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    353                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        125047                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               10                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          744                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          534                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          339                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             55                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    855745                       # num instructions consuming a value
system.cpu.iew.wb_count                        947084                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.769104                       # average fanout of values written-back
system.cpu.iew.wb_producers                    658157                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.270332                       # insts written-back per cycle
system.cpu.iew.wb_sent                         947326                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3767392                       # number of integer regfile reads
system.cpu.int_regfile_writes                  819387                       # number of integer regfile writes
system.cpu.ipc                               0.269213                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.269213                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                820094     35.73%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    3      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    8      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  12      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     35.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1411200     61.48%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               63894      2.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2295249                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      262721                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.114463                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1778      0.68%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 260906     99.31%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    37      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2557826                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8341024                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       946973                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            954262                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     949262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2295249                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3488003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.658041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.515520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2826802     81.04%     81.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               77924      2.23%     83.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              115302      3.31%     86.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               84101      2.41%     88.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              279116      8.00%     97.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               48583      1.39%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               32676      0.94%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9009      0.26%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               14490      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3488003                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.655147                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    127                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                264                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          111                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               171                       # Number of vector instruction queue writes
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                64047                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               64113                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  383386                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     37                       # number of misc regfile writes
system.cpu.numCycles                          3503410                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3199158                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1006538                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     11                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68439                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                109563                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1268563                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 950556                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1012841                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     72644                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    656                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    353                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                144873                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6303                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1076328                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2536                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 70                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    494366                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              153                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      4373689                       # The number of ROB reads
system.cpu.rob.rob_writes                     1899541                       # The number of ROB writes
system.cpu.timesIdled                             242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      129                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      40                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       124297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         249832                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              200                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       121252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        246771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              62926                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        60520                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60732                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62586                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         62926                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       372283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     11906048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11906048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            125519                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  125519    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              125519                       # Request fanout histogram
system.membus.reqLayer0.occupancy           488851000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          658388000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             18.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               62942                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        122558                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            123161                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              62586                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             62586                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          62943                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq              7                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp             7                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          797                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       374570                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  375367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     11982656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 12004224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            121423                       # Total snoops (count)
system.l2bus.snoopTraffic                     3873280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             246959                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000818                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.028588                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   246757     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                      202      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               246959                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           375580999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization              10.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            373908000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization               10.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1011000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       126655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           126655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       126655                       # number of overall hits
system.cpu.icache.overall_hits::total          126655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          464                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            464                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          464                       # number of overall misses
system.cpu.icache.overall_misses::total           464                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42738000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42738000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42738000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42738000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       127119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       127119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       127119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       127119                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003650                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92107.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92107.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92107.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92107.758621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          126                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33289000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002659                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98488.165680                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98488.165680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98488.165680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98488.165680                       # average overall mshr miss latency
system.cpu.icache.replacements                    122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       126655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          126655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          464                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           464                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       127119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       127119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92107.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92107.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98488.165680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98488.165680                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           199.429076                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              126992                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            376.830861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   199.429076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            254575                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           254575                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1717                       # number of overall hits
system.cpu.dcache.overall_hits::total            1717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       125639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         125639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       125639                       # number of overall misses
system.cpu.dcache.overall_misses::total        125639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14079538002                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14079538002                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14079538002                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14079538002                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127356                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127356                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127356                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127356                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.986518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.986518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.986518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.986518                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 112063.435733                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 112063.435733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 112063.435733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 112063.435733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3288881                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            125053                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.299897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62038                       # number of writebacks
system.cpu.dcache.writebacks::total             62038                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       125196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       125196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       125196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       125196                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13793655029                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13793655029                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13793655029                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13793655029                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.983040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.983040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.983040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.983040                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 110176.483506                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110176.483506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 110176.483506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110176.483506                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        62691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         62691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7007443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7007443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.982756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.982756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 111777.495972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 111777.495972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           88                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        62603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        62603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6875831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6875831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.981377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.981377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 109832.292382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109832.292382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7071714005                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7071714005                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.990292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.990292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112354.649672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112354.649672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        62586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6917457032                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6917457032                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.984707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.984707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110527.227048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110527.227048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       380997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       380997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 54428.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 54428.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       366997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       366997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 52428.142857                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 52428.142857                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       274000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       274000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       137000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       137000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       270000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       270000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       135000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       135000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data            9                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               9                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       105000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       105000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.100000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.100000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data       105000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total       105000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.371826                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              126936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            125198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.013882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            317000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.371826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            379958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           379958                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  15                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             15                       # number of overall hits
system.l2cache.overall_hits::total                 15                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           323                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        125191                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            125514                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          323                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       125191                       # number of overall misses
system.l2cache.overall_misses::total           125514                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31959000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  13256886000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  13288845000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31959000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  13256886000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  13288845000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          338                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       125191                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          125529                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          338                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       125191                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         125529                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.955621                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999881                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.955621                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999881                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 98944.272446                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 105893.283063                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 105875.400354                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 98944.272446                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 105893.283063                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 105875.400354                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          60520                       # number of writebacks
system.l2cache.writebacks::total                60520                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          323                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       125190                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       125513                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          323                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       125190                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       125513                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     25519000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  10752998000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  10778517000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     25519000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  10752998000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  10778517000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.955621                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999873                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.955621                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999873                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 79006.191950                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 85893.425992                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85875.702119                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 79006.191950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 85893.425992                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85875.702119                       # average overall mshr miss latency
system.l2cache.replacements                    121423                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        62038                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        62038                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        62038                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        62038                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           29                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data        62586                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          62586                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6593497000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6593497000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        62586                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        62586                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 105350.989039                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105350.989039                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        62586                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        62586                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   5341777000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   5341777000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 85350.989039                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85350.989039                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          323                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        62605                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        62928                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31959000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   6663389000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   6695348000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          338                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        62605                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        62943                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.955621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999762                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98944.272446                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 106435.412507                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 106396.961607                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          323                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        62604                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        62927                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     25519000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   5411221000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   5436740000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.955621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999746                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79006.191950                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86435.706984                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86397.571790                       # average ReadSharedReq mshr miss latency
system.l2cache.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total            7                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total            7                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data       203000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total       203000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4019.838774                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 249793                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               125519                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.990081                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.155046                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     8.160450                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4011.523277                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000038                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.001992                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.979376                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.981406                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         3219                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          558                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              2124167                       # Number of tag accesses
system.l2cache.tags.data_accesses             2124167                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3503409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           20608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         8012160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             8032768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        20608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      3873280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3873280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              322                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           125190                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               125512                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         60520                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               60520                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5882271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         2286961071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             2292843342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5882271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5882271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      1105574599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            1105574599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      1105574599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5882271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        2286961071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            3398417941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     60520.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       322.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    125190.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000054272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          3779                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          3779                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               293137                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               56836                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       125512                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       60520                       # Number of write requests accepted
system.mem_ctrl.readBursts                     125512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     60520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               7859                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               7808                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               7840                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               7809                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               7813                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               7812                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               7832                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               7836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               7852                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               7838                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              7832                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              7819                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              7910                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              7894                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              7905                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              7853                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               3728                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               3839                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               3840                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              3840                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              3840                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              3883                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              3860                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              3863                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              3821                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        2.50                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.63                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    1974526250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   627560000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               4327876250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      15731.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34481.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    115938                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    56258                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.37                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 92.96                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 125512                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 60520                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    50819                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    44813                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    22938                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     6941                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     932                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    2991                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    3613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    4134                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    4065                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    4011                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    4419                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    4257                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    4022                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    3898                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    4038                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    3965                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    4224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    3882                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    4043                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    3971                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        13803                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     862.305296                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    725.438281                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    309.908914                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           836      6.06%      6.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          562      4.07%     10.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          383      2.77%     12.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          354      2.56%     15.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          293      2.12%     17.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          311      2.25%     19.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          383      2.77%     22.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1096      7.94%     30.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         9585     69.44%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         13803                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         3779                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       33.206933                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      32.085791                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      63.984874                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           3774     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            4      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-3967            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           3779                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         3779                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.008997                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.008287                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.160806                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              3763     99.58%     99.58% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 8      0.21%     99.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 4      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           3779                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 8032768                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  3871872                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  8032768                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3873280                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       2292.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                       1105.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    2292.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1105.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         26.55                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     17.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     8.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     3503364000                       # Total gap between requests
system.mem_ctrl.avgGap                       18832.05                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        20608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      8012160                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      3871872                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 5882270.668369009160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2286961071.345081329346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1105172704.642820835114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          322                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       125190                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        60520                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      8987250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   4318889000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  85505863750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27910.71                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34498.67                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1412853.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     92.56                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              49858620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              26481510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            449127420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy           160702920                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      275973360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1538786250                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy          49489440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          2550419520                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         727.982237                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE     83049750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    116740000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   3303619250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              48773340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              25900875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            447028260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy           155096640                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      275973360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1538455650                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy          49767840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          2540995965                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         725.292412                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE     83924500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    116740000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3302744500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
