scr1_top_tb_ahb
[0;34m---Test:                          beq.hex[0m
[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/semen/scr1_2/src/tb/scr1_top_tb_ahb.sv:346: Verilog $finish
