<?xml version="1.0" encoding="UTF-8" ?>
<PrecisionOutput>
<result>Failure</result>
<design>top</design>
<library>proasic3</library>
<target_edif>C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1/top.edf</target_edif>
</PrecisionOutput>
