{"Source Block": ["oh/elink/dv/elink_e16_model.v@1996:2006@HdlStmAssign", "   wire     emesh_fifo_empty;\n\n   //#########\n   //# FIFO\n   //#########\n   assign fifo_read       = mesh_fifo_read;\n                         \n   link_rxi_fifo link_rxi_fifo (/*AUTOINST*/\n\t\t\t\t// Outputs\n\t\t\t\t.fifo_full_rlc\t(fifo_full_rlc),\n\t\t\t\t.fifo_tran_out\t(fifo_tran_out[14*LW-1:0]),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[2001, "   assign fifo_read       = mesh_fifo_read;\n"]], "Add": []}}