# parameterized_fifo_verification
Parameterized Synchronous FIFO (Verilog) | 8Ã—8 with almost_full/empty | 100% Functional Coverage | SystemVerilog Testbench
