/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */

#include "agx3_stage_core.h"

#include <string.h>

#include "agx3_binder.h"
#include "agx3_tex_core.h"

#define KV(f, v) {(uint16_t)(f), (uint64_t)(v)}

static bool
b_only(enum agx_isa_encoding enc)
{
   return enc == AGX_ISA_ENCODING_AGX3B;
}

/* The staging destination class: index in f5, kill in f13, slot in f12. */
static unsigned
append_stage_dest(struct agx3_field_kv *ov, unsigned n, uint16_t dest,
                  bool kill, uint8_t slot)
{
   ov[n++] = (struct agx3_field_kv)KV(9, 5);
   ov[n++] = (struct agx3_field_kv)KV(5, dest);
   ov[n++] = (struct agx3_field_kv)KV(13, kill ? 1 : 0);
   ov[n++] = (struct agx3_field_kv)KV(12, slot);
   return n;
}

bool
agx3_stage_copy(enum agx_isa_encoding enc, uint16_t dest, uint16_t src,
                uint8_t slot, uint16_t wait_mask,
                uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   /* Same encoder, same witnesses; only the name is neutral. */
   return agx3_tex_stage_copy(enc, dest, src, slot, wait_mask, out, len);
}

bool
agx3_stage_copy_source(enum agx_isa_encoding enc, uint16_t dest, uint16_t src,
                        bool src_kill, uint8_t slot, uint16_t wait_mask,
                        uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   const unsigned slots = enc == AGX_ISA_ENCODING_AGX3C ? 8 : 6;
   if (!out || !len ||
       (enc != AGX_ISA_ENCODING_AGX3B && enc != AGX_ISA_ENCODING_AGX3C) ||
       (dest & 1) || (src & 1) || dest >= 256 || src >= 256 ||
       slot < 1 || slot > slots || (wait_mask & ~((1u << slots) - 1)))
      return false;

   struct agx3_field_kv base[7] = {
      KV(9, 5), KV(10, 2), KV(23, 2), KV(24, 2), KV(27, src_kill),
   };
   unsigned nb = 5;
   if (enc == AGX_ISA_ENCODING_AGX3C) {
      base[nb++] = (struct agx3_field_kv)KV(28, 1);
      base[nb++] = (struct agx3_field_kv)KV(29, 35);
   }
   struct agx3_field_kv ov[11] = {
      KV(5, dest), KV(16, src), KV(12, slot),
   };
   unsigned n = 3;
   for (unsigned i = 0; i < slots; ++i) {
      if (wait_mask & (1u << i))
         ov[n++] = (struct agx3_field_kv)KV(30 + i, 1);
   }

   for (int ep = 0; ep <= 1; ++ep) {
      if (agx3_bind_compose(enc, "copy", ep, base, nb, ov, n, out, len))
         return true;
   }
   return false;
}

bool
agx3_stage_copy_kill(enum agx_isa_encoding enc, uint16_t dest, uint16_t src,
                     bool kill, uint8_t slot, uint16_t wait_mask,
                     uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   if (!kill)
      return agx3_stage_copy(enc, dest, src, slot, wait_mask, out, len);

   if (out == NULL || len == NULL)
      return false;
   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;

   if (!b_only(enc) || (dest & 1) || (src & 1) || dest >= 256 || src >= 256)
      return false;
   if (slot < 1 || slot > 6 || (wait_mask & ~(uint16_t)0x3f))
      return false;

   /* f27 = 1 accompanies the 32-bit register source, exactly as in the
    * texture-coordinate copy this shares an encoding with. */
   const struct agx3_field_kv base[] = {KV(10, 2), KV(23, 2), KV(24, 2),
                                        KV(27, 1)};

   struct agx3_field_kv ov[14];
   unsigned n = append_stage_dest(ov, 0, dest, true, slot);
   ov[n++] = (struct agx3_field_kv)KV(16, src);
   for (unsigned i = 0; i < 6; ++i)
      if (wait_mask & (1u << i))
         ov[n++] = (struct agx3_field_kv)KV(30 + i, 1);

   /* The kill bit does not fit the compact form, so Apple escalates to ep1;
    * the composer's first-success order reproduces that. */
   if (agx3_bind_compose(enc, "copy", 0, base, 4, ov, n, out, len))
      return true;
   if (agx3_bind_compose(enc, "copy", 1, base, 4, ov, n, out, len))
      return true;

   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;
   return false;
}

bool
agx3_stage_ldimm(enum agx_isa_encoding enc, uint16_t dest, uint32_t imm,
                 bool kill, uint8_t slot, uint16_t wait_mask,
                 uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   if (out == NULL || len == NULL)
      return false;
   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;

   /* Only the AGX3b form is witnessed; AGX3c's ep2 is a different layout. */
   if (!b_only(enc) || (dest & 1) || dest >= 256)
      return false;
   if (slot < 1 || slot > 6 || (wait_mask & ~(uint16_t)0x3f))
      return false;

   /* 32-bit immediate write; f10 = 2 is the width, as in every witness. */
   const struct agx3_field_kv base[] = {KV(10, 2)};

   struct agx3_field_kv ov[14];
   unsigned n = append_stage_dest(ov, 0, dest, kill, slot);
   ov[n++] = (struct agx3_field_kv)KV(14, imm);
   for (unsigned i = 0; i < 6; ++i)
      if (wait_mask & (1u << i))
         ov[n++] = (struct agx3_field_kv)KV(17 + i, 1);

   if (agx3_bind_compose(enc, "ldimm", 2, base, 1, ov, n, out, len))
      return true;

   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;
   return false;
}

static bool
clr_common(enum agx_isa_encoding enc, const struct agx3_field_kv *ov,
           unsigned n, uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   const struct agx3_field_kv base[] = {KV(10, 2)};
   if (agx3_bind_compose(enc, "clr", 0, base, 1, ov, n, out, len))
      return true;
   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;
   return false;
}

bool
agx3_stage_clr(enum agx_isa_encoding enc, uint16_t dest, bool kill,
               uint8_t slot, uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   if (out == NULL || len == NULL)
      return false;
   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;

   if (!b_only(enc) || (dest & 1) || dest >= 256 || slot < 1 || slot > 6)
      return false;

   struct agx3_field_kv ov[6];
   const unsigned n = append_stage_dest(ov, 0, dest, kill, slot);
   return clr_common(enc, ov, n, out, len);
}

bool
agx3_clr(enum agx_isa_encoding enc, uint16_t dest, bool half, bool hint,
         uint8_t out[AGX3_STAGE_MAX_LENGTH], uint8_t *len)
{
   if (out == NULL || len == NULL)
      return false;
   memset(out, 0, AGX3_STAGE_MAX_LENGTH);
   *len = 0;

   if (!b_only(enc) || dest >= 256 || (!half && (dest & 1)))
      return false;

   struct agx3_field_kv ov[5];
   unsigned n = 0;
   ov[n++] = (struct agx3_field_kv)KV(9, 2);
   ov[n++] = (struct agx3_field_kv)KV(2, dest);
   ov[n++] = (struct agx3_field_kv)KV(11, hint ? 1 : 0);
   ov[n++] = (struct agx3_field_kv)KV(10, half ? 1 : 2);
   return clr_common(enc, ov, n, out, len);
}
