vendor_name = ModelSim
source_file = 1, /home/lypess/Documentos/ULA/adder/binary_to_bcd.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/bin_7seg.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/somador.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/circuit_subtrator_complete.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/adder.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/Waveform1.vwf
source_file = 1, /home/lypess/Documentos/ULA/adder/full_adder.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/circuit_adder_complete.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/C2.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/equal.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/bitcmp.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/cmp.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/comparison_MT.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/comparison_LT.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/our_mux.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/teste.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/ula.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/and_bitbit.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/xor_bitbit.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/dabble.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/teste_buffer.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/bin_to_bcd.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/module_adder.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/decoder.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/fivebitstosixbits.bdf
source_file = 1, /home/lypess/Documentos/ULA/adder/db/adder.cbx.xml
design_name = fivebitstosixbits
instance = comp, \vector_sixbits[5]~output , vector_sixbits[5]~output, fivebitstosixbits, 1
instance = comp, \vector_sixbits[4]~output , vector_sixbits[4]~output, fivebitstosixbits, 1
instance = comp, \vector_sixbits[3]~output , vector_sixbits[3]~output, fivebitstosixbits, 1
instance = comp, \vector_sixbits[2]~output , vector_sixbits[2]~output, fivebitstosixbits, 1
instance = comp, \vector_sixbits[1]~output , vector_sixbits[1]~output, fivebitstosixbits, 1
instance = comp, \vector_sixbits[0]~output , vector_sixbits[0]~output, fivebitstosixbits, 1
instance = comp, \vector_fivebits[4]~input , vector_fivebits[4]~input, fivebitstosixbits, 1
instance = comp, \vector_fivebits[3]~input , vector_fivebits[3]~input, fivebitstosixbits, 1
instance = comp, \vector_fivebits[2]~input , vector_fivebits[2]~input, fivebitstosixbits, 1
instance = comp, \vector_fivebits[1]~input , vector_fivebits[1]~input, fivebitstosixbits, 1
instance = comp, \vector_fivebits[0]~input , vector_fivebits[0]~input, fivebitstosixbits, 1
