module Hex7Seg(
    input   logic [4:0] data,
    output  logic [6:0] a2g ); 
 
//    assign AN = 4'b0000;// �Ҳ�4��ȫ��
//    assign DP = 1;      // DP off
    
    // a2g format {a, b, c, d, e, f, g} 
    always_comb
        case (data) 
            5'b00000: a2g = 7'b0000001; //0 
            5'b00001: a2g = 7'b1001111; //1
            5'b00010: a2g = 7'b0010010; //2
            5'b00011: a2g = 7'b0000110; //3
            5'b00100: a2g = 7'b1001100; //4
            5'b00101: a2g = 7'b0100100; //5
            5'b00110: a2g = 7'b0100000; //6
            5'b00111: a2g = 7'b0001111; //7
            5'b01000: a2g = 7'b0000000; //8
            5'b01001: a2g = 7'b0000100; //9
            5'b01010: a2g = 7'b0001000; //A
            5'b01011: a2g = 7'b1100000; //B
            5'b01100: a2g = 7'b0110001; //C
            5'b01101: a2g = 7'b1000010; //D
            5'b01110: a2g = 7'b0110000; //E
            5'b01111: a2g = 7'b0111000; //F
            5'b10000: a2g = 7'b0110111; //=
            5'b10001: a2g = 7'b1001110; //+
            5'b10010: a2g = 7'b1111110; //-
        default: a2g = 7'b1111111; //全灭
        endcase 
endmodule