<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='668' type='void llvm::MachineRegisterInfo::setRegBank(unsigned int Reg, const llvm::RegisterBank &amp; RegBank)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='667'>/// Set the register bank to \p RegBank for \p Reg.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='604' u='c' c='_ZN4llvm13RegBankSelect12applyMappingERNS_12MachineInstrERKNS_16RegisterBankInfo18InstructionMappingERNS_15SmallVectorImplINS0_18RepairingPlacementEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='689' u='c' c='_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='548' u='c' c='_ZN4llvm13MIRParserImpl17setupRegisterInfoERKNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='63' ll='66' type='void llvm::MachineRegisterInfo::setRegBank(unsigned int Reg, const llvm::RegisterBank &amp; RegBank)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='386' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorIjLj2EEENS_3LLTEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='387' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorIjLj2EEENS_3LLTEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='473' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='474' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1378' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1384' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE'/>
