{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.765967,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00286295,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00403326,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00461874,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0028936,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00461874,
	"finish__timing__setup__tns": -1.49894,
	"finish__timing__setup__ws": -1.49894,
	"finish__clock__skew__setup": 1.09687,
	"finish__clock__skew__hold": 1.28517,
	"finish__timing__drv__max_slew_limit": 0.457992,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.770077,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000389708,
	"finish__power__switching__total": 0.000266421,
	"finish__power__leakage__total": 2.50114e-08,
	"finish__power__total": 0.000656154,
	"finish__design__io": 54,
	"finish__design__die__area": 262.44,
	"finish__design__core__area": 197.122,
	"finish__design__instance__count": 455,
	"finish__design__instance__area": 43.6671,
	"finish__design__instance__count__stdcell": 455,
	"finish__design__instance__area__stdcell": 43.6671,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.221524,
	"finish__design__instance__utilization__stdcell": 0.221524
}