[{"DBLP title": "XBERT: Xilinx Logical-Level Bitstream Embedded RAM Transfusion.", "DBLP authors": ["Matthew Hofmann", "Zhiyao Tang", "Jonathan Orgill", "Jonathan Nelson", "David Glanzman", "Brent Nelson", "Andr\u00e9 DeHon"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00009", "OA papers": [{"PaperId": "https://openalex.org/W3166409213", "PaperTitle": "XBERT: Xilinx Logical-Level Bitstream Embedded RAM Transfusion", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pennsylvania": 3.0, "Brigham Young University": 3.0, "Nvidia (United States)": 1.0}, "Authors": ["Matthew Hofmann", "Zhiyao Tang", "Jonathan Orgill", "Jonathan M. Nelson", "David Glanzman", "Brent Nelson", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "A Safari through FPGA-based Neural Network Compilation and Design Automation Flows.", "DBLP authors": ["Patrick Plagwitz", "Frank Hannig", "Martin Str\u00f6bel", "Christoph Strohmeyer", "J\u00fcrgen Teich"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00010", "OA papers": [{"PaperId": "https://openalex.org/W3166991719", "PaperTitle": "A Safari through FPGA-based Neural Network Compilation and Design Automation Flows", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Schaeffler (Germany)": 2.0}, "Authors": ["Patrick Plagwitz", "Frank Hannig", "Martin Strobel", "Christoph Strohmeyer", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Flexible Instrumentation for Live On-Chip Debug of Machine Learning Training on FPGAs.", "DBLP authors": ["Daniel Holanda Noronha", "Zhiqiang Que", "Wayne Luk", "Steven J. E. Wilton"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00011", "OA papers": [{"PaperId": "https://openalex.org/W3166670648", "PaperTitle": "Flexible Instrumentation for Live On-Chip Debug of Machine Learning Training on FPGAs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of British Columbia": 2.0, "Imperial College London": 2.0}, "Authors": ["Daniel Holanda Noronha", "Zhiqiang Que", "Wayne Luk", "Steven J. E. Wilton"]}]}, {"DBLP title": "BoostGCN: A Framework for Optimizing GCN Inference on FPGA.", "DBLP authors": ["Bingyi Zhang", "Rajgopal Kannan", "Viktor K. Prasanna"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00012", "OA papers": [{"PaperId": "https://openalex.org/W3172512547", "PaperTitle": "BoostGCN: A Framework for Optimizing GCN Inference on FPGA", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Southern California": 2.0, "DEVCOM Army Research Laboratory": 1.0}, "Authors": ["Bingyi Zhang", "Rajgopal Kannan", "Viktor K. Prasanna"]}]}, {"DBLP title": "FA-LAMP: FPGA-Accelerated Learned Approximate Matrix Profile for Time Series Similarity Prediction.", "DBLP authors": ["Amin Kalantar", "Zachary Zimmerman", "Philip Brisk"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00013", "OA papers": [{"PaperId": "https://openalex.org/W3172352127", "PaperTitle": "FA-LAMP: FPGA-Accelerated Learned Approximate Matrix Profile for Time Series Similarity Prediction", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Amin Kalantar", "Zachary Zimmerman", "Philip Brisk"]}]}, {"DBLP title": "HAO: Hardware-aware Neural Architecture Optimization for Efficient Inference.", "DBLP authors": ["Zhen Dong", "Yizhao Gao", "Qijing Huang", "John Wawrzynek", "Hayden K. H. So", "Kurt Keutzer"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00014", "OA papers": [{"PaperId": "https://openalex.org/W3168376295", "PaperTitle": "HAO: Hardware-aware Neural Architecture Optimization for Efficient Inference", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Berkeley": 6.0}, "Authors": ["Zhen Dong", "Yizhao Gao", "Qijing Huang", "John Wawrzynek", "Hayden K.-H. So", "Kurt Keutzer"]}]}, {"DBLP title": "GAME: Gaussian Mixture Model Mapping and Navigation Engine on Embedded FPGA.", "DBLP authors": ["Yuanfan Xu", "Zhaoliang Zhang", "Jincheng Yu", "Jianfei Cao", "Haolin Dong", "Zhengfeng Huang", "Yu Wang", "Huazhong Yang"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00015", "OA papers": [{"PaperId": "https://openalex.org/W3169784495", "PaperTitle": "GAME: Gaussian Mixture Model Mapping and Navigation Engine on Embedded FPGA", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 6.0, "Hefei University of Technology": 2.0}, "Authors": ["Yuanfan Xu", "Zhaoliang Zhang", "Jincheng Yu", "Jianfei Cao", "Haolin Dong", "Zhengfeng Huang", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Systematically migrating an operational microphysics parameterisation to FPGA technology.", "DBLP authors": ["James Stanley Targett", "Wayne Luk", "Michael Lange", "Olivier Marsden"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00016", "OA papers": [{"PaperId": "https://openalex.org/W3166324985", "PaperTitle": "Systematically migrating an operational microphysics parameterisation to FPGA technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 2.0, "European Centre for Medium-Range Weather Forecasts": 2.0}, "Authors": ["James Stanley Targett", "Wayne Luk", "Michael Lange", "Olivier Marsden"]}]}, {"DBLP title": "Solving Large Top-K Graph Eigenproblems with a Memory and Compute-optimized FPGA Design.", "DBLP authors": ["Francesco Sgherzi", "Alberto Parravicini", "Marco Siracusa", "Marco D. Santambrogio"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00017", "OA papers": [{"PaperId": "https://openalex.org/W3170921841", "PaperTitle": "Solving Large Top-K Graph Eigenproblems with a Memory and Compute-optimized FPGA Design", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Francesco Sgherzi", "Alberto Parravicini", "Marco Siracusa", "Marco D. Santambrogio"]}]}, {"DBLP title": "Compute-Capable Block RAMs for Efficient Deep Learning Acceleration on FPGAs.", "DBLP authors": ["Xiaowei Wang", "Vidushi Goyal", "Jiecao Yu", "Valeria Bertacco", "Andrew Boutros", "Eriko Nurvitadhi", "Charles Augustine", "Ravi R. Iyer", "Reetuparna Das"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00018", "OA papers": [{"PaperId": "https://openalex.org/W3167428684", "PaperTitle": "Compute-Capable Block RAMs for Efficient Deep Learning Acceleration on FPGAs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 9.0}, "Authors": ["Xiaowei Wang", "Vidushi Goyal", "Jiecao Yu", "Valeria Bertacco", "Andrew Boutros", "Eriko Nurvitadhi", "Charles Augustine", "Ravi Iyer", "Reetuparna Das"]}]}, {"DBLP title": "GORDON: Benchmarking Optane DC Persistent Memory Modules on FPGAs.", "DBLP authors": ["Jialiang Zhang", "Nicholas Beckwith", "Jing Jane Li"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00019", "OA papers": [{"PaperId": "https://openalex.org/W3172183896", "PaperTitle": "GORDON: Benchmarking Optane DC Persistent Memory Modules on FPGAs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Jialiang Zhang", "Nicholas Beckwith", "Jing Li"]}]}, {"DBLP title": "FANS: FPGA-Accelerated Near-Storage Sorting.", "DBLP authors": ["Weikang Qiao", "Jihun Oh", "Licheng Guo", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00020", "OA papers": [{"PaperId": "https://openalex.org/W3155985958", "PaperTitle": "FANS: FPGA-Accelerated Near-Storage Sorting", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 4.0, "Samsung (South Korea)": 1.0}, "Authors": ["Weikang Qiao", "Jihun Oh", "Licheng Guo", "Mau-Chung Frank Chang", "Jason Cong"]}]}, {"DBLP title": "Mocarabe: High-Performance Time-Multiplexed Overlays for FPGAs.", "DBLP authors": ["Frederick Tombs", "Alireza Mellat", "Nachiket Kapre"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00021", "OA papers": [{"PaperId": "https://openalex.org/W3171710073", "PaperTitle": "Mocarabe: High-Performance Time-Multiplexed Overlays for FPGAs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Frederick Tombs", "Alireza Mellat", "Nachiket Kapre"]}]}, {"DBLP title": "HEDAcc: FPGA-based Accelerator for High-order Epistasis Detection.", "DBLP authors": ["Gaspar Ribeiro", "Nuno Neves", "Sergio Santander-Jim\u00e9nez", "Aleksandar Ilic"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00022", "OA papers": [{"PaperId": "https://openalex.org/W3171195945", "PaperTitle": "HEDAcc: FPGA-based Accelerator for High-order Epistasis Detection", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0, "University of Extremadura": 1.0}, "Authors": ["Gaspar Ribeiro", "N. H. Neves", "Sergio Santander-Jim\u00e9nez", "Aleksandar Ilic"]}]}, {"DBLP title": "The Importance of Being X-Drop: High Performance Genome Alignment on Reconfigurable Hardware.", "DBLP authors": ["Alberto Zeni", "Guido Walter Di Donato", "Lorenzo Di Tucci", "Marco Rabozzi", "Marco D. Santambrogio"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00023", "OA papers": [{"PaperId": "https://openalex.org/W3167680374", "PaperTitle": "The Importance of Being X-Drop: High Performance Genome Alignment on Reconfigurable Hardware", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Politecnico di Milano": 3.0, "Huxelerate S.r.l.": 2.0}, "Authors": ["Alberto Zeni", "Guido Di Donato", "Lorenzo Di Tucci", "Marco Rabozzi", "Marco D. Santambrogio"]}]}, {"DBLP title": "Upgrade of FPGA Range-Limited Molecular Dynamics to Handle Hundreds of Processors.", "DBLP authors": ["Chunshu Wu", "Tong Geng", "Sahan Bandara", "Chen Yang", "Vipin Sachdeva", "Woody Sherman", "Martin C. Herbordt"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00024", "OA papers": [{"PaperId": "https://openalex.org/W3171927315", "PaperTitle": "Upgrade of FPGA Range-Limited Molecular Dynamics to Handle Hundreds of Processors", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Boston University": 5.0, "Silicon Therapeutics (United States)": 2.0}, "Authors": ["Chunshu Wu", "Tong Geng", "Sahan Bandara", "Chen Yang", "Vipin Sachdeva", "Woody Sherman", "Martin C. Herbordt"]}]}, {"DBLP title": "FPGA-accelerated Iterative Reconstruction for Transmission Electron Tomography.", "DBLP authors": ["Linjun Qiao", "Guojie Luo", "Wentai Zhang", "Ming Jiang"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00025", "OA papers": [{"PaperId": "https://openalex.org/W3166405244", "PaperTitle": "FPGA-accelerated Iterative Reconstruction for Transmission Electron Tomography", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"King University": 1.0, "Peking University": 2.5, "Tencent (China)": 0.5}, "Authors": ["Linjun Qiao", "Guojie Luo", "Wentai Zhang", "Ming Jiang"]}]}, {"DBLP title": "Optimized FPGA-based Deep Learning Accelerator for Sparse CNN using High Bandwidth Memory.", "DBLP authors": ["Chao Jiang", "David Ojika", "Bhavesh Patel", "Herman Lam"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00026", "OA papers": [{"PaperId": "https://openalex.org/W3169326189", "PaperTitle": "Optimized FPGA-based Deep Learning Accelerator for Sparse CNN using High Bandwidth Memory", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 3.0, "DELL (United States)": 1.0}, "Authors": ["Chao Jiang", "David Ojika", "Bhavesh M. Patel", "Herman Lam"]}]}, {"DBLP title": "unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation.", "DBLP authors": ["Stylianos I. Venieris", "Javier Fern\u00e1ndez-Marqu\u00e9s", "Nicholas D. Lane"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00027", "OA papers": [{"PaperId": "https://openalex.org/W3167824842", "PaperTitle": "unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Samsung (United Kingdom)": 2.0, "University of Oxford": 1.0}, "Authors": ["Stylianos I. Venieris", "Javier Fernandez-Marques", "Nicholas D. Lane"]}]}, {"DBLP title": "ESCA: Event-Based Split-CNN Architecture with Data-Level Parallelism on UltraScale+ FPGA.", "DBLP authors": ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Joel Mandebi Mbongue", "Christophe Bobda"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00028", "OA papers": [{"PaperId": "https://openalex.org/W3172129070", "PaperTitle": "ESCA: Event-Based Split-CNN Architecture with Data-Level Parallelism on UltraScale+ FPGA", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Pankaj Kumar Bhowmik", "Jubaer Hossain Pantho", "Joel Mandebi Mbongue", "Christophe Bobda"]}]}, {"DBLP title": "3D-VNPU: A Flexible Accelerator for 2D/3D CNNs on FPGA.", "DBLP authors": ["Huipeng Deng", "Jian Wang", "Huafeng Ye", "Shanlin Xiao", "Xiangyu Meng", "Zhiyi Yu"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00029", "OA papers": [{"PaperId": "https://openalex.org/W3171251238", "PaperTitle": "3D-VNPU: A Flexible Accelerator for 2D/3D CNNs on FPGA", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sun Yat-sen University": 6.0}, "Authors": ["Huipeng Deng", "Jing Wang", "Huafeng Ye", "Shanlin Xiao", "Xiangyu Meng", "Zhiyi Yu"]}]}, {"DBLP title": "Clockwork: Resource-Efficient Static Scheduling for Multi-Rate Image Processing Applications on FPGAs.", "DBLP authors": ["Dillon Huff", "Steve Dai", "Pat Hanrahan"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00030", "OA papers": [{"PaperId": "https://openalex.org/W3169788481", "PaperTitle": "Clockwork: Resource-Efficient Static Scheduling for Multi-Rate Image Processing Applications on FPGAs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 2.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Dillon Huff", "Steve Dai", "Pat Hanrahan"]}]}, {"DBLP title": "Probabilistic Scheduling in High-Level Synthesis.", "DBLP authors": ["Jianyi Cheng", "John Wickerson", "George A. Constantinides"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00031", "OA papers": [{"PaperId": "https://openalex.org/W3170941602", "PaperTitle": "Probabilistic Scheduling in High-Level Synthesis", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Jianyi Cheng", "John Wickerson", "George A. Constantinides"]}]}, {"DBLP title": "Extending High-Level Synthesis for Task-Parallel Programs.", "DBLP authors": ["Yuze Chi", "Licheng Guo", "Jason Lau", "Young-kyu Choi", "Jie Wang", "Jason Cong"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00032", "OA papers": [{"PaperId": "https://openalex.org/W3130309348", "PaperTitle": "Extending High-Level Synthesis for Task-Parallel Programs", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Los Angeles": 5.5, "Inha University": 0.5}, "Authors": ["Yuze Chi", "Licheng Guo", "Jason Lau", "Young Deuk Choi", "Jie Jin Wang", "Jason Cong"]}]}, {"DBLP title": "HLS-Compatible, Embedded-Processor Stream Links.", "DBLP authors": ["Eric Micallef", "Yuanlong Xiao", "Andr\u00e9 DeHon"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00033", "OA papers": [{"PaperId": "https://openalex.org/W3173123226", "PaperTitle": "HLS-Compatible, Embedded-Processor Stream Links", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Eric Micallef", "Yuanlong Xiao", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "An Empirical Study of the Reliability of High-Level Synthesis Tools.", "DBLP authors": ["Yann Herklotz", "Zewei Du", "Nadesh Ramanathan", "John Wickerson"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00034", "OA papers": [{"PaperId": "https://openalex.org/W3172669705", "PaperTitle": "An Empirical Study of the Reliability of High-Level Synthesis Tools", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Yann Herklotz", "Zewei Du", "Nadesh Ramanathan", "John Wickerson"]}]}, {"DBLP title": "Cloud FPGA Cartography using PCIe Contention.", "DBLP authors": ["Shanquan Tian", "Ilias Giechaskiel", "Wenjie Xiong", "Jakub Szefer"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00035", "OA papers": [{"PaperId": "https://openalex.org/W3171753110", "PaperTitle": "Cloud FPGA Cartography using PCIe Contention", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yale University": 3.0, "Oldham Council": 1.0}, "Authors": ["Shanquan Tian", "Ilias Giechaskiel", "Wenjie Xiong", "Jakub Szefer"]}]}, {"DBLP title": "Trusted Configuration in Cloud FPGAs.", "DBLP authors": ["Shaza Zeitouni", "Jo Vliegen", "Tommaso Frassetto", "Dirk Koch", "Ahmad-Reza Sadeghi", "Nele Mentens"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00036", "OA papers": [{"PaperId": "https://openalex.org/W3172633794", "PaperTitle": "Trusted Configuration in Cloud FPGAs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Darmstadt": 3.0, "KU Leuven": 2.0, "University of Manchester": 1.0}, "Authors": ["Shaza Zeitouni", "Jo Vliegen", "Tommaso Frassetto", "Dirk Koch", "Ahmad-Reza Sadeghi", "Nele Mentens"]}]}, {"DBLP title": "Remote Power Attacks on the Versatile Tensor Accelerator in Multi-Tenant FPGAs.", "DBLP authors": ["Shanquan Tian", "Shayan Moini", "Adam Wolnikowski", "Daniel E. Holcomb", "Russell Tessier", "Jakub Szefer"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00037", "OA papers": [{"PaperId": "https://openalex.org/W3166251174", "PaperTitle": "Remote Power Attacks on the Versatile Tensor Accelerator in Multi-Tenant FPGAs", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yale University": 3.0, "University of Massachusetts Boston": 3.0}, "Authors": ["Shanquan Tian", "Shayan Moini", "Adam Wolnikowski", "Daniel Holcomb", "Russell Tessier", "Jakub Szefer"]}]}, {"DBLP title": "Runtime Detection of Probing/Tampering on Interconnecting Buses.", "DBLP authors": ["Zhenyu Xu", "Thomas Mauldin", "Qing Yang", "Tao Wei"], "year": 2021, "doi": "https://doi.org/10.1109/FCCM51124.2021.00038", "OA papers": [{"PaperId": "https://openalex.org/W3170969852", "PaperTitle": "Runtime Detection of Probing/Tampering on Interconnecting Buses", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Rhode Island": 4.0}, "Authors": ["Zhenyu Xu", "Thomas Mauldin", "Qing Yang", "Tao Wei"]}]}]