@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\mullercelement.vhd":44:1:44:4|Net OMCellSM.OMC5.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\mullercelement.vhd":44:1:44:4|Net OMCellSM.OMC4.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\mullercelement.vhd":44:1:44:4|Net OMCellSM.OMC3.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\mullercelement.vhd":44:1:44:4|Net OMCellSM.OMC2.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\mullercelement.vhd":44:1:44:4|Net OMCellSM.OMC1.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\mullercelement.vhd":44:1:44:4|Found signal identified as System clock which controls 5 sequential elements including OMCellSM.OMC1.AcknowledgeCElement.Cout.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\private-source\wsaer2caviar2.vhd":51:3:51:4|Found inferred clock PLL|OutClock_CO_inferred_clock which controls 3523 sequential elements including BWSAER2CAVIAR.CAVIAR_data[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\..\common-source\support\resetsynchronizer.vhd":26:2:26:3|Found inferred clock TopLevel|USBClock_CI which controls 113 sequential elements including syncInputsToUSBClock.syncReset.SyncSignalDemetFF_S. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
