m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/Programs/Quartus
Ealu
Z0 w1588067236
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1
Z7 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd
Z8 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd
l0
L6
VRShBEcFTUKaCGiJBg0N=43
!s100 8b0I;=^cG>NM4ilW<ZU;Q2
Z9 OV;C;10.5b;63
32
Z10 !s110 1588067242
!i10b 1
Z11 !s108 1588067242.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd|
Z13 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 RShBEcFTUKaCGiJBg0N=43
l46
L24
VU[]I=GHNh:Af;97@4=6;>1
!s100 Wgf8MU>K`k53zQDHbHXI82
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ebinarytobcd
Z17 w1588062262
R1
R4
R5
R6
Z18 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd
Z19 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd
l0
L5
Vfide[IL_EcM?obD?c9o]e2
!s100 MA@0eiSQDj]ibK1_;E4492
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd|
Z21 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z22 DEx4 work 11 binarytobcd 0 22 fide[IL_EcM?obD?c9o]e2
l39
L16
VZ7X2g>@H>LnImUFWYSlCM3
!s100 6WCSQEZoA@S6zU1]g?5QS3
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eclockdividermodule
Z23 w1587971084
Z24 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R4
R5
R6
Z25 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd
Z26 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd|
Z28 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R24
R1
R2
R4
R5
Z29 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l31
L16
VTHD_OoYGda`EhE1FGVjok2
!s100 QU=i0oC4jh@T3R8zjORm@3
R9
32
R10
!i10b 1
R11
R27
R28
!i113 1
R14
R15
Ecu
Z30 w1587992929
R2
R24
R4
R5
R6
Z31 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd
Z32 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd
l0
L5
VSd`>;eWlE?AW3GZ;8b[lO3
!s100 H8hE?nYoQA3:Q[f2?Z_QF1
R9
32
R10
!i10b 1
R11
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd|
Z34 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z35 DEx4 work 2 cu 0 22 Sd`>;eWlE?AW3GZ;8b[lO3
l25
L20
V@b@3`dM^CYaD0JdTHhWoj2
!s100 2bJZhd4Z2M3S16P1810kO3
R9
32
R10
!i10b 1
R11
R33
R34
!i113 1
R14
R15
Edisplay
R23
R1
R4
R5
R6
Z36 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd
Z37 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R9
32
R10
!i10b 1
R11
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd|
Z39 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z40 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
Voj9b@NNXLQ:4beVh39H@82
!s100 8onOE4Mb^zo<IPOM]K^Z[1
R9
32
R10
!i10b 1
R11
R38
R39
!i113 1
R14
R15
Eio_alu
Z41 w1588061044
R1
R2
R3
R4
R5
R6
Z42 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd
Z43 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd
l0
L6
VK]3>6UN141h]=iH]:?IKB0
!s100 jh5kD:>@JM5;fhVCE^fIN1
R9
32
R10
!i10b 1
R11
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd|
Z45 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd|
!i113 1
R14
R15
Artl
R1
R2
R3
R4
R5
Z46 DEx4 work 6 io_alu 0 22 K]3>6UN141h]=iH]:?IKB0
l26
L23
VS5S=3U8kZ;AhdL0hilO?W0
!s100 OF?ILiD5O4`@e0fDSn<bO3
R9
32
R10
!i10b 1
R11
R44
R45
!i113 1
R14
R15
Eio_cu
Z47 w1588060984
R2
R24
R4
R5
R6
Z48 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd
Z49 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd
l0
L5
VPm3Lk54]`WfHJ:4_;2GVB2
!s100 M[N8SN7QVRUCkQGc4MZCF0
R9
32
R10
!i10b 1
R11
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd|
Z51 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z52 DEx4 work 5 io_cu 0 22 Pm3Lk54]`WfHJ:4_;2GVB2
l21
L16
V9^>af;BiP7>GMCEDSo_<h3
!s100 X=fI5Y[4DV<fk``zWVZ2Z3
R9
32
R10
!i10b 1
R11
R50
R51
!i113 1
R14
R15
Eio_programcode
R47
R2
R24
R4
R5
R6
Z53 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd
Z54 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd
l0
L5
VYWKn65zSgOQQkbZCB2X;12
!s100 lCdc2LId]Z=07RbEW5Z[=0
R9
32
R10
!i10b 1
R11
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd|
Z56 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z57 DEx4 work 14 io_programcode 0 22 YWKn65zSgOQQkbZCB2X;12
l17
L12
V^1LkXGG3cK4bCMZKzQH>@3
!s100 D2[0JQ7B?O[=hX[:?<M2P3
R9
32
R10
!i10b 1
R11
R55
R56
!i113 1
R14
R15
Ememory
Z58 w1588061136
R2
R24
R4
R5
R6
Z59 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd
Z60 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd
l0
L5
Vdi]W8jEdViUobA;]aDI;82
!s100 Jn7Rl6o0lH`KS0JfAN[=f1
R9
32
Z61 !s110 1588067243
!i10b 1
Z62 !s108 1588067243.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd|
Z64 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z65 DEx4 work 6 memory 0 22 di]W8jEdViUobA;]aDI;82
l38
L31
VR52]I><nVdU5]kS8N^@X92
!s100 j7B3[aQ<^LWPSlISH[giL0
R9
32
R61
!i10b 1
R62
R63
R64
!i113 1
R14
R15
Enumpad
R47
R1
R4
R5
R6
Z66 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd
Z67 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd
l0
L5
V@80Ec^fd8ZmZR:ni27JID1
!s100 aMck:^bVN_X0Pk_X1QWB33
R9
32
R61
!i10b 1
R62
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd|
Z69 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z70 DEx4 work 6 numpad 0 22 @80Ec^fd8ZmZR:ni27JID1
l49
L20
VZIjCz_RhW]6ohfk8e;;cA0
!s100 cES_?2ibcdh_EH0SH0TeY2
R9
32
R61
!i10b 1
R62
R68
R69
!i113 1
R14
R15
Eprogramcode
Z71 w1587993042
R2
R24
R4
R5
R6
Z72 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd
Z73 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd
l0
L5
VEL`3fQ8[:Uf2d[CL_X9Fh0
!s100 ei>fmEU75LHN6^`KU3FfB1
R9
32
R61
!i10b 1
R62
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd|
Z75 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z76 DEx4 work 11 programcode 0 22 EL`3fQ8[:Uf2d[CL_X9Fh0
l17
L12
VD2T^YjWYUVRL?8^lcELHc1
!s100 R:6DV`Qiahk`e]n9d[NTo3
R9
32
R61
!i10b 1
R62
R74
R75
!i113 1
R14
R15
Etestbench
R47
R1
R4
R5
R6
Z77 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd
Z78 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R9
32
R61
!i10b 1
R62
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd|
Z80 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd|
!i113 1
R14
R15
Asim
R65
R76
R35
R16
R57
R52
R3
R46
R70
R40
R22
R24
R2
R29
R1
R4
R5
Z81 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l68
L8
Z82 VZ5oh_9]?c2_?39^NZc7AF2
Z83 !s100 kmT]5VEKH:EXcA]Rce1nU0
R9
32
R61
!i10b 1
R62
R79
R80
!i113 1
R14
R15
