[
	{
		"original_line": "      input x;", 
		"bug_line": "      input x",
		"error_description": "Missing semicolon at the end of the input declaration statement. VerilogA requires semicolons to terminate declaration statements."
	},
	{
		"original_line": "parameter real b = 2 from (0:inf);                 // standard deviation of activation field distribution (MV/cm)", 
		"bug_line": "parameter real b = 2 from (0:inf;                 // standard deviation of activation field distribution (MV/cm)",
		"error_description": "Missing closing parenthesis in range expression (0:inf)"
	},
	{
		"original_line": "         h[i] = 0;", 
		"bug_line": "         h[i] = 0",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to end with a semicolon."
	},
	{
		"original_line": "         r_Ea[i] = 0;", 
		"bug_line": "         r_Ea[i] = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token 'flag' is interpreted as part of the current expression."
	},
	{
		"original_line": "         fact = 1.0;", 
		"bug_line": "         fact = 1..0;",
		"error_description": "Invalid real number format with consecutive decimal points causing syntax error"
	},
	{
		"original_line": "         St[i] = 1;", 
		"bug_line": "         St[i] = 1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "      for (i = 0; i < ndom; i = i + 1) begin", 
		"bug_line": "      forr (i = 0; i < ndom; i = i + 1) begin",
		"error_description": "Misspelled keyword 'for' as 'forr' (invalid VerilogA keyword)"
	},
	{
		"original_line": "         end else begin", 
		"bug_line": "         end else beginn",
		"error_description": "Misspelled keyword 'beginn' instead of 'begin'. VerilogA requires exact keyword matching, and 'beginn' is not a valid keyword for block initiation."
	},
	{
		"original_line": "module MFM(vtop, vbot);                            // vtop: top electrode; vbot: bottom electrode", 
		"bug_line": "moduel MFM(vtop, vbot);                            // vtop: top electrode; vbot: bottom electrode",
		"error_description": "Misspelled keyword 'module' as 'moduel'"
	},
	{
		"original_line": "parameter real vfb = 0.5 from [0:inf);             // standard deviation of offset voltage (V)", 
		"bug_line": "parameter real vfb = 0.5 fromm [0:inf);             // standard deviation of offset voltage (V)",
		"error_description": "Misspelled 'from' keyword as 'fromm'. VerilogA requires correct 'from' keyword for parameter range specifications."
	},
	{
		"original_line": "Ea = i * 8.0 / ndom;", 
		"bug_line": "Ea = i 8.0 / ndom;",
		"error_description": "Missing multiplication operator between 'i' and '8.0', causing consecutive expressions without an operator."
	},
	{
		"original_line": "Ea = i * 8.0 / ndom;", 
		"bug_line": "Ea = i 8.0 / ndom;",
		"error_description": "Missing multiplication operator between 'i' and '8.0', causing invalid consecutive tokens without operator"
	},
	{
		"original_line": "      sum = 0;", 
		"bug_line": "      sum = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the subsequent 'for' loop becomes part of the same invalid expression."
	},
	{
		"original_line": "real vswitchlimit[0:ndom-1], vswitch[0:ndom-1], r_Ea[0:ndom-1], f_Ea[0:ndom-1], r_voff[0:ndom-1], h[0:ndom-1], hpre[0:ndom-1], St[0:ndom-1], taus[0:ndom-1];", 
		"bug_line": "real vswitchlimit[0:ndom-1], vswitch[0:ndom-1], r_Ea[0:ndom-1], f_Ea[0:ndom-1], r_voff[0:ndom-1], h[0:ndom-1, hpre[0:ndom-1], St[0:ndom-1], taus[0:ndom-1];",
		"error_description": "Missing closing bracket ']' in array declaration for 'h', causing unmatched brackets in the variable list. The line ends with 'h[0:ndom-1,' without completing the array dimension specifier."
	},
	{
		"original_line": "   real f_distr[0:9999], l[0:9999], Ea, k, E, sum, pswi;", 
		"bug_line": "   real f_distr[0:9999], l[0,9999], Ea, k, E, sum, pswi;",
		"error_description": "Used comma ',' instead of colon ':' in array range specification for 'l', which is invalid syntax in VerilogA for defining array indices."
	},
	{
		"original_line": "accm = accm * exp(-(x+20)) * pow(x+20, x+0.5);", 
		"bug_line": "accm = accm * exp(-(x+20)) pow(x+20, x+0.5);",
		"error_description": "Missing '*' operator between 'exp(...)' and 'pow(...)', causing invalid consecutive expressions without operator"
	},
	{
		"original_line": "hpre[i] = h[i];", 
		"bug_line": "hpre[i] = h[i]",
		"error_description": "Missing semicolon at the end of the assignment statement, causing syntax error in VerilogA"
	},
	{
		"original_line": "sum = sum + St[i];", 
		"bug_line": "sum = sum + St[i;",
		"error_description": "Missing closing bracket ']' in array index; semicolon inside brackets causes syntax error"
	},
	{
		"original_line": "parameter real TIMELIMIT = 1e9 from (0:inf);       // time limitation to calculate the lower bound of switching field (s)", 
		"bug_line": "parameter real TIMELIMIT = 1e9 from (0:inf)       // time limitation to calculate the lower bound of switching field (s)",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "c[i] = exp(20-i) * pow(20-i, i-0.5) / fact;", 
		"bug_line": "c[i] = exp(20-i) pow(20-i, i-0.5) / fact;",
		"error_description": "Missing multiplication operator between function calls, resulting in two adjacent expressions without an operator (syntax error)"
	}
]