

================================================================
== Vitis HLS Report for 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9'
================================================================
* Date:           Thu Oct 13 07:48:59 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.961 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     3142|  15.000 ns|  15.710 us|    3|  3142|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9  |        1|     3140|         6|          1|          1|  0 ~ 3136|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pnx = alloca i32 1"   --->   Operation 12 'alloca' 'pnx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%icmp_ln1057_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1057"   --->   Operation 14 'read' 'icmp_ln1057_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast6"   --->   Operation 15 'read' 'p_cast6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp_i_not_mid115_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_not_mid115"   --->   Operation 16 'read' 'cmp_i_not_mid115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast3_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast3_cast"   --->   Operation 17 'read' 'p_cast3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound4_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %bound4"   --->   Operation 19 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_cast"   --->   Operation 20 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln205_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln205"   --->   Operation 21 'read' 'mul_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast3_cast_cast = zext i8 %p_cast3_cast_read"   --->   Operation 22 'zext' 'p_cast3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %indvar_flatten19"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %pnx"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %lhs"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i24 %indvar_flatten19"   --->   Operation 30 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%icmp_ln1057_9 = icmp_eq  i24 %indvar_flatten19_load, i24 %bound4_read"   --->   Operation 31 'icmp' 'icmp_ln1057_9' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.10ns)   --->   "%add_ln1057 = add i24 %indvar_flatten19_load, i24 1"   --->   Operation 32 'add' 'add_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_9, void %._crit_edge242.loopexit, void %._crit_edge251.exitStub"   --->   Operation 33 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%pnx_load = load i8 %pnx" [src/main.cpp:228]   --->   Operation 35 'load' 'pnx_load' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.90ns)   --->   "%pnx_5 = add i8 %pnx_load, i8 1" [src/main.cpp:228]   --->   Operation 36 'add' 'pnx_5' <Predicate = (!icmp_ln1057_9)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln1057_10 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read"   --->   Operation 37 'icmp' 'icmp_ln1057_10' <Predicate = (!icmp_ln1057_9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln188_1 = select i1 %icmp_ln1057_10, i8 %pnx_5, i8 %pnx_load" [src/main.cpp:188]   --->   Operation 38 'select' 'select_ln188_1' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i8 %select_ln188_1" [src/main.cpp:188]   --->   Operation 39 'zext' 'zext_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.08ns) (grouped into DSP with root node ret)   --->   "%mul_ln188 = mul i16 %zext_ln188, i16 %p_cast3_cast_cast" [src/main.cpp:188]   --->   Operation 40 'mul' 'mul_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln1057_2 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 41 'add' 'add_ln1057_2' <Predicate = (!icmp_ln1057_9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%select_ln1057_6 = select i1 %icmp_ln1057_10, i16 1, i16 %add_ln1057_2"   --->   Operation 42 'select' 'select_ln1057_6' <Predicate = (!icmp_ln1057_9)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln1057 = store i24 %add_ln1057, i24 %indvar_flatten19"   --->   Operation 43 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>
ST_2 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln188 = store i8 %select_ln188_1, i8 %pnx" [src/main.cpp:188]   --->   Operation 44 'store' 'store_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>
ST_2 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %select_ln1057_6, i16 %indvar_flatten"   --->   Operation 45 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y_2 = load i8 %y"   --->   Operation 46 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%y_cast = zext i8 %y_2"   --->   Operation 47 'zext' 'y_cast' <Predicate = (!icmp_ln1057_10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%add_i_i = add i16 %mul_ln205_read, i16 %y_cast"   --->   Operation 48 'add' 'add_i_i' <Predicate = (!icmp_ln1057_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.86ns)   --->   "%ult = icmp_ult  i16 %add_i_i, i16 %p_cast_read"   --->   Operation 49 'icmp' 'ult' <Predicate = (!icmp_ln1057_10)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.33ns)   --->   "%rev19 = xor i1 %ult, i1 1"   --->   Operation 50 'xor' 'rev19' <Predicate = (!icmp_ln1057_10)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_load = load i8 %lhs"   --->   Operation 51 'load' 'lhs_load' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.44ns)   --->   "%select_ln188 = select i1 %icmp_ln1057_10, i8 0, i8 %y_2" [src/main.cpp:188]   --->   Operation 52 'select' 'select_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [2/3] (1.08ns) (grouped into DSP with root node ret)   --->   "%mul_ln188 = mul i16 %zext_ln188, i16 %p_cast3_cast_cast" [src/main.cpp:188]   --->   Operation 53 'mul' 'mul_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln1057_11 = icmp_eq  i8 %lhs_load, i8 %p_cast6_read"   --->   Operation 54 'icmp' 'icmp_ln1057_11' <Predicate = (!icmp_ln1057_9 & !icmp_ln1057_10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.26ns)   --->   "%select_ln188_3 = select i1 %icmp_ln1057_10, i1 %icmp_ln1057_read, i1 %icmp_ln1057_11" [src/main.cpp:188]   --->   Operation 55 'select' 'select_ln188_3' <Predicate = (!icmp_ln1057_9)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.90ns)   --->   "%add_ln231 = add i8 %select_ln188, i8 1" [src/main.cpp:231]   --->   Operation 56 'add' 'add_ln231' <Predicate = (!icmp_ln1057_9)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1057)   --->   "%or_ln1057 = or i1 %select_ln188_3, i1 %icmp_ln1057_10"   --->   Operation 57 'or' 'or_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1057 = select i1 %or_ln1057, i8 0, i8 %lhs_load"   --->   Operation 58 'select' 'select_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln1057_5 = select i1 %select_ln188_3, i8 %add_ln231, i8 %select_ln188"   --->   Operation 59 'select' 'select_ln1057_5' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rd_i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln1057, i32 3, i32 7"   --->   Operation 60 'partselect' 'rd_i' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i8 %select_ln1057" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 61 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.90ns)   --->   "%x = add i8 %select_ln1057, i8 1" [src/main.cpp:234]   --->   Operation 62 'add' 'x' <Predicate = (!icmp_ln1057_9)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln1057 = store i8 %select_ln1057_5, i8 %y"   --->   Operation 63 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>
ST_3 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln234 = store i8 %x, i8 %lhs" [src/main.cpp:234]   --->   Operation 64 'store' 'store_ln234' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%mul_ln188 = mul i16 %zext_ln188, i16 %p_cast3_cast_cast" [src/main.cpp:188]   --->   Operation 65 'mul' 'mul_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%y_cast_mid1 = zext i8 %add_ln231" [src/main.cpp:231]   --->   Operation 66 'zext' 'y_cast_mid1' <Predicate = (select_ln188_3)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.01ns)   --->   "%add_i_i_mid1 = add i16 %mul_ln205_read, i16 %y_cast_mid1" [src/main.cpp:231]   --->   Operation 67 'add' 'add_i_i_mid1' <Predicate = (select_ln188_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.86ns)   --->   "%ult20 = icmp_ult  i16 %add_i_i_mid1, i16 %p_cast_read" [src/main.cpp:231]   --->   Operation 68 'icmp' 'ult20' <Predicate = (select_ln188_3)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1525 = zext i8 %select_ln1057"   --->   Operation 69 'zext' 'zext_ln1525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret = add i16 %mul_ln188, i16 %zext_ln1525"   --->   Operation 70 'add' 'ret' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln1057_5, i5 %rd_i" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i13 %tmp" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 72 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%burst_buffer1_addr = getelementptr i128 %burst_buffer1, i64 0, i64 %zext_ln54" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 73 'getelementptr' 'burst_buffer1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%burst_buffer2_addr = getelementptr i128 %burst_buffer2, i64 0, i64 %zext_ln54" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 74 'getelementptr' 'burst_buffer2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.35ns)   --->   "%burst_buffer1_load = load i11 %burst_buffer1_addr"   --->   Operation 75 'load' 'burst_buffer1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>
ST_4 : Operation 76 [2/2] (1.35ns)   --->   "%burst_buffer2_load = load i11 %burst_buffer2_addr"   --->   Operation 76 'load' 'burst_buffer2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%select_ln188_2 = select i1 %icmp_ln1057_10, i1 %cmp_i_not_mid115_read, i1 %rev19" [src/main.cpp:188]   --->   Operation 77 'select' 'select_ln188_2' <Predicate = (!select_ln188_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%rev21 = xor i1 %ult20, i1 1" [src/main.cpp:231]   --->   Operation 78 'xor' 'rev21' <Predicate = (select_ln188_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%select_ln1057_4 = select i1 %select_ln188_3, i1 %rev21, i1 %select_ln188_2"   --->   Operation 79 'select' 'select_ln1057_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret = add i16 %mul_ln188, i16 %zext_ln1525"   --->   Operation 80 'add' 'ret' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln238 = icmp_ult  i16 %ret, i16 %p_cast_read" [src/main.cpp:238]   --->   Operation 81 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%xor_ln238 = xor i1 %icmp_ln238, i1 1" [src/main.cpp:238]   --->   Operation 82 'xor' 'xor_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln238 = or i1 %xor_ln238, i1 %select_ln1057_4" [src/main.cpp:238]   --->   Operation 83 'or' 'or_ln238' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln54, i4 0" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 84 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (1.35ns)   --->   "%burst_buffer1_load = load i11 %burst_buffer1_addr"   --->   Operation 85 'load' 'burst_buffer1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%or_ln130 = or i7 %shl_ln2, i7 15"   --->   Operation 86 'or' 'or_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%zext_ln130_1 = zext i7 %shl_ln2"   --->   Operation 87 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%zext_ln130_2 = zext i7 %or_ln130"   --->   Operation 88 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln130 = add i8 %zext_ln130_2, i8 1"   --->   Operation 89 'add' 'add_ln130' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%zext_ln130_3 = zext i8 %add_ln130"   --->   Operation 90 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%shl_ln130 = shl i128 1, i128 %zext_ln130_3"   --->   Operation 91 'shl' 'shl_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln130, i32 7"   --->   Operation 92 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%select_ln130 = select i1 %tmp_3, i128 0, i128 %shl_ln130"   --->   Operation 93 'select' 'select_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%shl_ln130_1 = shl i113 1, i113 %zext_ln130_1"   --->   Operation 94 'shl' 'shl_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%zext_ln130_4 = zext i113 %shl_ln130_1"   --->   Operation 95 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.71ns) (out node of the LUT)   --->   "%sub_ln130 = sub i128 %select_ln130, i128 %zext_ln130_4"   --->   Operation 96 'sub' 'sub_ln130' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (1.35ns)   --->   "%burst_buffer2_load = load i11 %burst_buffer2_addr"   --->   Operation 97 'load' 'burst_buffer2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>

State 6 <SV = 5> <Delay = 1.72>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %shl_ln2"   --->   Operation 98 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln238_1)   --->   "%and_ln130 = and i128 %burst_buffer1_load, i128 %sub_ln130"   --->   Operation 99 'and' 'and_ln130' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln238_1)   --->   "%lshr_ln130 = lshr i128 %and_ln130, i128 %zext_ln130"   --->   Operation 100 'lshr' 'lshr_ln130' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln238_1)   --->   "%trunc_ln130 = trunc i128 %lshr_ln130"   --->   Operation 101 'trunc' 'trunc_ln130' <Predicate = (!or_ln238)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln238)   --->   "%and_ln130_1 = and i128 %burst_buffer2_load, i128 %sub_ln130"   --->   Operation 102 'and' 'and_ln130_1' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln238)   --->   "%lshr_ln130_1 = lshr i128 %and_ln130_1, i128 %zext_ln130"   --->   Operation 103 'lshr' 'lshr_ln130_1' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln238)   --->   "%trunc_ln130_1 = trunc i128 %lshr_ln130_1"   --->   Operation 104 'trunc' 'trunc_ln130_1' <Predicate = (!or_ln238)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.72ns) (out node of the LUT)   --->   "%select_ln238 = select i1 %or_ln238, i16 0, i16 %trunc_ln130_1" [src/main.cpp:238]   --->   Operation 105 'select' 'select_ln238' <Predicate = true> <Delay = 1.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.72ns) (out node of the LUT)   --->   "%select_ln238_1 = select i1 %or_ln238, i16 0, i16 %trunc_ln130" [src/main.cpp:238]   --->   Operation 106 'select' 'select_ln238_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln1057_9)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.50>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3136, i64 392"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_231_8_VITIS_LOOP_234_9_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:188]   --->   Operation 110 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/main.cpp:188]   --->   Operation 111 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln238, i16 %select_ln238_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c_ifmap_patch_st, i32 %p_0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1001> <FIFO>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten19') [16]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten19' [27]  (0.489 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'load' operation ('pnx_load', src/main.cpp:228) on local variable 'pnx' [46]  (0 ns)
	'add' operation ('pnx', src/main.cpp:228) [47]  (0.907 ns)
	'select' operation ('select_ln188_1', src/main.cpp:188) [52]  (0.445 ns)
	'mul' operation of DSP[71] ('mul_ln188', src/main.cpp:188) [54]  (1.09 ns)

 <State 3>: 2.96ns
The critical path consists of the following:
	'load' operation ('lhs_load') on local variable 'lhs' [44]  (0 ns)
	'icmp' operation ('icmp_ln1057_11') [56]  (0.856 ns)
	'select' operation ('select_ln188_3', src/main.cpp:188) [57]  (0.264 ns)
	'or' operation ('or_ln1057') [60]  (0 ns)
	'select' operation ('select_ln1057') [61]  (0.445 ns)
	'add' operation ('x', src/main.cpp:234) [106]  (0.907 ns)
	'store' operation ('store_ln234', src/main.cpp:234) of variable 'x', src/main.cpp:234 on local variable 'lhs' [113]  (0.489 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'add' operation ('add_i_i_mid1', src/main.cpp:231) [63]  (1.02 ns)
	'icmp' operation ('ult20', src/main.cpp:231) [64]  (0.866 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	'or' operation ('or_ln130') [83]  (0 ns)
	'add' operation ('add_ln130') [87]  (0.897 ns)
	'select' operation ('select_ln130') [91]  (0 ns)
	'sub' operation ('sub_ln130') [94]  (1.72 ns)

 <State 6>: 1.72ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln130_1') [100]  (0 ns)
	'select' operation ('select_ln238', src/main.cpp:238) [102]  (1.72 ns)

 <State 7>: 1.5ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'c_ifmap_patch_st' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [105]  (1.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
