Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  3 16:27:19 2024
| Host         : DESKTOP-355QV49 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   429 |
| Unused register locations in slices containing registers |   659 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3267 |          894 |
| No           | No                    | Yes                    |             490 |          208 |
| No           | Yes                   | No                     |            1151 |          415 |
| Yes          | No                    | No                     |            3477 |         1795 |
| Yes          | No                    | Yes                    |             515 |          203 |
| Yes          | Yes                   | No                     |             625 |          198 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart/tx_reg_i_2_n_0                                                                                                                                                                                                         | u_top/u_uart/tx_reg_i_1_n_0                                                                                                                                                                                                             |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_inst_func/FSM_sequential_csr_state_reg[2][0]                                                                                                                                                                    | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |                2 |              3 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart/bit_cnt[3]_i_1_n_0                                                                                                                                                                                                     | u_top/u_uart/tx_reg_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                2 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/crc_bit_index[3]_i_1_n_0                                                                                                                                                                                         | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_top/u_uart/rx_clk_edge_cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_inst_func/E[0]                                                                                                                                                                                                  | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[128][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[130][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[98][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[129][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[19][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[16][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[29][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[28][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[27][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[26][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[25][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[131][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[24][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[23][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[22][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[126][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[21][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[13][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[17][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[115][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[111][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[102][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[11][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[10][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[101][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[113][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[105][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[108][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[117][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[123][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[107][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[122][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[119][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[118][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[116][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[114][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[112][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[110][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[103][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[0][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rec_bytes_index[7]_i_2_n_0                                                                                                                                                                                       | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[104][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart/uart_rx[7]_i_1_n_0                                                                                                                                                                                                     | u_top/u_uart_i_1_n_0                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart/tx_data[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[109][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[106][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[100][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[121][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[120][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[124][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[15][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[12][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[18][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[14][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[1][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[20][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[125][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[127][7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[32][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[43][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[31][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[34][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[37][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[36][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[2][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[40][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[41][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[46][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[45][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[49][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[4][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[48][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[3][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[38][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[33][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[35][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[47][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[51][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[50][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[44][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[39][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[30][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[42][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[65][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[59][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[61][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[57][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[62][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[68][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[60][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[71][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[70][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[55][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[54][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[63][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[6][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[56][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[72][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[67][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[73][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[74][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[53][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[5][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[58][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[64][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[66][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[69][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[52][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[75][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[80][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[89][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[91][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[94][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[78][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[79][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[86][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[88][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[8][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[93][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[95][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[97][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[77][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[81][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[7][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[92][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[96][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[87][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[99][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[76][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[82][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[83][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[84][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[85][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[90][7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/rx_data[9][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                5 |             10 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                4 |             10 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/crc_byte_index[7]_i_1_n_0                                                                                                                                                                                        | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                5 |             13 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/state__0                                                                                                                                                                                                         | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                8 |             14 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/crc_result[15]_i_1_n_0                                                                                                                                                                                           | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                8 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_top/u_uart/rx_clk_cnt[0]_i_1_n_0                                                                                                                                                                                                      |                4 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/remain_packet_count                                                                                                                                                                                              | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                4 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart/cycle_cnt[0]_i_2_n_0                                                                                                                                                                                                   | u_top/u_uart/cycle_cnt[0]_i_1_n_0                                                                                                                                                                                                       |                4 |             16 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/fw_file_size                                                                                                                                                                                                     | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |                5 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  u_clk_rst_gen/inst/clk_out1            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/write_mem_addr                                                                                                                                                                                                   | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |               10 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/E[0]                                                                                                                                                                                                   | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_clint/E[0]                                                                                                                                                                                                            | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x21_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x31_reg[0]_4[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x5_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x23_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               18 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x16_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x3_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x6_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x8_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x15_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               27 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x25_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               25 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x24_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               24 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x30_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x27_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x2_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x29_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x18_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x28_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x1_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x20_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               23 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x26_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               25 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x22_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               17 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x14_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x12_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               20 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x13_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               23 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x11_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               24 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mtvec_reg[0][0]                                                                                                                                                                                       | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |                8 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mscratch_reg[0][0]                                                                                                                                                                                    | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               17 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mscratchcswl_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mstatus_reg[0][0]                                                                                                                                                                                     | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               17 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mip_reg[0][0]                                                                                                                                                                                         | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |                6 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mepc_reg[0][0]                                                                                                                                                                                        | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x19_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mcause_reg[0][0]                                                                                                                                                                                      | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               19 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_csr_addr/_mie_reg[0][0]                                                                                                                                                                                         | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               10 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x9_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               21 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x17_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x4_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x10_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               27 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/dff_reg_waddr/_dff/_x7_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             32 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | timer_cnt[31]_i_2_n_0                                                                                                                                                                                                                   |               15 |             42 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             49 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                             |               48 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               28 |             61 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/write_mem_data                                                                                                                                                                                                   | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |               22 |             62 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_i_2_n_0                                                                                                                                                                                                                | u_top/u_uart_i_1_n_0                                                                                                                                                                                                                    |               21 |             64 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/u_exu/u_div/E[0]                                                                                                                                                                                                        | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               37 |             64 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_uart_debug/mem_we_o_i_1_n_0                                                                                                                                                                                                 | u_top/u_uart_debug/rec_bytes_index[7]_i_1_n_0                                                                                                                                                                                           |               27 |             65 |
|  u_clk_rst_gen/inst/clk_out1            | u_top/u_cpu/dff_exu_inst_func/div_start                                                                                                                                                                                             | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |               31 |             72 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             81 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             81 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_top/u_uart_i_1_n_0                                                                                                                                                                                                                    |               28 |             82 |
|  u_clk_rst_gen/inst/clk_out1            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |            103 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               66 |            142 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_top/u_cpu_i_1_n_0                                                                                                                                                                                                                     |              148 |            319 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              142 |            427 |
|  u_clk_rst_gen/inst/clk_out1            |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              924 |           3652 |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     8 |
| 3      |                    11 |
| 4      |                    72 |
| 5      |                     3 |
| 6      |                     4 |
| 7      |                     4 |
| 8      |                   140 |
| 10     |                     8 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                   163 |
+--------+-----------------------+


