0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.sim/sim_1/behav/xsim/glbl.v,1733337227,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sim_1/new/Task2_top_sim.sv,1733662194,systemVerilog,,,,Task2_top_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/cBits_comparator.sv,1733665597,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/dFlipFlop.sv,,nBits_comparator,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/dFlipFlop.sv,1732173691,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/nBits_up_down_counter.sv,,dFlipFlop,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/nBits_up_down_counter.sv,1733337227,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/n_2x1mux.sv,,nBits_up_down_counter,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/n_2x1mux.sv,1733337227,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sim_1/new/Task2_top_sim.sv,,n_2x1mux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/new/Task2_dp.sv,1733665437,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/new/Task2_fsm.sv,,Task2_dp,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/new/Task2_fsm.sv,1733662336,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/sources_1/imports/new/cBits_comparator.sv,,Task2_fsm,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Chipxprt_Reda_Raid/DSD/assignment2/Task2/Task2.srcs/sim_1/new/Task2_dp_sim.sv,1733331013,systemVerilog,,,,Task2_dp_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Chipxprt_Reda_Raid/DSD/assignment2/Task2/Task2.srcs/sim_1/new/Task2_fsm_sim.sv,1733317938,systemVerilog,,,,Task2_fsm_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Chipxprt_Reda_Raid/DSD/assignment2/Task2/Task2.srcs/sources_1/new/Task2.sv,1733313020,systemVerilog,,,,Task2,,,,,,,,
