/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:23 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SCPU_PM_H__
#define BCHP_SCPU_PM_H__

/***************************************************************************
 *SCPU_PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_SCPU_PM_CONFIG                      0x00312980 /* PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_SCPU_PM_CLK_CTRL                    0x00312984 /* UPG Clock control register */
#define BCHP_SCPU_PM_RST_CTRL                    0x00312988 /* UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* SCPU_PM :: CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco0_MASK                 0xffff0000
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco0_SHIFT                16
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco0_DEFAULT              0x00000000

/* SCPU_PM :: CONFIG :: uart_clk_sel [15:15] */
#define BCHP_SCPU_PM_CONFIG_uart_clk_sel_MASK                      0x00008000
#define BCHP_SCPU_PM_CONFIG_uart_clk_sel_SHIFT                     15
#define BCHP_SCPU_PM_CONFIG_uart_clk_sel_DEFAULT                   0x00000000

/* SCPU_PM :: CONFIG :: uart_sw_reset [14:14] */
#define BCHP_SCPU_PM_CONFIG_uart_sw_reset_MASK                     0x00004000
#define BCHP_SCPU_PM_CONFIG_uart_sw_reset_SHIFT                    14
#define BCHP_SCPU_PM_CONFIG_uart_sw_reset_DEFAULT                  0x00000000

/* SCPU_PM :: CONFIG :: reserved_for_eco1 [13:00] */
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco1_MASK                 0x00003fff
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco1_SHIFT                0
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco1_DEFAULT              0x00000000

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* SCPU_PM :: CLK_CTRL :: reserved0 [31:18] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved0_MASK                       0xfffc0000
#define BCHP_SCPU_PM_CLK_CTRL_reserved0_SHIFT                      18

/* SCPU_PM :: CLK_CTRL :: reserved_for_eco1 [17:17] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_MASK               0x00020000
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_SHIFT              17
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* SCPU_PM :: CLK_CTRL :: timer [16:16] */
#define BCHP_SCPU_PM_CLK_CTRL_timer_MASK                           0x00010000
#define BCHP_SCPU_PM_CLK_CTRL_timer_SHIFT                          16
#define BCHP_SCPU_PM_CLK_CTRL_timer_DEFAULT                        0x00000001

/* SCPU_PM :: CLK_CTRL :: reserved_for_eco2 [15:00] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_MASK               0x0000ffff
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_SHIFT              0
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_DEFAULT            0x00000000

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* SCPU_PM :: RST_CTRL :: reserved0 [31:18] */
#define BCHP_SCPU_PM_RST_CTRL_reserved0_MASK                       0xfffc0000
#define BCHP_SCPU_PM_RST_CTRL_reserved0_SHIFT                      18

/* SCPU_PM :: RST_CTRL :: reserved_for_eco1 [17:17] */
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_MASK               0x00020000
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_SHIFT              17
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* SCPU_PM :: RST_CTRL :: timer [16:16] */
#define BCHP_SCPU_PM_RST_CTRL_timer_MASK                           0x00010000
#define BCHP_SCPU_PM_RST_CTRL_timer_SHIFT                          16
#define BCHP_SCPU_PM_RST_CTRL_timer_DEFAULT                        0x00000000

/* SCPU_PM :: RST_CTRL :: reserved_for_eco2 [15:00] */
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_MASK               0x0000ffff
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_SHIFT              0
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_DEFAULT            0x00000000

#endif /* #ifndef BCHP_SCPU_PM_H__ */

/* End of File */
