verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_axil_conv2D_0_0/drivers/axil_conv2D_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_axil_conv2D_Pipeline_loop_i_loop_j.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_BUS1_s_axi.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_21s_21_4_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D_mul_8ns_8s_16_1_1.v" \
"../../../../project_2.gen/sources_1/bd/design_1/ipshared/9aad/hdl/verilog/axil_conv2D.v" \
"../../../bd/design_1/ip/design_1_axil_conv2D_0_0/sim/design_1_axil_conv2D_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
