// Seed: 1777777185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5;
  assign id_5 = {1 === 1 == 1 - id_3, 1 == id_5, 1 == 1'b0};
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output wand  id_4
);
  wire id_6;
  assign id_4 = 1'b0;
  id_7(
      .id_0(id_2), .id_1(1)
  );
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
