#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Feb 24 18:21:28 2021
# Process ID: 3240
# Current directory: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex
# Command line: vivado tri_mode_ethernet_mac_0_ex.xpr
# Log file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tri_mode_ethernet_mac_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 6459.859 ; gain = 159.996 ; free physical = 3413 ; free virtual = 7960
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_mii_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:126]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:128]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2458] undeclared symbol glbl_rst_int, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:314]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:321]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:325]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
xvhdl --incr --relax -prj demo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/demo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 24 18:27:45 2021...
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6595.922 ; gain = 0.000 ; free physical = 3304 ; free virtual = 7940
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_behav -key {Behavioral:sim_1:Functional:demo_tb} -tclbatch {demo_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
Checking Rx Frame 0:
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6703.188 ; gain = 30.156 ; free physical = 3217 ; free virtual = 7880
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 6703.188 ; gain = 98.250 ; free physical = 3216 ; free virtual = 7880
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 6703.188 ; gain = 107.266 ; free physical = 3216 ; free virtual = 7880
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
create_ip -name xbip_multadd -vendor xilinx.com -library ip -version 3.0 -module_name Mult_Add_NC
set_property -dict [list CONFIG.Component_Name {Mult_Add_NC} CONFIG.c_a_width {25} CONFIG.c_b_width {18} CONFIG.c_out_high {47} CONFIG.c_out_low {0}] [get_ips Mult_Add_NC]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Mult_Add_NC' to 'Mult_Add_NC' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mult_Add_NC'...
generate_target all [get_files  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mult_Add_NC'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mult_Add_NC'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mult_Add_NC'...
catch { config_ip_cache -export [get_ips -all Mult_Add_NC] }
export_ip_user_files -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci]
launch_runs -jobs 2 Mult_Add_NC_synth_1
[Wed Feb 24 18:34:05 2021] Launched Mult_Add_NC_synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/Mult_Add_NC_synth_1/runme.log
export_simulation -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci] -directory /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files -ipstatic_source_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {xcelium=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium} {vcs=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
create_ip -name xbip_multadd -vendor xilinx.com -library ip -version 3.0 -module_name Mult_Add_COL
set_property -dict [list CONFIG.Component_Name {Mult_Add_COL} CONFIG.c_use_pcin {true} CONFIG.c_a_width {25} CONFIG.c_b_width {18} CONFIG.c_out_high {47} CONFIG.c_out_low {0} CONFIG.c_c_latency {0}] [get_ips Mult_Add_COL]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Mult_Add_COL' to 'Mult_Add_COL' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mult_Add_COL'...
generate_target all [get_files  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mult_Add_COL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mult_Add_COL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mult_Add_COL'...
catch { config_ip_cache -export [get_ips -all Mult_Add_COL] }
export_ip_user_files -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci]
launch_runs -jobs 2 Mult_Add_COL_synth_1
[Wed Feb 24 18:34:38 2021] Launched Mult_Add_COL_synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/Mult_Add_COL_synth_1/runme.log
export_simulation -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci] -directory /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files -ipstatic_source_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {xcelium=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium} {vcs=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv /home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sim_1/new/XOR_NN_TB.sv
update_compile_order -fileset sim_1
set_property top XOR_NN_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top XOR_NN [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'XOR_NN_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj XOR_NN_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sim_1/new/XOR_NN_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN_TB
xvhdl --incr --relax -prj XOR_NN_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/sim/Mult_Add_COL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_COL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/sim/Mult_Add_NC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_NC'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XOR_NN_TB_behav xil_defaultlib.XOR_NN_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.XOR_NN_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot XOR_NN_TB_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/XOR_NN_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 24 18:37:16 2021...
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7052.168 ; gain = 0.000 ; free physical = 3002 ; free virtual = 7787
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "XOR_NN_TB_behav -key {Behavioral:sim_1:Functional:XOR_NN_TB} -tclbatch {XOR_NN_TB.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
WARNING: Simulation object /demo_tb/gtx_clk was not found in the design.
WARNING: Simulation object /demo_tb/mmcm_clk_in was not found in the design.
WARNING: Simulation object /demo_tb/reset was not found in the design.
WARNING: Simulation object /demo_tb/demo_mode_error was not found in the design.
WARNING: Simulation object /demo_tb/mdc was not found in the design.
WARNING: Simulation object /demo_tb/mdio was not found in the design.
WARNING: Simulation object /demo_tb/mdio_count was not found in the design.
WARNING: Simulation object /demo_tb/last_mdio was not found in the design.
WARNING: Simulation object /demo_tb/mdio_read was not found in the design.
WARNING: Simulation object /demo_tb/mdio_addr was not found in the design.
WARNING: Simulation object /demo_tb/mdio_fail was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_clk100 was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_clk10 was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb/tx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb/tx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb/management_config_finished was not found in the design.
WARNING: Simulation object /demo_tb/phy_speed was not found in the design.
WARNING: Simulation object /demo_tb/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb/update_speed was not found in the design.
WARNING: Simulation object /demo_tb/mii_rxd_dut was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_dv_dut was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_er_dut was not found in the design.
WARNING: Simulation object /demo_tb/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/check_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/config_bist was not found in the design.
WARNING: Simulation object /demo_tb/frame_error was not found in the design.
WARNING: Simulation object /demo_tb/bist_mode_error was not found in the design.
WARNING: Simulation object /demo_tb/serial_response was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_frame_ready was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_data_frame was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_user_data was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_start_txn was not found in the design.
WARNING: Simulation object /demo_tb/TB_MODE was not found in the design.
WARNING: Simulation object /demo_tb/src_addr was not found in the design.
WARNING: Simulation object /demo_tb/dst_addr was not found in the design.
WARNING: Simulation object /demo_tb/address_filter_value was not found in the design.
WARNING: Simulation object /demo_tb/dly was not found in the design.
WARNING: Simulation object /demo_tb/gtx_period was not found in the design.
WARNING: Simulation object /demo_tb/USER_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/glbl_rst was not found in the design.
WARNING: Simulation object /demo_tb/dut/clk_in_p was not found in the design.
WARNING: Simulation object /demo_tb/dut/clk_in_n was not found in the design.
WARNING: Simulation object /demo_tb/dut/gtx_clk_bufg_out was not found in the design.
WARNING: Simulation object /demo_tb/dut/phy_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb/dut/mdio was not found in the design.
WARNING: Simulation object /demo_tb/dut/mdc was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_s was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_s was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_req_s was not found in the design.
WARNING: Simulation object /demo_tb/dut/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb/dut/update_speed was not found in the design.
WARNING: Simulation object /demo_tb/dut/config_board was not found in the design.
WARNING: Simulation object /demo_tb/dut/serial_response was not found in the design.
WARNING: Simulation object /demo_tb/dut/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/dut/chk_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/dut/reset_error was not found in the design.
WARNING: Simulation object /demo_tb/dut/frame_error was not found in the design.
WARNING: Simulation object /demo_tb/dut/frame_errorn was not found in the design.
WARNING: Simulation object /demo_tb/dut/activity_flash was not found in the design.
WARNING: Simulation object /demo_tb/dut/activity_flashn was not found in the design.
WARNING: Simulation object /demo_tb/dut/DATA_FRAME was not found in the design.
WARNING: Simulation object /demo_tb/dut/FRAME_READY was not found in the design.
WARNING: Simulation object /demo_tb/dut/MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/PACKET_FOR_ACCELERATOR was not found in the design.
WARNING: Simulation object /demo_tb/dut/RECIPIENT_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/RECIPIENT_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/RECIPIENT_MESSAGE was not found in the design.
WARNING: Simulation object /demo_tb/dut/START_IP_TXN was not found in the design.
WARNING: Simulation object /demo_tb/dut/READY_FOR_SEND was not found in the design.
WARNING: Simulation object /demo_tb/dut/gtx_clk_bufg was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_aclk was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_mac_aclk was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_mac_aclk was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/chk_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/gtx_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_reset was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_reset was not found in the design.
WARNING: Simulation object /demo_tb/dut/dcm_locked was not found in the design.
WARNING: Simulation object /demo_tb/dut/glbl_rst_intn was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_fifo_clock was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_fifo_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tlast was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tready was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_fifo_clock was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_fifo_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tlast was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tready was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_valid was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_valid_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_vector was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_shift was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_toggle was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_toggle_sync was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_toggle_sync_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_valid was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_valid_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_vector was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_shift was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_toggle was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_toggle_sync was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_toggle_sync_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_shift was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_req was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_val was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_awaddr was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_awvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_awready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_wdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_wvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_wready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_bresp was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_bvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_bready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_araddr was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_arvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_arready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rresp was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rready was not found in the design.
WARNING: Simulation object /demo_tb/dut/int_frame_error was not found in the design.
WARNING: Simulation object /demo_tb/dut/int_activity_flash was not found in the design.
WARNING: Simulation object /demo_tb/dut/enable_address_swap was not found in the design.
WARNING: Simulation object /demo_tb/dut/enable_phy_loopback was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_ifg_delay was not found in the design.
WARNING: Simulation object /demo_tb/dut/src_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/our_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/OUR_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/USER_DATA_BYTES was not found in the design.
WARNING: Simulation object /demo_tb/dut/OUR_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/SRC_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACLK was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ARESET was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACCELERATOR_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACCELERATOR_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/RECIPIENT_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/RECIPIENT_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/RECIPIENT_MESSAGE was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/START_IP_TXN was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/READY_FOR_SEND was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_OUT was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_READY was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_VALID was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_LAST was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_TUSER was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/nextstate was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/accelerator_ip_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/accelerator_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/recipient_ip_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/recipient_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/recipient_message was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/start_ip_txn was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_out was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_ready was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_valid was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_last was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_tuser was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state_counter was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state_counter_enable was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state_counter_reset was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/checksum was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/AXI_S_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/IP_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACCEL_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/eth_packet_type was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ip_version was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/service_type was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/packet_length was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/identification was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/flags_and_fragment was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/time_to_live was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/protocol was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ETH_HDR_SIZE_BYTES was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/IP_HDR_SIZE_BYTES was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/DATA_SIZE_BYTES was not found in the design.
source XOR_NN_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'XOR_NN_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 7093.789 ; gain = 41.645 ; free physical = 2997 ; free virtual = 7783
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/XOR_NN_TB}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'XOR_NN_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj XOR_NN_TB_vlog.prj
xvhdl --incr --relax -prj XOR_NN_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XOR_NN_TB_behav xil_defaultlib.XOR_NN_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7100.793 ; gain = 0.000 ; free physical = 2965 ; free virtual = 7751
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7100.793 ; gain = 0.000 ; free physical = 2965 ; free virtual = 7751
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 7100.793 ; gain = 0.000 ; free physical = 2963 ; free virtual = 7749
set_property top tri_mode_ethernet_mac_0_example_design [current_fileset]
update_compile_order -fileset sources_1
set_property top demo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_vlog.prj
xvhdl --incr --relax -prj demo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_behav -key {Behavioral:sim_1:Functional:demo_tb} -tclbatch {demo_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
Checking Rx Frame 0:
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 7151.816 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7749
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 7151.816 ; gain = 0.000 ; free physical = 2957 ; free virtual = 7748
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 7151.816 ; gain = 0.000 ; free physical = 2957 ; free virtual = 7748
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_mii_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:126]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:128]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_preintegration
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2458] undeclared symbol glbl_rst_int, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:314]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:321]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:325]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
xvhdl --incr --relax -prj demo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7212.848 ; gain = 0.000 ; free physical = 2985 ; free virtual = 7764
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_behav -key {Behavioral:sim_1:Functional:demo_tb} -tclbatch {demo_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
Checking Rx Frame 0:
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 7212.848 ; gain = 0.000 ; free physical = 2951 ; free virtual = 7743
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 7212.848 ; gain = 0.000 ; free physical = 2951 ; free virtual = 7743
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 7212.848 ; gain = 0.000 ; free physical = 2951 ; free virtual = 7743
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv
update_compile_order -fileset sim_1
set_property top tri_mode_ethernet_mac_0_example_design_preintegration [current_fileset]
set_property top tri_mode_ethernet_mac_0_example_design [current_fileset]
update_compile_order -fileset sim_1
set_property top demo_tb_integration [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/demo_tb_integration_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 24 18:52:03 2021...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7284.879 ; gain = 0.000 ; free physical = 2937 ; free virtual = 7737
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
WARNING: Simulation object /demo_tb/gtx_clk was not found in the design.
WARNING: Simulation object /demo_tb/mmcm_clk_in was not found in the design.
WARNING: Simulation object /demo_tb/reset was not found in the design.
WARNING: Simulation object /demo_tb/demo_mode_error was not found in the design.
WARNING: Simulation object /demo_tb/mdc was not found in the design.
WARNING: Simulation object /demo_tb/mdio was not found in the design.
WARNING: Simulation object /demo_tb/mdio_count was not found in the design.
WARNING: Simulation object /demo_tb/last_mdio was not found in the design.
WARNING: Simulation object /demo_tb/mdio_read was not found in the design.
WARNING: Simulation object /demo_tb/mdio_addr was not found in the design.
WARNING: Simulation object /demo_tb/mdio_fail was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_clk100 was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_clk10 was not found in the design.
WARNING: Simulation object /demo_tb/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb/tx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb/tx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb/management_config_finished was not found in the design.
WARNING: Simulation object /demo_tb/phy_speed was not found in the design.
WARNING: Simulation object /demo_tb/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb/update_speed was not found in the design.
WARNING: Simulation object /demo_tb/mii_rxd_dut was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_dv_dut was not found in the design.
WARNING: Simulation object /demo_tb/mii_rx_er_dut was not found in the design.
WARNING: Simulation object /demo_tb/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/check_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/config_bist was not found in the design.
WARNING: Simulation object /demo_tb/frame_error was not found in the design.
WARNING: Simulation object /demo_tb/bist_mode_error was not found in the design.
WARNING: Simulation object /demo_tb/serial_response was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_frame_ready was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_data_frame was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_rx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_user_data was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb/accelerator_tx_start_txn was not found in the design.
WARNING: Simulation object /demo_tb/TB_MODE was not found in the design.
WARNING: Simulation object /demo_tb/src_addr was not found in the design.
WARNING: Simulation object /demo_tb/dst_addr was not found in the design.
WARNING: Simulation object /demo_tb/address_filter_value was not found in the design.
WARNING: Simulation object /demo_tb/dly was not found in the design.
WARNING: Simulation object /demo_tb/gtx_period was not found in the design.
WARNING: Simulation object /demo_tb/USER_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/glbl_rst was not found in the design.
WARNING: Simulation object /demo_tb/dut/clk_in_p was not found in the design.
WARNING: Simulation object /demo_tb/dut/clk_in_n was not found in the design.
WARNING: Simulation object /demo_tb/dut/gtx_clk_bufg_out was not found in the design.
WARNING: Simulation object /demo_tb/dut/phy_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb/dut/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb/dut/mdio was not found in the design.
WARNING: Simulation object /demo_tb/dut/mdc was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_s was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_s was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_req_s was not found in the design.
WARNING: Simulation object /demo_tb/dut/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb/dut/update_speed was not found in the design.
WARNING: Simulation object /demo_tb/dut/config_board was not found in the design.
WARNING: Simulation object /demo_tb/dut/serial_response was not found in the design.
WARNING: Simulation object /demo_tb/dut/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/dut/chk_tx_data was not found in the design.
WARNING: Simulation object /demo_tb/dut/reset_error was not found in the design.
WARNING: Simulation object /demo_tb/dut/frame_error was not found in the design.
WARNING: Simulation object /demo_tb/dut/frame_errorn was not found in the design.
WARNING: Simulation object /demo_tb/dut/activity_flash was not found in the design.
WARNING: Simulation object /demo_tb/dut/activity_flashn was not found in the design.
WARNING: Simulation object /demo_tb/dut/DATA_FRAME was not found in the design.
WARNING: Simulation object /demo_tb/dut/FRAME_READY was not found in the design.
WARNING: Simulation object /demo_tb/dut/MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/PACKET_FOR_ACCELERATOR was not found in the design.
WARNING: Simulation object /demo_tb/dut/RECIPIENT_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/RECIPIENT_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/RECIPIENT_MESSAGE was not found in the design.
WARNING: Simulation object /demo_tb/dut/START_IP_TXN was not found in the design.
WARNING: Simulation object /demo_tb/dut/READY_FOR_SEND was not found in the design.
WARNING: Simulation object /demo_tb/dut/gtx_clk_bufg was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_aclk was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_mac_aclk was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_mac_aclk was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/chk_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/gtx_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_reset was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_reset was not found in the design.
WARNING: Simulation object /demo_tb/dut/dcm_locked was not found in the design.
WARNING: Simulation object /demo_tb/dut/glbl_rst_intn was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_fifo_clock was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_fifo_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tlast was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_axis_fifo_tready was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_fifo_clock was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_fifo_resetn was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tlast was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_axis_fifo_tready was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_valid was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_valid_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_statistics_vector was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_shift was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_toggle was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_toggle_sync was not found in the design.
WARNING: Simulation object /demo_tb/dut/rx_stats_toggle_sync_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_valid was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_valid_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_statistics_vector was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_shift was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_toggle was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_toggle_sync was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_stats_toggle_sync_reg was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_shift was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_req was not found in the design.
WARNING: Simulation object /demo_tb/dut/pause_val was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_awaddr was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_awvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_awready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_wdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_wvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_wready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_bresp was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_bvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_bready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_araddr was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_arvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_arready was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rdata was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rresp was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rvalid was not found in the design.
WARNING: Simulation object /demo_tb/dut/s_axi_rready was not found in the design.
WARNING: Simulation object /demo_tb/dut/int_frame_error was not found in the design.
WARNING: Simulation object /demo_tb/dut/int_activity_flash was not found in the design.
WARNING: Simulation object /demo_tb/dut/enable_address_swap was not found in the design.
WARNING: Simulation object /demo_tb/dut/enable_phy_loopback was not found in the design.
WARNING: Simulation object /demo_tb/dut/tx_ifg_delay was not found in the design.
WARNING: Simulation object /demo_tb/dut/src_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/our_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/OUR_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/USER_DATA_BYTES was not found in the design.
WARNING: Simulation object /demo_tb/dut/OUR_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/SRC_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACLK was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ARESET was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACCELERATOR_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACCELERATOR_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/RECIPIENT_IP_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/RECIPIENT_MAC_ADDRESS was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/RECIPIENT_MESSAGE was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/START_IP_TXN was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/READY_FOR_SEND was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_OUT was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_READY was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_VALID was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_LAST was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_DATA_TUSER was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/nextstate was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/accelerator_ip_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/accelerator_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/recipient_ip_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/recipient_mac_address was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/recipient_message was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/start_ip_txn was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_out was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_ready was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_valid was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_last was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/mac_data_tuser was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state_counter was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state_counter_enable was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/state_counter_reset was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/checksum was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/AXI_S_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/IP_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/MAC_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ACCEL_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/eth_packet_type was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ip_version was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/service_type was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/packet_length was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/identification was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/flags_and_fragment was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/time_to_live was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/protocol was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/ETH_HDR_SIZE_BYTES was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/IP_HDR_SIZE_BYTES was not found in the design.
WARNING: Simulation object /demo_tb/dut/ip_layer_inst/tx/DATA_SIZE_BYTES was not found in the design.
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
Checking Rx Frame 0:
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:10 . Memory (MB): peak = 7315.711 ; gain = 10.008 ; free physical = 2931 ; free virtual = 7731
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 7315.711 ; gain = 30.832 ; free physical = 2931 ; free virtual = 7731
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 7315.711 ; gain = 30.832 ; free physical = 2931 ; free virtual = 7731
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/demo_tb_integration}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
Checking Rx Frame 0:
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Ready for send went high!
Done sending frames!
Frame signalled ready!!
Frame check successful!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 7315.711 ; gain = 0.000 ; free physical = 2917 ; free virtual = 7724
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 7315.711 ; gain = 0.000 ; free physical = 2917 ; free virtual = 7724
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 7315.711 ; gain = 0.000 ; free physical = 2917 ; free virtual = 7724
save_wave_config {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7382.730 ; gain = 0.000 ; free physical = 2891 ; free virtual = 7711
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Ready for send went high!
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Ready for send went high!
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: Simulation Running Forever
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7382.730 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7701
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 7382.730 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7701
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 7382.730 ; gain = 0.000 ; free physical = 2867 ; free virtual = 7701
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_mii_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:126]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:128]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_preintegration
INFO: [VRFC 10-2458] undeclared symbol dummy_mac_address, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2458] undeclared symbol glbl_rst_int, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:314]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:321]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:325]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" Line 1. Module byte_write_register(SIZE_IN_BYTES=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2775 ; free virtual = 7602
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7601
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2767 ; free virtual = 7601
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2767 ; free virtual = 7601
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/demo_tb_integration/dut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2742 ; free virtual = 7581
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2746 ; free virtual = 7584
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 7973.020 ; gain = 0.000 ; free physical = 2746 ; free virtual = 7584
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
export_ip_user_files -of_objects  [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_mii_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:126]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:128]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_bad
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-2458] undeclared symbol dummy_mac_address, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1158]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2458] undeclared symbol glbl_rst_int, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:314]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:321]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:325]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'tri_mode_ethernet_mac_0_example_design' does not have a parameter named DUMMY_MAC_ADDRESS [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv:758]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'src_mac_address' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'RECIPIENT_MAC_ADDRESS' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1323]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2705 ; free virtual = 7534
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7557
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7557
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7557
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/demo_tb_integration/dut/nn}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'tri_mode_ethernet_mac_0_example_design' does not have a parameter named DUMMY_MAC_ADDRESS [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv:758]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'src_mac_address' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'RECIPIENT_MAC_ADDRESS' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1323]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2735 ; free virtual = 7563
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2735 ; free virtual = 7563
Vivado Simulator 2018.3
Time resolution is 1 ps
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2716 ; free virtual = 7554
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2716 ; free virtual = 7554
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 8117.805 ; gain = 0.000 ; free physical = 2716 ; free virtual = 7554
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_mii_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:126]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:128]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2458] undeclared symbol glbl_rst_int, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:314]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:321]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:325]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'RECIPIENT_MAC_ADDRESS' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:1327]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8158.816 ; gain = 0.000 ; free physical = 2732 ; free virtual = 7560
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8158.816 ; gain = 0.000 ; free physical = 2732 ; free virtual = 7560
Vivado Simulator 2018.3
Time resolution is 1 ps
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect during Destination Address ff
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address dd
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address cc
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address bb
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address aa
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect during Destination Address ff
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address dd
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address cc
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address bb
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect during Destination Address aa
** ERROR: mii_txd incorrect during Destination Address
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8158.816 ; gain = 0.000 ; free physical = 2709 ; free virtual = 7547
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 8158.816 ; gain = 0.000 ; free physical = 2709 ; free virtual = 7547
relaunch_sim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 8158.816 ; gain = 0.000 ; free physical = 2709 ; free virtual = 7547
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_mii_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:126]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:128]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2458] undeclared symbol glbl_rst_int, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:314]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:321]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:325]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:326]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8179.828 ; gain = 0.000 ; free physical = 2736 ; free virtual = 7565
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8179.828 ; gain = 0.000 ; free physical = 2736 ; free virtual = 7565
Vivado Simulator 2018.3
Time resolution is 1 ps
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 8179.828 ; gain = 0.000 ; free physical = 2718 ; free virtual = 7557
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 8179.828 ; gain = 0.000 ; free physical = 2718 ; free virtual = 7557
relaunch_sim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 8179.828 ; gain = 0.000 ; free physical = 2718 ; free virtual = 7557
save_wave_config {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8198.836 ; gain = 0.000 ; free physical = 2723 ; free virtual = 7552
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8198.836 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7542
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 8198.836 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7542
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 8198.836 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7542
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2720 ; free virtual = 7550
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35 aa
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35 aa
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7543
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7543
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7543
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/demo_tb_integration/dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2720 ; free virtual = 7551
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2720 ; free virtual = 7551
Vivado Simulator 2018.3
Time resolution is 1 ps
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35 aa
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect          35
** ERROR: mii_txd incorrect          35 aa
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2687 ; free virtual = 7533
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2687 ; free virtual = 7533
relaunch_sim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 8221.852 ; gain = 0.000 ; free physical = 2687 ; free virtual = 7533
save_wave_config {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8229.707 ; gain = 0.000 ; free physical = 2716 ; free virtual = 7548
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 8229.707 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7524
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 8229.707 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7524
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 8229.707 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7524
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8247.719 ; gain = 0.000 ; free physical = 2715 ; free virtual = 7548
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34 02
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50800nsps
** ERROR: mii_txd incorrect during FCS field at 50840nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          34 02
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245010nsps
** ERROR: mii_txd incorrect during FCS field at 245410nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 8247.719 ; gain = 0.000 ; free physical = 2682 ; free virtual = 7528
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 8247.719 ; gain = 0.000 ; free physical = 2682 ; free virtual = 7528
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 8247.719 ; gain = 0.000 ; free physical = 2682 ; free virtual = 7528
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 8255.723 ; gain = 0.000 ; free physical = 2710 ; free virtual = 7544
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8255.723 ; gain = 0.000 ; free physical = 2672 ; free virtual = 7519
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 8255.723 ; gain = 0.000 ; free physical = 2672 ; free virtual = 7519
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 8255.723 ; gain = 0.000 ; free physical = 2672 ; free virtual = 7519
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8271.730 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7512
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          35 00
** ERROR: mii_txd incorrect during FCS field at 50760nsps
** ERROR: mii_txd incorrect during FCS field at 50880nsps
** ERROR: mii_txd incorrect during FCS field at 50920nsps
** ERROR: mii_txd incorrect during FCS field at 50960nsps
** ERROR: mii_txd incorrect during FCS field at 51000nsps
** ERROR: mii_txd incorrect during FCS field at 51040nsps
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
** ERROR: mii_txd incorrect          35 00
** ERROR: mii_txd incorrect during FCS field at 244610nsps
** ERROR: mii_txd incorrect during FCS field at 245810nsps
** ERROR: mii_txd incorrect during FCS field at 246210nsps
** ERROR: mii_txd incorrect during FCS field at 246610nsps
** ERROR: mii_txd incorrect during FCS field at 247010nsps
** ERROR: mii_txd incorrect during FCS field at 247410nsps
Simulation Stopped
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 8271.730 ; gain = 0.000 ; free physical = 2651 ; free virtual = 7498
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 8271.730 ; gain = 0.000 ; free physical = 2651 ; free virtual = 7498
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 8271.730 ; gain = 0.000 ; free physical = 2651 ; free virtual = 7498
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.byte_write_register(SIZE_IN_BYTE...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8279.734 ; gain = 0.000 ; free physical = 2669 ; free virtual = 7503
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8279.734 ; gain = 0.000 ; free physical = 2640 ; free virtual = 7488
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 8279.734 ; gain = 0.000 ; free physical = 2640 ; free virtual = 7488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 8279.734 ; gain = 0.000 ; free physical = 2640 ; free virtual = 7488
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' is already up-to-date
[Wed Feb 24 20:06:33 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.dcp' for cell 'nn/N1/M0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.dcp' for cell 'nn/N1/M1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:94]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:94]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8801.578 ; gain = 477.520 ; free physical = 2571 ; free virtual = 6937
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8802.578 ; gain = 0.000 ; free physical = 2575 ; free virtual = 6942
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 8877.375 ; gain = 561.387 ; free physical = 2477 ; free virtual = 6847
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8877.375 ; gain = 0.000 ; free physical = 2445 ; free virtual = 6817
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8877.375 ; gain = 0.000 ; free physical = 2441 ; free virtual = 6812
[Wed Feb 24 20:10:44 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8877.375 ; gain = 0.000 ; free physical = 2344 ; free virtual = 6775
Restored from archive | CPU: 0.650000 secs | Memory: 32.367073 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8877.375 ; gain = 0.000 ; free physical = 2344 ; free virtual = 6775
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8877.375 ; gain = 0.000 ; free physical = 2346 ; free virtual = 6777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.dcp' for cell 'nn/N1/M0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.dcp' for cell 'nn/N1/M1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:94]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:94]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9077.445 ; gain = 0.000 ; free physical = 2086 ; free virtual = 6518
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9132.242 ; gain = 109.832 ; free physical = 2095 ; free virtual = 6527
INFO: [Common 17-344] 'open_run' was cancelled
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' is already up-to-date
[Wed Feb 24 20:44:58 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
