
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103014                       # Number of seconds simulated
sim_ticks                                103014374790                       # Number of ticks simulated
final_tick                               630008272068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122242                       # Simulator instruction rate (inst/s)
host_op_rate                                   154022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5716847                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887256                       # Number of bytes of host memory used
host_seconds                                 18019.44                       # Real time elapsed on the host
sim_insts                                  2202732931                       # Number of instructions simulated
sim_ops                                    2775389147                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6769152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3105920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9878656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1544704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1544704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        52884                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 77177                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12068                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12068                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65710752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18638                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30150355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                95895898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18638                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14995033                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14995033                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14995033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65710752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30150355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110890932                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               247036871                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21930756                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17768993                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011660                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8986340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8279839                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464129                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91235                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185477712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121885380                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21930756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10743968                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26700333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6151612                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4588962                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11607218                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220863217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.049956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194162884     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2482452      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958444      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592291      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995435      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1552518      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185770      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741800      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13191623      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220863217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.088775                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493389                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183393124                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6733731                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26593459                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        88430                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4054467                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779069                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42418                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149463655                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78613                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4054467                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183899637                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1879585                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3389263                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26143565                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1496694                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149332669                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        36690                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277323                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       538146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       239061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210109244                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696818309                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696818309                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39413726                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35966                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19420                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4753392                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14511604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7204222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134735                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1598450                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148265620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35946                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139326706                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142752                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24652500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51255508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2878                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220863217                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160782656     72.80%     72.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25760162     11.66%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12491006      5.66%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8332509      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7720302      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591212      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676951      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379321      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129098      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220863217                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400312     59.36%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136183     20.19%     79.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137899     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117025984     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113078      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13023006      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7148104      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139326706                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563992                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             674394                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004840                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500333773                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    172954540                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135755885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140001100                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352140                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3277667                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178496                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4054467                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1128194                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97791                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148301566                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14511604                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7204222                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19412                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233132                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136791199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574355                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2535505                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19721226                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19397553                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7146871                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553728                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135756610                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135755885                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80409189                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221908070                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.549537                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362354                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25493421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2013338                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216808750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371017                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165235869     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24271359     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601343      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019060      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358324      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712101      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323188      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954819      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332687      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216808750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332687                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362778867                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300660150                       # The number of ROB writes
system.switch_cpus0.timesIdled                3013090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26173654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.470369                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.470369                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404798                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404798                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616169613                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189096116                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138047042                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               247036871                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21702377                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17811855                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2020953                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8876063                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8524851                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2159501                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95014                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194204152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119131528                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21702377                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10684352                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25680024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5628743                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7757432                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11745823                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2012349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231231864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.631650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.991685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205551840     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931842      0.84%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3471014      1.50%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2043766      0.88%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1676480      0.73%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1469631      0.64%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          824193      0.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2051594      0.89%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12211504      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231231864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087851                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.482242                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192584161                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9389552                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25605675                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62428                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3590042                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3564293                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145996009                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3590042                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192887472                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         709702                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7785731                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25347972                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       910940                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145944681                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96673                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    205647266                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677345160                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677345160                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174476824                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31170403                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34717                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17383                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2615634                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13514286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7307234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70897                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1664051                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144812836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137989553                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        61624                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17306708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35853320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    231231864                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.284796                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173774618     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22859216      9.89%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11965847      5.17%     90.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8447350      3.65%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8428199      3.64%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3005357      1.30%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2311834      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       269536      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       169907      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231231864                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50726     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163641     44.44%     58.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153828     41.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116422704     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1895630      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17334      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12365106      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7288779      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137989553                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558579                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             368195                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002668                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    507640789                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162154501                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135642939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138357748                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280634                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2176583                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97211                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3590042                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         508742                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54795                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144847553                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        83865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13514286                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7307234                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17383                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1161955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1058438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220393                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136426733                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12274123                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1562820                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19562898                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19326399                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7288775                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.552253                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135642997                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135642939                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79374827                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216160296                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549080                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367204                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101446104                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125047294                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19800448                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038122                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227641822                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.549316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.400532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176591150     77.57%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24899929     10.94%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9550909      4.20%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5035100      2.21%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4267207      1.87%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2031828      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       955923      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1501467      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2808309      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227641822                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101446104                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125047294                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18547703                       # Number of memory references committed
system.switch_cpus1.commit.loads             11337692                       # Number of loads committed
system.switch_cpus1.commit.membars              17334                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18142974                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112574979                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2586435                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2808309                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369681255                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293285578                       # The number of ROB writes
system.switch_cpus1.timesIdled                2859863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15805007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101446104                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125047294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101446104                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.435154                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.435154                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.410652                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.410652                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       613459851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189485026                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135254760                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34668                       # number of misc regfile writes
system.l2.replacements                          78365                       # number of replacements
system.l2.tagsinuse                              1024                       # Cycle average of tags in use
system.l2.total_refs                            43988                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79389                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.554082                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            13.645524                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.116902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    625.487061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.160857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    373.033890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              6.855812                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              4.699954                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.610827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.364291                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.006695                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.004590                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        20414                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         9100                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   29514                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14687                       # number of Writeback hits
system.l2.Writeback_hits::total                 14687                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        20414                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         9100                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29514                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        20414                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         9100                       # number of overall hits
system.l2.overall_hits::total                   29514                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        52884                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        24266                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 77178                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        52884                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        24266                       # number of demand (read+write) misses
system.l2.demand_misses::total                  77178                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        52884                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        24266                       # number of overall misses
system.l2.overall_misses::total                 77178                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1994498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   8762015558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2291034                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4035184490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12801485580                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1994498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   8762015558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2291034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4035184490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12801485580                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1994498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   8762015558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2291034                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4035184490                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12801485580                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106692                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14687                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14687                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73298                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106692                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73298                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106692                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.721493                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.727267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.723372                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.721493                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.727267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.723372                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.721493                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.727267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.723372                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153422.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165683.676689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152735.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166289.643534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165869.620617                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153422.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165683.676689                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152735.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166289.643534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165869.620617                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153422.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165683.676689                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152735.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166289.643534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165869.620617                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12068                       # number of writebacks
system.l2.writebacks::total                     12068                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        52884                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        24266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            77178                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        52884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        24266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             77178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        52884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        24266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77178                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1237178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   5680185973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1414560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2621168623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8304006334                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1237178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5680185973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1414560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2621168623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8304006334                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1237178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5680185973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1414560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2621168623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8304006334                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.721493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.727267                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.723372                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.721493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.727267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.723372                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.721493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.727267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.723372                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95167.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107408.402787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        94304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108018.158040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107595.510819                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95167.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107408.402787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        94304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108018.158040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107595.510819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95167.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107408.402787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        94304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108018.158040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107595.510819                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996672                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011614827                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060315.329939                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996672                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11607203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11607203                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11607203                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11607203                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11607203                       # number of overall hits
system.cpu0.icache.overall_hits::total       11607203                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2493894                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2493894                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2493894                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2493894                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2493894                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2493894                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11607218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11607218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11607218                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11607218                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11607218                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11607218                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166259.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166259.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166259.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166259.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166259.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166259.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2102398                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2102398                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2102398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2102398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2102398                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2102398                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161722.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161722.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161722.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161722.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161722.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161722.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73298                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480472                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73554                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.118444                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.001928                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.998072                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902351                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097649                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416709                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19170                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16409367                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16409367                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16409367                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16409367                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180369                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180369                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180369                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180369                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180369                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180369                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27367273763                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27367273763                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27367273763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27367273763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27367273763                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27367273763                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16589736                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16589736                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16589736                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16589736                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018794                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010872                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010872                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010872                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010872                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 151729.364597                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 151729.364597                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 151729.364597                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 151729.364597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 151729.364597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 151729.364597                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7466                       # number of writebacks
system.cpu0.dcache.writebacks::total             7466                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107071                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107071                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107071                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107071                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73298                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73298                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73298                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10547651977                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10547651977                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10547651977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10547651977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10547651977                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10547651977                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143900.951963                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 143900.951963                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 143900.951963                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 143900.951963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 143900.951963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 143900.951963                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996952                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013040281                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197484.340564                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996952                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11745806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11745806                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11745806                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11745806                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11745806                       # number of overall hits
system.cpu1.icache.overall_hits::total       11745806                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2809064                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2809064                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2809064                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2809064                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2809064                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2809064                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11745823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11745823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11745823                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11745823                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11745823                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11745823                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165239.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165239.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165239.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165239.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165239.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165239.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2416889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2416889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2416889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2416889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2416889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2416889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161125.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161125.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161125.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161125.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161125.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161125.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33365                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162801733                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33621                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4842.263258                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.237138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.762862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9147799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9147799                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7175343                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7175343                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17368                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17334                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16323142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16323142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16323142                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16323142                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85710                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85710                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85710                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85710                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85710                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85710                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13094591695                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13094591695                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13094591695                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13094591695                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13094591695                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13094591695                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9233509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9233509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7175343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7175343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16408852                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16408852                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16408852                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16408852                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009282                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005223                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005223                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005223                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005223                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 152777.875335                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 152777.875335                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 152777.875335                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 152777.875335                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 152777.875335                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 152777.875335                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7221                       # number of writebacks
system.cpu1.dcache.writebacks::total             7221                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52344                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52344                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52344                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33366                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33366                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33366                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33366                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4839327807                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4839327807                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4839327807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4839327807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4839327807                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4839327807                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145037.697267                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145037.697267                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 145037.697267                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 145037.697267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 145037.697267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 145037.697267                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
