// Seed: 278342261
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    output wand  id_2
);
  reg id_4;
  assign module_1.type_15 = 0;
  initial begin : LABEL_0
    if (1) id_4 <= 1;
    else
      #1 begin : LABEL_0
        if (1) $display;
      end
  end
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4
  );
  wire id_11;
endmodule
