<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>creat_mec_matrix</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2224</Best-caseLatency>
            <Average-caseLatency>2224</Average-caseLatency>
            <Worst-caseLatency>2224</Worst-caseLatency>
            <Best-caseRealTimeLatency>22.240 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>22.240 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>22.240 us</Worst-caseRealTimeLatency>
            <Interval-min>2225</Interval-min>
            <Interval-max>2225</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <XCL_WG_DIM_Z_XCL_WG_DIM_Y>
                <TripCount>12</TripCount>
                <Latency>2221</Latency>
                <AbsoluteTimeLatency>22210</AbsoluteTimeLatency>
                <PipelineII>181</PipelineII>
                <PipelineDepth>231</PipelineDepth>
            </XCL_WG_DIM_Z_XCL_WG_DIM_Y>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>79</DSP>
            <FF>101490</FF>
            <LUT>81510</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>creat_mec_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>creat_mec_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>creat_mec_matrix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>creat_mec_matrix</ModuleName>
            <BindInstances>mul_ln3_fu_754_p0 empty_28_fu_730_p2 global_id_base_y_fu_736_p2 mul_32s_6ns_32_1_1_U1 global_id_base_x_fu_748_p2 mul_32s_32s_32_1_1_U2 mul_ln3_1_fu_779_p0 mul_32s_32s_32_1_1_U3 add_ln3_1_fu_785_p2 mul_32s_32s_32_1_1_U4 add_ln12_fu_795_p2 add_ln12_1_fu_800_p2 add_ln12_2_fu_805_p2 add_ln12_3_fu_810_p2 add_ln12_4_fu_815_p2 add_ln12_5_fu_820_p2 add_ln12_6_fu_825_p2 add_ln12_7_fu_830_p2 add_ln12_8_fu_835_p2 add_ln12_9_fu_840_p2 add_ln12_10_fu_845_p2 add_ln12_11_fu_850_p2 add_ln12_12_fu_855_p2 add_ln12_13_fu_860_p2 add_ln12_14_fu_865_p2 add_ln12_15_fu_870_p2 add_ln12_16_fu_875_p2 add_ln12_17_fu_880_p2 add_ln12_18_fu_885_p2 add_ln12_19_fu_890_p2 add_ln16_fu_904_p2 add_ln16_2_fu_930_p2 mul_2ns_32s_32_1_1_U9 mul5_mid2_fu_957_p0 mul_32s_32s_32_1_1_U5 mul_3ns_32s_32_1_1_U11 tmp_fu_1020_p2 empty_33_fu_1025_p2 empty_34_fu_1042_p2 mul6_fu_995_p0 mul_32s_32s_32_1_1_U7 tmp1_0_fu_1200_p0 mul_32s_32s_32_1_1_U44 add_ln15_fu_1209_p2 add_ln15_1_fu_1213_p2 add_ln15_2_fu_1231_p2 tmp1_1_fu_1265_p0 mul_32s_32s_32_1_1_U47 add_ln15_3_fu_1274_p2 add_ln15_4_fu_1278_p2 add_ln15_5_fu_1371_p2 tmp1_2_fu_1293_p0 mul_32s_32s_32_1_1_U50 add_ln15_6_fu_1302_p2 add_ln15_7_fu_1306_p2 add_ln15_8_fu_1497_p2 tmp1_3_fu_1321_p0 mul_32s_32s_32_1_1_U53 add_ln15_9_fu_1330_p2 add_ln15_10_fu_1334_p2 add_ln15_11_fu_1623_p2 tmp1_4_fu_1345_p0 mul_32s_32s_32_1_1_U55 add_ln15_12_fu_1350_p2 add_ln15_13_fu_1354_p2 add_ln15_14_fu_1749_p2 tmp1_5_fu_1401_p0 mul_32s_32s_32_1_1_U56 add_ln15_15_fu_1406_p2 add_ln15_16_fu_1410_p2 add_ln15_17_fu_1862_p2 tmp1_6_fu_1421_p0 mul_32s_32s_32_1_1_U57 add_ln15_18_fu_1426_p2 add_ln15_19_fu_1430_p2 add_ln15_20_fu_1898_p2 tmp1_7_fu_1441_p0 mul_32s_32s_32_1_1_U58 add_ln15_21_fu_1446_p2 add_ln15_22_fu_1450_p2 add_ln15_23_fu_1934_p2 tmp1_8_fu_1461_p0 mul_32s_32s_32_1_1_U59 add_ln15_24_fu_1466_p2 add_ln15_25_fu_1470_p2 add_ln15_26_fu_1970_p2 tmp1_9_fu_1481_p0 mul_32s_32s_32_1_1_U60 add_ln15_27_fu_1522_p2 add_ln15_28_fu_1526_p2 add_ln15_29_fu_2006_p2 tmp1_10_fu_1537_p0 mul_32s_32s_32_1_1_U61 add_ln15_30_fu_1542_p2 add_ln15_31_fu_1546_p2 add_ln15_32_fu_2042_p2 tmp1_11_fu_1557_p0 mul_32s_32s_32_1_1_U62 add_ln15_33_fu_1562_p2 add_ln15_34_fu_1566_p2 add_ln15_35_fu_2078_p2 tmp1_12_fu_1577_p0 mul_32s_32s_32_1_1_U63 add_ln15_36_fu_1582_p2 add_ln15_37_fu_1586_p2 add_ln15_38_fu_2114_p2 tmp1_13_fu_1597_p0 mul_32s_32s_32_1_1_U64 add_ln15_39_fu_1602_p2 add_ln15_40_fu_1606_p2 add_ln15_41_fu_2150_p2 tmp1_14_fu_1653_p0 mul_32s_32s_32_1_1_U65 add_ln15_42_fu_1658_p2 add_ln15_43_fu_1662_p2 add_ln15_44_fu_2186_p2 tmp1_15_fu_1673_p0 mul_32s_32s_32_1_1_U66 add_ln15_45_fu_1678_p2 add_ln15_46_fu_1682_p2 add_ln15_47_fu_2222_p2 tmp1_16_fu_1693_p0 mul_32s_32s_32_1_1_U67 add_ln15_48_fu_1698_p2 add_ln15_49_fu_1702_p2 add_ln15_50_fu_2258_p2 tmp1_17_fu_1713_p0 mul_32s_32s_32_1_1_U68 add_ln15_51_fu_1718_p2 add_ln15_52_fu_1722_p2 add_ln15_53_fu_2294_p2 tmp1_18_fu_1733_p0 mul_32s_32s_32_1_1_U69 add_ln15_54_fu_1774_p2 add_ln15_55_fu_1778_p2 add_ln15_56_fu_2330_p2 tmp1_19_fu_1789_p0 mul_32s_32s_32_1_1_U70 add_ln15_57_fu_1794_p2 add_ln15_58_fu_1798_p2 add_ln15_59_fu_1816_p2 tmp1_20_fu_1846_p0 mul_32s_32s_32_1_1_U71 add_ln15_60_fu_2355_p2 add_ln15_61_fu_2359_p2 add_ln15_62_fu_2377_p2 add_ln16_1_fu_966_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>creat_mec_matrix</Name>
            <Loops>
                <XCL_WG_DIM_Z_XCL_WG_DIM_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2224</Best-caseLatency>
                    <Average-caseLatency>2224</Average-caseLatency>
                    <Worst-caseLatency>2224</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>22.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <XCL_WG_DIM_Z_XCL_WG_DIM_Y>
                        <Name>XCL_WG_DIM_Z_XCL_WG_DIM_Y</Name>
                        <TripCount>12</TripCount>
                        <Latency>2221</Latency>
                        <AbsoluteTimeLatency>22.210 us</AbsoluteTimeLatency>
                        <PipelineII>181</PipelineII>
                        <PipelineDepth>231</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </XCL_WG_DIM_Z_XCL_WG_DIM_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>79</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>101490</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>81510</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>35</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln3_fu_754_p0" SOURCE="" URAM="0" VARIABLE="global_id_base_z"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_730_p2" SOURCE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="global_id_base_y_fu_736_p2" SOURCE="" URAM="0" VARIABLE="global_id_base_y"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U1" SOURCE="" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="global_id_base_x_fu_748_p2" SOURCE="" URAM="0" VARIABLE="global_id_base_x"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:3" URAM="0" VARIABLE="mul_ln3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln3_1_fu_779_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:3" URAM="0" VARIABLE="add_ln3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:3" URAM="0" VARIABLE="mul_ln3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3_1_fu_785_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:3" URAM="0" VARIABLE="add_ln3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:3" URAM="0" VARIABLE="mul_ln3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_795_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_800_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_805_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_3_fu_810_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_4_fu_815_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_5_fu_820_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_6_fu_825_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_7_fu_830_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_8_fu_835_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_9_fu_840_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_10_fu_845_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_11_fu_850_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_12_fu_855_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_13_fu_860_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_14_fu_865_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_15_fu_870_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_16_fu_875_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_17_fu_880_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_18_fu_885_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_19_fu_890_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:12" URAM="0" VARIABLE="add_ln12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_904_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_930_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_32s_32_1_1_U9" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="p_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="mul5_mid2_fu_957_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="mul5_mid2_v"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="mul5_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_32_1_1_U11" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1020_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_1025_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_1042_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="mul6_fu_995_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="ty"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_0_fu_1200_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U44" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_1209_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_1213_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_1231_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_1_fu_1265_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U47" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_1274_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_4_fu_1278_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_5_fu_1371_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_2_fu_1293_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U50" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_6_fu_1302_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_7_fu_1306_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_8_fu_1497_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_3_fu_1321_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U53" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_9_fu_1330_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_10_fu_1334_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_11_fu_1623_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_4_fu_1345_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U55" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_12_fu_1350_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_13_fu_1354_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_14_fu_1749_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_5_fu_1401_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U56" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_15_fu_1406_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_16_fu_1410_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_17_fu_1862_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_6_fu_1421_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U57" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_18_fu_1426_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_19_fu_1430_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_20_fu_1898_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_7_fu_1441_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U58" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_21_fu_1446_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_22_fu_1450_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_23_fu_1934_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_8_fu_1461_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U59" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_24_fu_1466_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_25_fu_1470_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_26_fu_1970_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_9_fu_1481_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U60" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_27_fu_1522_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_28_fu_1526_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_29_fu_2006_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_10_fu_1537_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U61" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_30_fu_1542_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_31_fu_1546_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_32_fu_2042_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_11_fu_1557_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U62" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_33_fu_1562_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_34_fu_1566_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_35_fu_2078_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_12_fu_1577_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U63" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_36_fu_1582_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_37_fu_1586_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_38_fu_2114_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_13_fu_1597_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U64" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_39_fu_1602_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_40_fu_1606_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_41_fu_2150_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_14_fu_1653_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U65" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_42_fu_1658_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_43_fu_1662_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_44_fu_2186_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_15_fu_1673_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U66" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_45_fu_1678_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_46_fu_1682_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_47_fu_2222_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_16_fu_1693_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U67" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_48_fu_1698_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_49_fu_1702_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_50_fu_2258_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_17_fu_1713_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U68" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_51_fu_1718_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_52_fu_1722_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_53_fu_2294_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_18_fu_1733_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U69" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_54_fu_1774_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_55_fu_1778_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_56_fu_2330_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_19_fu_1789_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U70" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_57_fu_1794_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_58_fu_1798_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_59_fu_1816_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_20_fu_1846_p0" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U71" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="tmp1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_60_fu_2355_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_61_fu_2359_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_62_fu_2377_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:15" URAM="0" VARIABLE="add_ln15_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XCL_WG_DIM_Z_XCL_WG_DIM_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_966_p2" SOURCE="creat_mec_matrix/creat_mec_matrix.cl:16" URAM="0" VARIABLE="add_ln16_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="sysgen" output="C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/creat_mec_matrix.zip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wa" index="1" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="wa" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ha" index="2" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wb" index="4" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="wb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hb" index="5" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="hb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s" index="6" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="s" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k" index="7" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="k" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="group_id_x" access="W" description="Data signal of group_id_x" range="32">
                    <fields>
                        <field offset="0" width="32" name="group_id_x" access="W" description="Bit 31 to 0 of group_id_x"/>
                    </fields>
                </register>
                <register offset="0x18" name="group_id_y" access="W" description="Data signal of group_id_y" range="32">
                    <fields>
                        <field offset="0" width="32" name="group_id_y" access="W" description="Bit 31 to 0 of group_id_y"/>
                    </fields>
                </register>
                <register offset="0x20" name="group_id_z" access="W" description="Data signal of group_id_z" range="32">
                    <fields>
                        <field offset="0" width="32" name="group_id_z" access="W" description="Bit 31 to 0 of group_id_z"/>
                    </fields>
                </register>
                <register offset="0x28" name="global_offset_x" access="W" description="Data signal of global_offset_x" range="32">
                    <fields>
                        <field offset="0" width="32" name="global_offset_x" access="W" description="Bit 31 to 0 of global_offset_x"/>
                    </fields>
                </register>
                <register offset="0x30" name="global_offset_y" access="W" description="Data signal of global_offset_y" range="32">
                    <fields>
                        <field offset="0" width="32" name="global_offset_y" access="W" description="Bit 31 to 0 of global_offset_y"/>
                    </fields>
                </register>
                <register offset="0x38" name="global_offset_z" access="W" description="Data signal of global_offset_z" range="32">
                    <fields>
                        <field offset="0" width="32" name="global_offset_z" access="W" description="Bit 31 to 0 of global_offset_z"/>
                    </fields>
                </register>
                <register offset="0x40" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x44" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x4c" name="wa" access="W" description="Data signal of wa" range="32">
                    <fields>
                        <field offset="0" width="32" name="wa" access="W" description="Bit 31 to 0 of wa"/>
                    </fields>
                </register>
                <register offset="0x54" name="ha" access="W" description="Data signal of ha" range="32">
                    <fields>
                        <field offset="0" width="32" name="ha" access="W" description="Bit 31 to 0 of ha"/>
                    </fields>
                </register>
                <register offset="0x5c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x60" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x68" name="wb" access="W" description="Data signal of wb" range="32">
                    <fields>
                        <field offset="0" width="32" name="wb" access="W" description="Bit 31 to 0 of wb"/>
                    </fields>
                </register>
                <register offset="0x70" name="hb" access="W" description="Data signal of hb" range="32">
                    <fields>
                        <field offset="0" width="32" name="hb" access="W" description="Bit 31 to 0 of hb"/>
                    </fields>
                </register>
                <register offset="0x78" name="s" access="W" description="Data signal of s" range="32">
                    <fields>
                        <field offset="0" width="32" name="s" access="W" description="Bit 31 to 0 of s"/>
                    </fields>
                </register>
                <register offset="0x80" name="k" access="W" description="Data signal of k" range="32">
                    <fields>
                        <field offset="0" width="32" name="k" access="W" description="Bit 31 to 0 of k"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="wa"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="ha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="wb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="hb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="s"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="k"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="B"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="4">Interface, Data Width (SW-&gt;HW), Address Width, Register</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 64, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">inout, int*</column>
                    <column name="wa">in, unsigned int const </column>
                    <column name="ha">in, unsigned int const </column>
                    <column name="B">inout, int*</column>
                    <column name="wb">in, unsigned int const </column>
                    <column name="hb">in, unsigned int const </column>
                    <column name="s">in, unsigned int const </column>
                    <column name="k">in, unsigned int const </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem, interface, , </column>
                    <column name="A">s_axi_control A_1, register, offset, offset=0x40 range=32</column>
                    <column name="A">s_axi_control A_2, register, offset, offset=0x44 range=32</column>
                    <column name="wa">s_axi_control wa, register, , offset=0x4c range=32</column>
                    <column name="ha">s_axi_control ha, register, , offset=0x54 range=32</column>
                    <column name="B">m_axi_gmem, interface, , </column>
                    <column name="B">s_axi_control B_1, register, offset, offset=0x5c range=32</column>
                    <column name="B">s_axi_control B_2, register, offset, offset=0x60 range=32</column>
                    <column name="wb">s_axi_control wb, register, , offset=0x68 range=32</column>
                    <column name="hb">s_axi_control hb, register, , offset=0x70 range=32</column>
                    <column name="s">s_axi_control s, register, , offset=0x78 range=32</column>
                    <column name="k">s_axi_control k, register, , offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">XCL_WG_DIM_X, Multiple burst writes of length 21 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., creat_mec_matrix/creat_mec_matrix.cl:3:32</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

