-- -------------------------------------------------------------
-- 
-- File Name: F:\MyGit_Folder\DRMTS_FunknerSchwarz\behav\VHDL\dsm_l2_sim_deci_cic_HDLgeneration\cSection.vhd
-- Created: 2026-01-30 10:42:36
-- 
-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: cSection
-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/cSection
-- Hierarchy Level: 2
-- Model version: 17.88
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY cSection IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dsOut_re                          :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23
        dsOut_im                          :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23
        ds_vout                           :   IN    std_logic;
        internalReset                     :   IN    std_logic;
        combOut_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_E5
        combOut_im                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_E5
        c_vout                            :   OUT   std_logic
        );
END cSection;


ARCHITECTURE rtl OF cSection IS

  -- Signals
  SIGNAL cBuff_vout1                      : std_logic;
  SIGNAL cBuff_vout2                      : std_logic;
  SIGNAL cBuff_vout3                      : std_logic;
  SIGNAL invalidOut_re_1                  : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL dsOut_re_signed                  : signed(22 DOWNTO 0);  -- sfix23
  SIGNAL cIn_re1                          : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL cDelay_re1                       : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL subtractor_sub_cast              : signed(20 DOWNTO 0);  -- sfix21_E3
  SIGNAL subtractor_sub_cast_1            : signed(20 DOWNTO 0);  -- sfix21_E3
  SIGNAL subOut_re1                       : signed(20 DOWNTO 0);  -- sfix21_E3
  SIGNAL cOut_re1                         : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL cBuff_re1                        : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL cIn_re2                          : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL cDelay_re2                       : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL subtractor_sub_cast_2            : signed(19 DOWNTO 0);  -- sfix20_E4
  SIGNAL subtractor_sub_cast_3            : signed(19 DOWNTO 0);  -- sfix20_E4
  SIGNAL subOut_re2                       : signed(19 DOWNTO 0);  -- sfix20_E4
  SIGNAL cOut_re2                         : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL cBuff_re2                        : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL cIn_re3                          : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL cDelay_re3                       : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL subtractor_sub_cast_4            : signed(18 DOWNTO 0);  -- sfix19_E5
  SIGNAL subtractor_sub_cast_5            : signed(18 DOWNTO 0);  -- sfix19_E5
  SIGNAL subOut_re3                       : signed(18 DOWNTO 0);  -- sfix19_E5
  SIGNAL cOut_re3                         : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL cBuff_re3                        : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL combOutreg_re                    : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL combOut_re_tmp                   : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL invalidOut_im_1                  : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL dsOut_im_signed                  : signed(22 DOWNTO 0);  -- sfix23
  SIGNAL cIn_im1                          : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL cDelay_im1                       : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL subtractor_sub_cast_6            : signed(20 DOWNTO 0);  -- sfix21_E3
  SIGNAL subtractor_sub_cast_7            : signed(20 DOWNTO 0);  -- sfix21_E3
  SIGNAL subOut_im1                       : signed(20 DOWNTO 0);  -- sfix21_E3
  SIGNAL cOut_im1                         : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL cBuff_im1                        : signed(19 DOWNTO 0);  -- sfix20_E3
  SIGNAL cIn_im2                          : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL cDelay_im2                       : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL subtractor_sub_cast_8            : signed(19 DOWNTO 0);  -- sfix20_E4
  SIGNAL subtractor_sub_cast_9            : signed(19 DOWNTO 0);  -- sfix20_E4
  SIGNAL subOut_im2                       : signed(19 DOWNTO 0);  -- sfix20_E4
  SIGNAL cOut_im2                         : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL cBuff_im2                        : signed(18 DOWNTO 0);  -- sfix19_E4
  SIGNAL cIn_im3                          : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL cDelay_im3                       : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL subtractor_sub_cast_10           : signed(18 DOWNTO 0);  -- sfix19_E5
  SIGNAL subtractor_sub_cast_11           : signed(18 DOWNTO 0);  -- sfix19_E5
  SIGNAL subOut_im3                       : signed(18 DOWNTO 0);  -- sfix19_E5
  SIGNAL cOut_im3                         : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL cBuff_im3                        : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL combOutreg_im                    : signed(17 DOWNTO 0);  -- sfix18_E5
  SIGNAL combOut_im_tmp                   : signed(17 DOWNTO 0);  -- sfix18_E5

BEGIN
  intdelay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_vout1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_vout1 <= '0';
        ELSE 
          cBuff_vout1 <= ds_vout;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_process;


  intdelay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_vout2 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_vout2 <= '0';
        ELSE 
          cBuff_vout2 <= cBuff_vout1;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  intdelay_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_vout3 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_vout3 <= '0';
        ELSE 
          cBuff_vout3 <= cBuff_vout2;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  invalidOut_re_1 <= to_signed(16#00000#, 18);

  dsOut_re_signed <= signed(dsOut_re);

  cIn_re1 <= dsOut_re_signed(22 DOWNTO 3);

  intdelay_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cDelay_re1 <= to_signed(16#00000#, 20);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cDelay_re1 <= to_signed(16#00000#, 20);
        ELSIF ds_vout = '1' THEN
          cDelay_re1 <= cIn_re1;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;


  subtractor_sub_cast <= resize(cIn_re1, 21);
  subtractor_sub_cast_1 <= resize(cDelay_re1, 21);
  subOut_re1 <= subtractor_sub_cast - subtractor_sub_cast_1;

  cOut_re1 <= subOut_re1(19 DOWNTO 0);

  intdelay_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_re1 <= to_signed(16#00000#, 20);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_re1 <= to_signed(16#00000#, 20);
        ELSE 
          cBuff_re1 <= cOut_re1;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_4_process;


  cIn_re2 <= cBuff_re1(19 DOWNTO 1);

  intdelay_5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cDelay_re2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cDelay_re2 <= to_signed(16#00000#, 19);
        ELSIF cBuff_vout1 = '1' THEN
          cDelay_re2 <= cIn_re2;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_5_process;


  subtractor_sub_cast_2 <= resize(cIn_re2, 20);
  subtractor_sub_cast_3 <= resize(cDelay_re2, 20);
  subOut_re2 <= subtractor_sub_cast_2 - subtractor_sub_cast_3;

  cOut_re2 <= subOut_re2(18 DOWNTO 0);

  intdelay_6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_re2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_re2 <= to_signed(16#00000#, 19);
        ELSE 
          cBuff_re2 <= cOut_re2;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_6_process;


  cIn_re3 <= cBuff_re2(18 DOWNTO 1);

  intdelay_7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cDelay_re3 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cDelay_re3 <= to_signed(16#00000#, 18);
        ELSIF cBuff_vout2 = '1' THEN
          cDelay_re3 <= cIn_re3;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_7_process;


  subtractor_sub_cast_4 <= resize(cIn_re3, 19);
  subtractor_sub_cast_5 <= resize(cDelay_re3, 19);
  subOut_re3 <= subtractor_sub_cast_4 - subtractor_sub_cast_5;

  cOut_re3 <= subOut_re3(17 DOWNTO 0);

  intdelay_8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_re3 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_re3 <= to_signed(16#00000#, 18);
        ELSE 
          cBuff_re3 <= cOut_re3;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_8_process;


  
  combOutreg_re <= invalidOut_re_1 WHEN cBuff_vout3 = '0' ELSE
      cBuff_re3;

  intdelay_9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      combOut_re_tmp <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          combOut_re_tmp <= to_signed(16#00000#, 18);
        ELSE 
          combOut_re_tmp <= combOutreg_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_9_process;


  combOut_re <= std_logic_vector(combOut_re_tmp);

  invalidOut_im_1 <= to_signed(16#00000#, 18);

  dsOut_im_signed <= signed(dsOut_im);

  cIn_im1 <= dsOut_im_signed(22 DOWNTO 3);

  intdelay_10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cDelay_im1 <= to_signed(16#00000#, 20);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cDelay_im1 <= to_signed(16#00000#, 20);
        ELSIF ds_vout = '1' THEN
          cDelay_im1 <= cIn_im1;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_10_process;


  subtractor_sub_cast_6 <= resize(cIn_im1, 21);
  subtractor_sub_cast_7 <= resize(cDelay_im1, 21);
  subOut_im1 <= subtractor_sub_cast_6 - subtractor_sub_cast_7;

  cOut_im1 <= subOut_im1(19 DOWNTO 0);

  intdelay_11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_im1 <= to_signed(16#00000#, 20);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_im1 <= to_signed(16#00000#, 20);
        ELSE 
          cBuff_im1 <= cOut_im1;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_11_process;


  cIn_im2 <= cBuff_im1(19 DOWNTO 1);

  intdelay_12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cDelay_im2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cDelay_im2 <= to_signed(16#00000#, 19);
        ELSIF cBuff_vout1 = '1' THEN
          cDelay_im2 <= cIn_im2;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_12_process;


  subtractor_sub_cast_8 <= resize(cIn_im2, 20);
  subtractor_sub_cast_9 <= resize(cDelay_im2, 20);
  subOut_im2 <= subtractor_sub_cast_8 - subtractor_sub_cast_9;

  cOut_im2 <= subOut_im2(18 DOWNTO 0);

  intdelay_13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_im2 <= to_signed(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_im2 <= to_signed(16#00000#, 19);
        ELSE 
          cBuff_im2 <= cOut_im2;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_13_process;


  cIn_im3 <= cBuff_im2(18 DOWNTO 1);

  intdelay_14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cDelay_im3 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cDelay_im3 <= to_signed(16#00000#, 18);
        ELSIF cBuff_vout2 = '1' THEN
          cDelay_im3 <= cIn_im3;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_14_process;


  subtractor_sub_cast_10 <= resize(cIn_im3, 19);
  subtractor_sub_cast_11 <= resize(cDelay_im3, 19);
  subOut_im3 <= subtractor_sub_cast_10 - subtractor_sub_cast_11;

  cOut_im3 <= subOut_im3(17 DOWNTO 0);

  intdelay_15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cBuff_im3 <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          cBuff_im3 <= to_signed(16#00000#, 18);
        ELSE 
          cBuff_im3 <= cOut_im3;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_15_process;


  
  combOutreg_im <= invalidOut_im_1 WHEN cBuff_vout3 = '0' ELSE
      cBuff_im3;

  intdelay_16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      combOut_im_tmp <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          combOut_im_tmp <= to_signed(16#00000#, 18);
        ELSE 
          combOut_im_tmp <= combOutreg_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_16_process;


  combOut_im <= std_logic_vector(combOut_im_tmp);

  intdelay_17_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      c_vout <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF internalReset = '1' THEN
          c_vout <= '0';
        ELSE 
          c_vout <= cBuff_vout3;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_17_process;


END rtl;

