
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186149                       # Simulator instruction rate (inst/s)
host_mem_usage                              201544840                       # Number of bytes of host memory used
host_op_rate                                   213879                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82567.64                       # Real time elapsed on the host
host_tick_rate                               12869444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 15369913645                       # Number of instructions simulated
sim_ops                                   17659469522                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599526578                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  118                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  207                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4052214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8103892                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.529093                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      363736313                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    380759727                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1883513                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    561061689                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13207998                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13536052                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses       328054                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      765378007                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       83837542                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1403313119                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1383926560                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1875229                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         749329864                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    279336406                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17397466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     94919080                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3795729068                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4433573033                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2535745504                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.748430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.651602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1405027044     55.41%     55.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    238063333      9.39%     64.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    298453543     11.77%     76.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     54094022      2.13%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    170301164      6.72%     85.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     46876418      1.85%     87.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     19112464      0.75%     88.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     24481110      0.97%     88.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    279336406     11.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2535745504                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     82105776                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3802631399                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            791572223                       # Number of loads committed
system.switch_cpus0.commit.membars           19330190                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2740776350     61.82%     61.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    221694419      5.00%     66.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     32139131      0.72%     67.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21263430      0.48%     68.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8749153      0.20%     68.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     28995376      0.65%     68.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34891230      0.79%     69.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4881413      0.11%     69.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     30266227      0.68%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1932960      0.04%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    791572223     17.85%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    516411121     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4433573033                       # Class of committed instruction
system.switch_cpus0.commit.refs            1307983344                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        267615461                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3795729068                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4433573033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.671334                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.671334                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1469248093                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8301                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    362739886                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4547830804                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       310265816                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        652637106                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1936657                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        60304                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    114110920                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          765378007                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        482987256                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2062356201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       967253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3926442555                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3889882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.300360                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    483897373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    460781853                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.540869                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2548198597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.795456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.865917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1652192265     64.84%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       108088936      4.24%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       103062980      4.04%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        51971138      2.04%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       110547186      4.34%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        66897251      2.63%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       146892705      5.76%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        21349391      0.84%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       287196745     11.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2548198597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2506042                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       757234210                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.767926                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1344367530                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         519713379                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      109583771                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    806580866                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17458252                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        35812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    522517805                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4528470735                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    824654151                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3210693                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4505030321                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1024299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     61734558                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1936657                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     63787058                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        70262                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    223491774                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        91815                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18812561                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     15008610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      6106658                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        91815                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1092851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1413191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4517402172                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4484805869                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.581965                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2628968022                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.759990                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4485095586                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5388095599                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3188471559                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.489572                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.489572                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2765828148     61.35%     61.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    221738414      4.92%     66.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     34084005      0.76%     67.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21264116      0.47%     67.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9547043      0.21%     67.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29936155      0.66%     68.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34891234      0.77%     69.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5843166      0.13%     69.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     37417233      0.83%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1932960      0.04%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            4      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    824883547     18.30%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    520874926     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4508241015                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           83360001                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.018491                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8423121     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3850710      4.62%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           69      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3436127      4.12%     18.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2423303      2.91%     21.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1847943      2.22%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      27880616     33.45%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     35498112     42.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4274942819                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  11027807405                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4194732804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4243967854                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4511012482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4508241015                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17458253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     94897570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9953                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        60787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    184789884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2548198597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769187                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.113370                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1086002824     42.62%     42.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    408729752     16.04%     58.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    289875505     11.38%     70.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    210490604      8.26%     78.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    192031600      7.54%     85.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    171185535      6.72%     92.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    106075479      4.16%     96.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     42676892      1.67%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     41130406      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2548198597                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.769186                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     316658133                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    620243175                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    290073065                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    379492122                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     37991526                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     40327232                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    806580866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    522517805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5036279017                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     200509128                       # number of misc regfile writes
system.switch_cpus0.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      218138372                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4916062558                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      86067165                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       364395246                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     190955710                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents      7788467                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8062445754                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4537191909                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5046220422                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        711132188                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29644766                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1936657                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    359568037                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       130157724                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5390808282                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    893028092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     26354699                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        637523125                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17458273                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    429977198                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6784899677                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9069440727                       # The number of ROB writes
system.switch_cpus0.timesIdled                     22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       353711042                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      224622919                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    86.169472                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      178562768                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    207222771                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3109285                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    405118595                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     23265365                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     23273624                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         8259                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      522276492                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       33394893                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          211                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        816274647                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       791988395                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3108274                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         497081026                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    202160581                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     30645908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    173780954                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2882554225                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3282492122                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2525577668                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.299700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.403105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1566349358     62.02%     62.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    409951403     16.23%     78.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    125132311      4.95%     83.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     75490862      2.99%     86.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     47065959      1.86%     88.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     36318802      1.44%     89.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     33097727      1.31%     90.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     30010665      1.19%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    202160581      8.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2525577668                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     30762439                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2725604804                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            645374153                       # Number of loads committed
system.switch_cpus1.commit.membars           37455365                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1801494560     54.88%     54.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     61457097      1.87%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     56624559      1.73%     58.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     37456184      1.14%     59.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     15414531      0.47%     60.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     51076209      1.56%     61.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     61465876      1.87%     63.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      8600867      0.26%     63.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     53325279      1.62%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3404943      0.10%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    645374153     19.66%     85.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    486797864     14.83%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3282492122                       # Class of committed instruction
system.switch_cpus1.commit.refs            1132172017                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        505682745                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2882554225                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3282492122                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.884008                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884008                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1884850941                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1024                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    177117101                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3486206853                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       154928266                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        377474636                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3151446                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2537                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    127793291                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          522276492                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        373499383                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2170163405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes      1653536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3109408381                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6304914                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.204959                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    374882630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    235223026                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.220237                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2548198585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.385897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.726716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1898524065     74.50%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        80848557      3.17%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        41371342      1.62%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        69592626      2.73%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        84005864      3.30%     85.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        28877677      1.13%     86.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        19431227      0.76%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        42206375      1.66%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       283340852     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2548198585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                   1718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4200714                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       510989642                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.347906                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1221050166                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         493697433                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      131976211                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    675018013                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     30754827                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        30301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    500538988                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3455838023                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    727352733                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5373340                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3434734415                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1645106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     83344546                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3151446                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     85287251                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          992                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     49758753                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        74243                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     55568554                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     29643859                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     13741122                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        74243                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1721557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2479157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3340346292                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3377288953                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600297                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2005199207                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.325362                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3377888452                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3504863632                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2100433747                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.131212                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.131212                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          228      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1847101890     53.69%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     61488648      1.79%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     60056581      1.75%     57.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     37457570      1.09%     58.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     16806400      0.49%     58.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     52729227      1.53%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     61465897      1.79%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     10295902      0.30%     62.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     65947013      1.92%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3404943      0.10%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           49      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    727741948     21.15%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    495611460     14.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3440107756                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           87150385                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025334                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5019926      5.76%      5.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         11651      0.01%      5.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          166      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6625040      7.60%     13.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4260714      4.89%     18.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            1      0.00%     18.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      3205478      3.68%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      34591351     39.69%     61.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     33436058     38.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2902051892                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8292273506                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2830753616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2917016556                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3425083069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3440107756                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     30754828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    173345768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        41554                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       108919                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    334717792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2548198585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.350016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.980902                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1362292382     53.46%     53.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    401259192     15.75%     69.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    236767988      9.29%     78.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    154453701      6.06%     84.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    142395935      5.59%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     89469889      3.51%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     80909034      3.18%     96.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     45639616      1.79%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     35010848      1.37%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2548198585                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.350015                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     625206021                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1223332529                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    546535337                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    712241035                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     46805894                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     53302746                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    675018013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    500538988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5443251442                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     353221034                       # number of misc regfile writes
system.switch_cpus1.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      235136599                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3505027825                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      43276203                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       214598341                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     108773770                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        39112                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6625116536                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3468427190                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3735256961                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        444678458                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      58634783                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3151446                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    278050864                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       230229126                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3485623978                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1372582872                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     41903414                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        642408045                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     30755044                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    783533892                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5779687472                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6935171679                       # The number of ROB writes
system.switch_cpus1.timesIdled                     18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       646670514                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      407697502                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    37.257085                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      173689343                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    466191446                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      3391098                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    458904305                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     26799170                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     26809318                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses        10148                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      580803032                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       34532282                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          219                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        863265360                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       834963463                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      3389777                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         556133308                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    192382443                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     35298497                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    174592552                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2818648753                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3200216851                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2525511804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.267156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.379927                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1599561265     63.34%     63.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    391915499     15.52%     78.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    108385375      4.29%     83.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     75875213      3.00%     86.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     61514106      2.44%     88.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     28691487      1.14%     89.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     34973352      1.38%     91.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     32213064      1.28%     92.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    192382443      7.62%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2525511804                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     31510917                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2586897146                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            632812922                       # Number of loads committed
system.switch_cpus2.commit.membars           39219883                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1795001151     56.09%     56.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     11806362      0.37%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     65225142      2.04%     58.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     43142604      1.35%     59.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     17755569      0.55%     60.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     58830342      1.84%     62.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     70798929      2.21%     64.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      9907432      0.31%     64.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     61424980      1.92%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      3921864      0.12%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    632812922     19.77%     86.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    429589554     13.42%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3200216851                       # Class of committed instruction
system.switch_cpus2.commit.refs            1062402476                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        499617688                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2818648753                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3200216851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.904050                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.904050                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1848367036                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred         1339                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    173301302                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3405432790                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       182826658                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        412445882                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       3403519                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         5516                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    101156297                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          580803032                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        377127658                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2165193216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       815815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3040370718                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles          157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        6809680                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.227927                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    379601144                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    235020795                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.193144                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2548199393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.349218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.694901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1904438763     74.74%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        89622668      3.52%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        47212646      1.85%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        61988195      2.43%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        83259030      3.27%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        25025286      0.98%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        27444711      1.08%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        28431650      1.12%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       280776444     11.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2548199393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3811211                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       569119425                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                  177                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.303310                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1121488380                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         434813368                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       19310557                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    660650208                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     35423387                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        72095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    439003721                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3374809309                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    686675012                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5446177                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3321094422                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      1837970                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3403519                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1850618                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          449                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     16087036                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        18755                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     27584358                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     27837285                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      9414160                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        18755                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1814053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1997158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3300589994                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3291349795                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.588395                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1942051070                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.291637                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3292202577                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3159245264                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1977474211                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.106133                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.106133                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1836632921     55.21%     55.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     11806985      0.35%     55.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     69178433      2.08%     57.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     43144095      1.30%     58.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     18695115      0.56%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     60736072      1.83%     61.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     70798939      2.13%     63.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv     11860333      0.36%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     75970451      2.28%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3921864      0.12%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    686701995     20.64%     86.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    437093327     13.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3326540600                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           68284313                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020527                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4947175      7.24%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          188      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      8464812     12.40%     19.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      4572090      6.70%     26.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            2      0.00%     26.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1938498      2.84%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20052607     29.37%     58.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     28308901     41.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2801537720                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8104780012                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2746511197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2824273156                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3339385742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3326540600                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     35423390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    174592240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9381                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       124893                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    366681805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2548199393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.305448                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.009000                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1447485109     56.80%     56.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    354944002     13.93%     70.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    209003815      8.20%     78.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    139160409      5.46%     84.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    146499232      5.75%     90.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     79808829      3.13%     93.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     85722129      3.36%     96.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     47873050      1.88%     98.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     37702818      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2548199393                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.305447                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     593287129                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads   1164794274                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    544838598                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    725146673                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     17617757                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     23537792                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    660650208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    439003721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5073604350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     406853054                       # number of misc regfile writes
system.switch_cpus2.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       27974538                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3508430139                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      12591506                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       230862903                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     195088242                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        21086                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6457435984                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3384727411                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3746825479                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        465498709                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents         48484                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       3403519                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    285358308                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       238395292                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3160305528                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1535101415                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     48265603                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        522403539                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     35423628                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    842153615                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5707935657                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6772306936                       # The number of ROB writes
system.switch_cpus2.timesIdled                     13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       688682903                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      441404520                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        19033                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           41                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26965657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1744                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     53931361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1785                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4039108                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1747715                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2303974                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13083                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4039108                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6081181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6074902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12156083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12156083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    371435776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    370952192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    742387968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               742387968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4052203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4052203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4052203                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12934380832                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12915805177                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38633128437                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     99275648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     81078912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     79113728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         259479424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    111956352                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      111956352                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       775591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       633429                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       618076                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2027183                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       874659                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            874659                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     93427152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     76302417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     74453005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            244193054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     105360815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           105360815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     105360815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     93427152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     76302417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     74453005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           349553869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1749318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1550831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1266341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1235559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000209161332                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        98242                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        98242                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7157406                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1652632                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2027183                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    874659                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4054366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1749318                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           242594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           245929                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           267067                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           268027                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           263222                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           269882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           246635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           230206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           243794                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           258308                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          270138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          284929                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          260250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          255672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          232553                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          213699                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           100244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           106396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           121416                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           122250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           124604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           121005                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           100750                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            88722                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            97908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           105436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          117338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          127664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          117914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          115162                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           96378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           86100                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                110610765160                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               20264525000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           186602733910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    27291.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46041.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2037344                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 801172                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.80                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4054366                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1749318                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1874173                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1886188                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 146389                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 135058                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   5803                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   5066                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    118                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    104                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 79929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 81961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 97345                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 98091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 98925                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 98906                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 99010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 98962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 98895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 98935                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 99049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 99304                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 99966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                101650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                100729                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 98490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 98337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 98295                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    56                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2963667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.297186                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.540827                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.013809                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       177490      5.99%      5.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2762676     93.22%     99.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        22865      0.77%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          504      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           30      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           30      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2963667                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        98242                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.254036                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    39.065568                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.484450                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            78      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          513      0.52%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1769      1.80%      2.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3990      4.06%      6.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         6928      7.05%     13.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         9609      9.78%     23.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        11526     11.73%     35.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        12370     12.59%     47.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        11578     11.79%     59.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        10103     10.28%     69.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         8358      8.51%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         6598      6.72%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         4900      4.99%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         3430      3.49%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2346      2.39%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1534      1.56%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          965      0.98%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          659      0.67%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          408      0.42%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          241      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91          142      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           78      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           56      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           19      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107           19      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        98242                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        98242                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.805898                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.778826                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.978436                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           16147     16.44%     16.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1848      1.88%     18.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           72118     73.41%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1972      2.01%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            5716      5.82%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             126      0.13%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             297      0.30%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        98242                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             259385920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  93504                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              111954368                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              259479424                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           111956352                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      244.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      105.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   244.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   105.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.73                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599341203                       # Total gap between requests
system.mem_ctrls0.avgGap                    366180.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     99253184                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     81045824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     79075776                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    111954368                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3372.860527749272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 93406011.876963078976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3131.941918624324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 76271278.099473953247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3975.157050561643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 74417288.942952916026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 105358947.750088244677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1551182                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1266858                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1236152                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1749318                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2341518                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  72611592385                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2140182                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  57820010995                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      2713978                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  56163934852                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24680388870575                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     41812.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     46810.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     41157.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     45640.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     41120.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     45434.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  14108577.67                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         10525166820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5594236065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        14418109020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4509558000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    419807865960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     54515800320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      593251271625                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       558.301841                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 137958403437                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 889158663141                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10635479820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5652880200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        14519632680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4621720140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    418555890030                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     55570092480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      593436230790                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       558.475904                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 140705338406                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 886411728172                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     99148160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     81083648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     78958976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         259201024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    111751168                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      111751168                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       774595                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       633466                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       616867                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2025008                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       873056                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            873056                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     93307175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         4096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     76306874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     74307370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            243931055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         4096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            9637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     105167719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           105167719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     105167719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     93307175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         4096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     76306874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     74307370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           349098774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1746112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1548860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1266414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1233114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000217777774                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        98058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        98058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7149892                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1649671                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2025008                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    873056                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4050016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1746112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           243711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           245549                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           263651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           267021                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           264072                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           269765                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           248112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           230601                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           244059                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           256179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          271675                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          283335                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          261812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          254212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          233760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          211034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            98914                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           106826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           121160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           121884                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           123280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           121412                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           102126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            88340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            97497                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           104848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          116924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          128150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          118788                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          114934                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           95532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           85468                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                110372966797                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               20242740000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           186283241797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    27262.36                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46012.36                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2035184                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 799792                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.80                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4050016                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1746112                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1872964                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1885101                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 145264                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 133850                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5965                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   5195                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    113                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     94                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 79896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 81981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 97179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 97875                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 98753                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 98709                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 98741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 98735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 98749                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 98814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 98833                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 99085                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 99803                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                101359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                100482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 98319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 98141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 98105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    65                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2959648                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.303917                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.543871                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.001270                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       177417      5.99%      5.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2758501     93.20%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        23080      0.78%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          516      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           49      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2959648                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        98058                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     41.286789                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.081400                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.537471                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              4      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            72      0.07%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          507      0.52%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1783      1.82%      2.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         4050      4.13%      6.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         6910      7.05%     13.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9708      9.90%     23.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        11531     11.76%     35.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        11956     12.19%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11574     11.80%     59.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        10159     10.36%     69.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         8251      8.41%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         6592      6.72%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         4851      4.95%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         3484      3.55%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         2279      2.32%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1678      1.71%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1063      1.08%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          660      0.67%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          379      0.39%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          237      0.24%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          144      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           77      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           51      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           22      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           18      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        98058                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        98058                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.806635                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.779894                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.972167                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           15954     16.27%     16.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1861      1.90%     18.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           72241     73.67%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1968      2.01%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5580      5.69%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             159      0.16%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             281      0.29%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        98058                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             259107072                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  93952                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              111749312                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              259201024                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           111751168                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      243.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      105.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   243.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   105.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.73                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599172735                       # Total gap between requests
system.mem_ctrls1.avgGap                    366658.28                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     99127040                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     81050496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     78919296                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    111749312                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2891.023309499376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 93287299.232316747308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 4095.616355124117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 76275674.864090487361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2650.104700374428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 74270027.443125292659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 105165971.944179162383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1549190                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1266932                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1233734                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1746112                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2216638                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  72485881459                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      3939498                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  57781859617                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1983306                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  56007361279                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24683356233917                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     46179.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     46789.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     57933.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     45607.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     45075.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     45396.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  14136181.55                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         10505167680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          5583617655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14394711240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4500376020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    419436732120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     54828333120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      593129473275                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       558.187218                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 138770516034                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 888346550544                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10626769020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5648246505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        14511921480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4614177240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    418750718880                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     55406026560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      593438395125                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       558.477940                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 140279506467                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 886837560111                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2000204419                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    377127584                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2377332003                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2000204419                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    377127584                       # number of overall hits
system.cpu2.icache.overall_hits::total     2377332003                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          875                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           947                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          875                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total          947                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6662409                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6662409                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6662409                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6662409                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   2000205294                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    377127656                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2377332950                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2000205294                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    377127656                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2377332950                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 92533.458333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7035.278775                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 92533.458333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7035.278775                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    82.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu2.icache.writebacks::total              306                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      5310495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5310495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      5310495                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5310495                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 96554.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 96554.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 96554.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 96554.454545                       # average overall mshr miss latency
system.cpu2.icache.replacements                   306                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2000204419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    377127584                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2377332003                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          947                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6662409                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6662409                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    377127656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2377332950                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 92533.458333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7035.278775                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      5310495                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5310495                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 96554.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 96554.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2377332933                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              930                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2556271.970968                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   595.876037                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    28.084395                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.954930                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.045007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      92715985980                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     92715985980                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    674385505                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    985882900                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1660268405                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    674385505                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    985882900                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1660268405                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4695853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     20036796                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24732649                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4695853                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     20036796                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24732649                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 648045987336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 648045987336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 648045987336                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 648045987336                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    679081358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1005919696                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1685001054                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    679081358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1005919696                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1685001054                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.006915                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.019919                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014678                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.006915                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.019919                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014678                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32342.795092                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26202.045213                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32342.795092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26202.045213                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        35394                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         9207                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              409                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             70                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    86.537897                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   131.528571                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4635776                       # number of writebacks
system.cpu2.dcache.writebacks::total          4635776                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     13847285                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     13847285                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     13847285                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     13847285                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      6189511                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6189511                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      6189511                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6189511                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 171571449942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 171571449942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 171571449942                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 171571449942                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006153                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003673                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006153                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003673                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27719.709997                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27719.709997                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27719.709997                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27719.709997                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10885332                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    384342224                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    591601490                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      975943714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3943736                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     20026910                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23970646                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 647502521697                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 647502521697                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    388285960                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    611628400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    999914360                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.010157                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.032744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023973                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 32331.623885                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27012.310044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     13839711                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     13839711                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6187199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6187199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 171466497714                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 171466497714                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010116                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006188                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 27713.105351                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27713.105351                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    290043281                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    394281410                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     684324691                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       752117                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9886                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       762003                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    543465639                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    543465639                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    290795398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    394291296                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    685086694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002586                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000025                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001112                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 54973.259053                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total   713.206692                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         7574                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         7574                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         2312                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2312                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    104952228                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    104952228                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 45394.562284                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 45394.562284                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     22685142                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     35298467                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     57983609                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           99                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          356                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          455                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     11291526                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     11291526                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     35298823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     57984064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 31717.769663                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24816.540659                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          231                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          231                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          125                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1295202                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1295202                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10361.616000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10361.616000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     22685241                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     35298258                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     57983499                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     35298258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     57983499                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1787121101                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10885588                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           164.173134                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   148.848203                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   107.151108                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.581438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.418559                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      57641881332                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     57641881332                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1906986271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    482987175                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2389973446                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1906986271                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    482987175                       # number of overall hits
system.cpu0.icache.overall_hits::total     2389973446                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           80                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          926                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           80                       # number of overall misses
system.cpu0.icache.overall_misses::total         1006                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7093170                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7093170                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7093170                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7093170                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1906987197                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    482987255                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2389974452                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1906987197                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    482987255                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2389974452                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 88664.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7050.864811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 88664.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7050.864811                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          354                       # number of writebacks
system.cpu0.icache.writebacks::total              354                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           52                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           52                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5048619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5048619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5048619                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5048619                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97088.826923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 97088.826923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97088.826923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 97088.826923                       # average overall mshr miss latency
system.cpu0.icache.replacements                   354                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1906986271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    482987175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2389973446                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           80                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7093170                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7093170                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1906987197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    482987255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2389974452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 88664.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7050.864811                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           52                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5048619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5048619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 97088.826923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 97088.826923                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.934704                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2389974424                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              978                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2443736.629857                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   596.668446                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    27.266258                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.956199                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.043696                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      93209004606                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     93209004606                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    635176872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1030690617                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1665867489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    635176872                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1030690617                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1665867489                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5345705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     37432247                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42777952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5345705                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37432247                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42777952                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1066791986300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1066791986300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1066791986300                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1066791986300                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    640522577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1068122864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1708645441                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    640522577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1068122864                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1708645441                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.035045                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025036                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 28499.277276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24937.892920                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28499.277276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24937.892920                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       812760                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1711                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            85570                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.498189                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   106.937500                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8887008                       # number of writebacks
system.cpu0.dcache.writebacks::total          8887008                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25727234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25727234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25727234                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25727234                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11705013                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11705013                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11705013                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11705013                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 259016560108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 259016560108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 259016560108                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 259016560108                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010958                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010958                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006850                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 22128.686240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22128.686240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 22128.686240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22128.686240                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17062658                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383442742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    531882484                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      915325226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4985888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     37225121                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42211009                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1058055363510                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1058055363510                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    388428630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    569107605                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    957536235                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 28423.154448                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25065.862877                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25613334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25613334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11611787                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11611787                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 257080041717                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 257080041717                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 22139.576080                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22139.576080                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251734130                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    498808133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     750542263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       207126                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       566943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8736622790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8736622790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    252093947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    499015259                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    751109206                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000755                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42180.232274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15410.054961                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       113900                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       113900                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        93226                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93226                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1936518391                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1936518391                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20772.299477                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20772.299477                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5618136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17382513                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     23000649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4706                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        15010                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19716                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    165603627                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    165603627                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5622842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17397523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     23020365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000837                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000856                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11032.886542                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8399.453591                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7519                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7519                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7491                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7491                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     75103785                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     75103785                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10025.869043                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10025.869043                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5622842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17397348                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     23020190                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5622842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17397348                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     23020190                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1728951242                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17062914                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.328017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   122.118646                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   133.880666                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.477026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.522971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56167014786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56167014786                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1966489007                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    373499270                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2339988277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1966489007                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    373499270                       # number of overall hits
system.cpu1.icache.overall_hits::total     2339988277                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           999                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          886                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          113                       # number of overall misses
system.cpu1.icache.overall_misses::total          999                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      7976376                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7976376                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      7976376                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7976376                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1966489893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    373499383                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2339989276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1966489893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    373499383                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2339989276                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 70587.398230                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7984.360360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 70587.398230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7984.360360                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu1.icache.writebacks::total              325                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           94                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           94                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           94                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      6382185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6382185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      6382185                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6382185                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 67895.585106                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67895.585106                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 67895.585106                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67895.585106                       # average overall mshr miss latency
system.cpu1.icache.replacements                   325                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1966489007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    373499270                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2339988277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          999                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      7976376                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7976376                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1966489893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    373499383                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2339989276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 70587.398230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7984.360360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           94                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      6382185                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6382185                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 67895.585106                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67895.585106                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          622.409375                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2339989257                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              980                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2387744.139796                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   591.640419                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    30.768956                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.948142                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.049309                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997451                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          621                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.995192                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      91259582744                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     91259582744                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    736106021                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1030710913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1766816934                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    736106021                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1030710913                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1766816934                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6876644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     24097729                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30974373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6876644                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     24097729                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30974373                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 720054280384                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 720054280384                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 720054280384                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 720054280384                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    742982665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1054808642                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1797791307                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    742982665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1054808642                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1797791307                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009255                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.022846                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009255                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.022846                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017229                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 29880.586689                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23246.775016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 29880.586689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23246.775016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        51268                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              986                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.995943                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.804598                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6503784                       # number of writebacks
system.cpu1.dcache.writebacks::total          6503784                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     15034703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15034703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     15034703                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15034703                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9063026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9063026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9063026                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9063026                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 203956282098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 203956282098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 203956282098                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 203956282098                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005041                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005041                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22504.214608                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22504.214608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22504.214608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22504.214608                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15941753                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    419115041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    574571307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      993686348                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6208779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     24085172                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30293951                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 719512057860                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 719512057860                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    425323820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    598656479                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1023980299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014598                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.040232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 29873.652464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23751.014117                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     15027596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     15027596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9057576                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9057576                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 203819455224                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 203819455224                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.015130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22502.649188                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22502.649188                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    316990980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    456139606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     773130586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       667865                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        12557                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       680422                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    542222524                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    542222524                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    317658845                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    456152163                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    773811008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000028                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 43180.897030                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   796.891523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7107                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7107                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         5450                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5450                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    136826874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    136826874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 25105.848440                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25105.848440                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     19902619                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     30645860                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     50548479                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2020                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          338                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2358                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     11714364                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11714364                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     19904639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     30646198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     50550837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000101                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000047                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 34657.881657                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4967.923664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          338                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          338                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data     11432472                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11432472                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 33823.881657                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33823.881657                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     19904639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     30645701                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     50550340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     19904639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     30645701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     50550340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1883857811                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15942009                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           118.169411                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   144.523049                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   111.476271                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.564543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.435454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      60780501497                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     60780501497                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     10162318                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7796450                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      4954693                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22913463                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     10162318                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7796450                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      4954693                       # number of overall hits
system.l2.overall_hits::total                22913463                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1550186                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           60                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1266895                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1234943                       # number of demand (read+write) misses
system.l2.demand_misses::total                4052191                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1550186                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           60                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1266895                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1234943                       # number of overall misses
system.l2.overall_misses::total               4052191                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4975227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 153039873198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      6202875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 122940984585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      5233767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 119667419493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     395664689145                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4975227                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 153039873198                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      6202875                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 122940984585                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      5233767                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 119667419493                       # number of overall miss cycles
system.l2.overall_miss_latency::total    395664689145                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11712504                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9063345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      6189636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26965654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11712504                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9063345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      6189636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26965654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.132353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.139782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.199518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150272                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.132353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.139782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.199518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150272                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 95677.442308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 98723.555237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 103381.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 97041.179091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 95159.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 96901.168307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97642.161770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 95677.442308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 98723.555237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 103381.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 97041.179091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 95159.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 96901.168307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97642.161770                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1747715                       # number of writebacks
system.l2.writebacks::total                   1747715                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1550186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1266895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1234943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4052191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1550186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1266895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1234943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4052191                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4530118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 139786900323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5692245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 112109257492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4763526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 109107928285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 361019071989                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4530118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 139786900323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5692245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 112109257492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4763526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 109107928285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 361019071989                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.132353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.139782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.199518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150272                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.132353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.139782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.199518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150272                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87117.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 90174.276069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94870.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 88491.356815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86609.563636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 88350.578355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89092.313760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87117.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 90174.276069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94870.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 88491.356815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86609.563636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 88350.578355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89092.313760                       # average overall mshr miss latency
system.l2.replacements                        4052839                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11404261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11404261                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11404261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11404261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          170                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              170                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          170                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          170                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          513                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           513                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus1.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data        27939                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        27939                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  2328.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2328.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       223930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       223930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18660.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18660.833333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data        82176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         4418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         1314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87908                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        11050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         1006                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1069524936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     91523994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data     90888486                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1251937416                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        93226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         5445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         2320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.118529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.188613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.433621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.129546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 96789.586968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 89117.813048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 90346.407555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95691.922036                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        11050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         1006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    975036938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     82746662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data     82291822                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1140075422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.118529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.188613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.433621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.129546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 88238.636923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80571.238559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 81801.015905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87141.742872                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4975227                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      6202875                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      5233767                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16411869                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 95677.442308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 103381.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 95159.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98274.664671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           60                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4530118                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5692245                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4763526                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14985889                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 87117.653846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 94870.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 86609.563636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89735.862275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     10080142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7792032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      4953379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22825553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1539136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1265868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1233937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4038941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 151970348262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 122849460591                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 119576531007                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 394396339860                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11619278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9057900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6187316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26864494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.132464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.139753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.199430                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98737.439877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97047.607326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96906.512251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97648.452864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1539136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1265868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1233937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4038941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 138811863385                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 112026510830                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 109025636463                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 359864010678                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.132464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.139753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.199430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90188.172705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 88497.782415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 88355.918060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89098.605471                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    74219693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4085607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.166136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.033202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1095.596730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      965.253896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      629.882290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.295518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 11261.936979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.329900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 10048.505544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.300255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  8756.865687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.033435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.343687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.306656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.267238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8043                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 866701911                       # Number of tag accesses
system.l2.tags.data_accesses                866701911                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26864694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13151976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          170                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17866347                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100991                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26864494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35137510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     27190077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     18568908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80897035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2225044480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        16000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1590553600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1095729280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4911370752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4052871                       # Total snoops (count)
system.tol2bus.snoopTraffic                 223711616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31018546                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025976                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30997725     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20780      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     41      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31018546                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        41511968445                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            115091                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24431459112                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            108420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18909619923                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            196406                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       12916676150                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
