library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;


entity control_temp is

	port(
		clk: in std_logic;
		bto_ip : in std_logic;

		salida : out std_logic

		) ;
		
end control_temp;

architecture mux of control_temp is

signal opt : std_logic;

begin

Process(bto_ip)

begin
	
	if (bto_ip = '1') then
		opt <= not opt;
	end if; 
	
end process; 

	salida <= (not opt and '1') or (opt and clk);

end mux;