{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480906200777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480906200780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 21:50:00 2016 " "Processing started: Sun Dec  4 21:50:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480906200780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480906200780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480906200780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480906201135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tester3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tester3 " "Found entity 1: tester3" {  } { { "tester3.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/tester3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/registerFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1B8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1B8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1B8 " "Found entity 1: mux4to1B8" {  } { { "mux4to1B8.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/mux4to1B8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1B5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1B5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1B5 " "Found entity 1: mux4to1B5" {  } { { "mux4to1B5.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/mux4to1B5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1B4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1B4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1B4 " "Found entity 1: mux4to1B4" {  } { { "mux4to1B4.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/mux4to1B4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1B32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1B32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1B32 " "Found entity 1: mux4to1B32" {  } { { "mux4to1B32.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/mux4to1B32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1B1 " "Found entity 1: mux4to1B1" {  } { { "mux4to1B1.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/mux4to1B1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1B5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1B5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1B5 " "Found entity 1: mux2to1B5" {  } { { "mux2to1B5.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/mux2to1B5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemoryTest1.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionMemoryTest1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemoryTest1.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/instructionMemoryTest1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledRegister.sv 1 1 " "Found 1 design units, including 1 entities, in source file enabledRegister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enabledRegister " "Found entity 1: enabledRegister" {  } { { "enabledRegister.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/enabledRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.sv 1 1 " "Found 1 design units, including 1 entities, in source file DataPath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file dataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/dataMemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/ALU.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480906211669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480906211669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DataPath.sv(73) " "Verilog HDL Implicit Net warning at DataPath.sv(73): created implicit net for \"clk\"" {  } { { "DataPath.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/DataPath.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memToReg Control.sv(32) " "Verilog HDL Implicit Net warning at Control.sv(32): created implicit net for \"memToReg\"" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branchEnable Control.sv(34) " "Verilog HDL Implicit Net warning at Control.sv(34): created implicit net for \"branchEnable\"" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUControl Control.sv(35) " "Verilog HDL Implicit Net warning at Control.sv(35): created implicit net for \"ALUControl\"" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc Control.sv(36) " "Verilog HDL Implicit Net warning at Control.sv(36): created implicit net for \"ALUSrc\"" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regDst Control.sv(37) " "Verilog HDL Implicit Net warning at Control.sv(37): created implicit net for \"regDst\"" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump Control.sv(40) " "Verilog HDL Implicit Net warning at Control.sv(40): created implicit net for \"jump\"" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480906211670 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "memToReg Control.sv(1) " "Verilog HDL Module Declaration error at Control.sv(1): port \"memToReg\" is not declared as port" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1480906211671 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "branchEnable Control.sv(1) " "Verilog HDL Module Declaration error at Control.sv(1): port \"branchEnable\" is not declared as port" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1480906211671 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "ALUControl Control.sv(1) " "Verilog HDL Module Declaration error at Control.sv(1): port \"ALUControl\" is not declared as port" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1480906211671 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "ALUSrc Control.sv(1) " "Verilog HDL Module Declaration error at Control.sv(1): port \"ALUSrc\" is not declared as port" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1480906211671 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "regDst Control.sv(1) " "Verilog HDL Module Declaration error at Control.sv(1): port \"regDst\" is not declared as port" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1480906211671 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "jump Control.sv(1) " "Verilog HDL Module Declaration error at Control.sv(1): port \"jump\" is not declared as port" {  } { { "Control.sv" "" { Text "/home/class19/mstein19/cs161/DataPath/Control.sv" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1480906211671 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 6 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1372 " "Peak virtual memory: 1372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480906211712 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  4 21:50:11 2016 " "Processing ended: Sun Dec  4 21:50:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480906211712 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480906211712 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480906211712 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480906211712 ""}
