{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575787753939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575787753940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 17:49:13 2019 " "Processing started: Sun Dec 08 17:49:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575787753940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575787753940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off First_Niosii -c First_Niosii " "Command: quartus_map --read_settings_files=on --write_settings_files=off First_Niosii -c First_Niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575787753940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575787754486 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "De0_Nano_Qsys2019.qsys " "Elaborating Qsys system entity \"De0_Nano_Qsys2019.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787754579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:17 Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys " "2019.12.08.17:49:17 Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787757089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:17 Progress: Reading input file " "2019.12.08.17:49:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787757293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:17 Progress: Adding clk_50 \[clock_source 13.0\] " "2019.12.08.17:49:17 Progress: Adding clk_50 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787757328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:17 Progress: Parameterizing module clk_50 " "2019.12.08.17:49:17 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787757505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:17 Progress: Adding cpu \[altera_nios2_qsys 13.0\] " "2019.12.08.17:49:17 Progress: Adding cpu \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787757511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module cpu " "2019.12.08.17:49:18 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module jtag_uart " "2019.12.08.17:49:18 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module onchip_memory2 " "2019.12.08.17:49:18 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding sysid \[altera_avalon_sysid_qsys 13.0\] " "2019.12.08.17:49:18 Progress: Adding sysid \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module sysid " "2019.12.08.17:49:18 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding pio_led \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding pio_led \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module pio_led " "2019.12.08.17:49:18 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module sdram " "2019.12.08.17:49:18 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding uart_0 \[altera_avalon_uart 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding uart_0 \[altera_avalon_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module uart_0 " "2019.12.08.17:49:18 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding pio_data \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding pio_data \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module pio_data " "2019.12.08.17:49:18 Progress: Parameterizing module pio_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Adding pio_command \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.08.17:49:18 Progress: Adding pio_command \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing module pio_command " "2019.12.08.17:49:18 Progress: Parameterizing module pio_command" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Building connections " "2019.12.08.17:49:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Parameterizing connections " "2019.12.08.17:49:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:18 Progress: Validating " "2019.12.08.17:49:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787758978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.08.17:49:19 Progress: Done reading input file " "2019.12.08.17:49:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787759446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787759733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated. " "De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787759734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019.pio_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De0_Nano_Qsys2019.pio_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787759734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019: Generating De0_Nano_Qsys2019 \"De0_Nano_Qsys2019\" for QUARTUS_SYNTH " "De0_Nano_Qsys2019: Generating De0_Nano_Qsys2019 \"De0_Nano_Qsys2019\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787760425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 10 modules, 41 connections " "Pipeline_bridge_swap_transform: After transform: 10 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787760630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787760639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 21 modules, 85 connections " "Merlin_translator_transform: After transform: 21 modules, 85 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787761220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 43 modules, 230 connections " "Merlin_domain_transform: After transform: 43 modules, 230 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787761998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 54 modules, 274 connections " "Merlin_router_transform: After transform: 54 modules, 274 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787762257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 56 modules, 284 connections " "Merlin_traffic_limiter_transform: After transform: 56 modules, 284 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787762372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 57 modules, 288 connections " "Merlin_burst_transform: After transform: 57 modules, 288 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787762561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 58 modules, 225 connections " "Reset_adaptation_transform: After transform: 58 modules, 225 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787762628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 79 modules, 271 connections " "Merlin_network_to_switch_transform: After transform: 79 modules, 271 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787762802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 81 modules, 277 connections " "Merlin_width_transform: After transform: 81 modules, 277 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787762977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 81 modules, 279 connections " "Limiter_update_transform: After transform: 81 modules, 279 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 81 modules, 279 connections " "Merlin_mm_transform: After transform: 81 modules, 279 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 82 modules, 282 connections " "Merlin_interrupt_mapper_transform: After transform: 82 modules, 282 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763119 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\" " "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\" " "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763877 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763877 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763880 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763880 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763880 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763880 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763882 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763882 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763882 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763882 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763882 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763883 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763883 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763883 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763883 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763883 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763884 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763884 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763884 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763884 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763889 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763891 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763891 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763892 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763892 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763892 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763892 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763894 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763894 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763894 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763895 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763895 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763895 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763895 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763896 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763896 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763896 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763896 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1575787763898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'De0_Nano_Qsys2019_cpu' " "Cpu: Starting RTL generation for module 'De0_Nano_Qsys2019_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787764271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=De0_Nano_Qsys2019_cpu --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0001_cpu_gen//De0_Nano_Qsys2019_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Cpu:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=De0_Nano_Qsys2019_cpu --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0001_cpu_gen//De0_Nano_Qsys2019_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787764271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:24 (*) Starting Nios II generation " "Cpu: # 2019.12.08 17:49:24 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:24 (*)   Checking for plaintext license. " "Cpu: # 2019.12.08 17:49:24 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Cpu: # 2019.12.08 17:49:25 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.12.08 17:49:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.12.08 17:49:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Plaintext license not found. " "Cpu: # 2019.12.08 17:49:25 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.12.08 17:49:25 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Cpu: # 2019.12.08 17:49:25 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.12.08 17:49:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.12.08 17:49:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.12.08 17:49:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.12.08 17:49:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)   Creating all objects for CPU " "Cpu: # 2019.12.08 17:49:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)     Testbench " "Cpu: # 2019.12.08 17:49:25 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)     Instruction decoding " "Cpu: # 2019.12.08 17:49:25 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:25 (*)       Instruction fields " "Cpu: # 2019.12.08 17:49:25 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:26 (*)       Instruction decodes " "Cpu: # 2019.12.08 17:49:26 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:26 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.12.08 17:49:26 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:26 (*)       Instruction controls " "Cpu: # 2019.12.08 17:49:26 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:26 (*)     Pipeline frontend " "Cpu: # 2019.12.08 17:49:26 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:26 (*)     Pipeline backend " "Cpu: # 2019.12.08 17:49:26 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:29 (*)   Generating RTL from CPU objects " "Cpu: # 2019.12.08 17:49:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:32 (*)   Creating encrypted RTL " "Cpu: # 2019.12.08 17:49:32 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.08 17:49:34 (*) Done Nios II generation " "Cpu: # 2019.12.08 17:49:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'De0_Nano_Qsys2019_cpu' " "Cpu: Done RTL generation for module 'De0_Nano_Qsys2019_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"De0_Nano_Qsys2019\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"De0_Nano_Qsys2019\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'De0_Nano_Qsys2019_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_jtag_uart --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0002_jtag_uart_gen//De0_Nano_Qsys2019_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_jtag_uart --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0002_jtag_uart_gen//De0_Nano_Qsys2019_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'De0_Nano_Qsys2019_jtag_uart' " "Jtag_uart: Done RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"De0_Nano_Qsys2019\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"De0_Nano_Qsys2019\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=De0_Nano_Qsys2019_onchip_memory2 --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0003_onchip_memory2_gen//De0_Nano_Qsys2019_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=De0_Nano_Qsys2019_onchip_memory2 --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0003_onchip_memory2_gen//De0_Nano_Qsys2019_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"De0_Nano_Qsys2019\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"De0_Nano_Qsys2019\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_led' " "Pio_led: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_led --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0005_pio_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0005_pio_led_gen//De0_Nano_Qsys2019_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_led --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0005_pio_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0005_pio_led_gen//De0_Nano_Qsys2019_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787774998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'De0_Nano_Qsys2019_pio_led' " "Pio_led: Done RTL generation for module 'De0_Nano_Qsys2019_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787775260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787775265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'De0_Nano_Qsys2019_sdram' " "Sdram: Starting RTL generation for module 'De0_Nano_Qsys2019_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787775275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=De0_Nano_Qsys2019_sdram --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0006_sdram_gen//De0_Nano_Qsys2019_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=De0_Nano_Qsys2019_sdram --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0006_sdram_gen//De0_Nano_Qsys2019_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787775275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'De0_Nano_Qsys2019_sdram' " "Sdram: Done RTL generation for module 'De0_Nano_Qsys2019_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787775974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"De0_Nano_Qsys2019\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"De0_Nano_Qsys2019\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787775993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'De0_Nano_Qsys2019_uart_0' " "Uart_0: Starting RTL generation for module 'De0_Nano_Qsys2019_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_uart_0 --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0007_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0007_uart_0_gen//De0_Nano_Qsys2019_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_uart_0 --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0007_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0007_uart_0_gen//De0_Nano_Qsys2019_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'De0_Nano_Qsys2019_uart_0' " "Uart_0: Done RTL generation for module 'De0_Nano_Qsys2019_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"De0_Nano_Qsys2019\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"De0_Nano_Qsys2019\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_data' " "Pio_data: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_data --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0008_pio_data_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0008_pio_data_gen//De0_Nano_Qsys2019_pio_data_component_configuration.pl  --do_build_sim=0  \] " "Pio_data:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_data --dir=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0008_pio_data_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8238_2195523613462501775.dir/0008_pio_data_gen//De0_Nano_Qsys2019_pio_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data: Done RTL generation for module 'De0_Nano_Qsys2019_pio_data' " "Pio_data: Done RTL generation for module 'De0_Nano_Qsys2019_pio_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_data\" " "Pio_data: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_translator \"cpu_instruction_master_translator\" " "Cpu_instruction_master_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_translator \"cpu_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_jtag_debug_module_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_translator \"cpu_jtag_debug_module_translator\" " "Cpu_jtag_debug_module_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_translator \"cpu_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_translator_avalon_universal_master_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_agent \"cpu_instruction_master_translator_avalon_universal_master_0_agent\" " "Cpu_instruction_master_translator_avalon_universal_master_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_agent \"cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787776996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_agent \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_agent \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sc_fifo \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sc_fifo \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"De0_Nano_Qsys2019\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"De0_Nano_Qsys2019\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"De0_Nano_Qsys2019\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"De0_Nano_Qsys2019\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019: Done De0_Nano_Qsys2019\" with 31 modules, 110 files, 2579220 bytes " "De0_Nano_Qsys2019: Done De0_Nano_Qsys2019\" with 31 modules, 110 files, 2579220 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1575787777499 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "De0_Nano_Qsys2019.qsys " "Finished elaborating Qsys system entity \"De0_Nano_Qsys2019.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787778494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys2019/synthesis/de0_nano_qsys2019.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys2019/synthesis/de0_nano_qsys2019.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019 " "Found entity 1: De0_Nano_Qsys2019" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_niosii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file first_niosii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 First_Niosii " "Found entity 1: First_Niosii" {  } { { "First_Niosii.bdf" "" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "echo.v(9) " "Verilog HDL warning at echo.v(9): extended using \"x\" or \"z\"" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575787778570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo.v 1 1 " "Found 1 design units, including 1 entities, in source file echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo " "Found entity 1: echo" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/de0_nano_qsys2019.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/de0_nano_qsys2019.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019 " "Found entity 1: De0_Nano_Qsys2019" {  } { { "db/ip/De0_Nano_Qsys2019/De0_Nano_Qsys2019.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/De0_Nano_Qsys2019.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_addr_router.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787778604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_addr_router.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787778604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_addr_router_default_decode " "Found entity 1: De0_Nano_Qsys2019_addr_router_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778606 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_addr_router " "Found entity 2: De0_Nano_Qsys2019_addr_router" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_addr_router_001.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787778611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_addr_router_001.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787778612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_addr_router_001_default_decode " "Found entity 1: De0_Nano_Qsys2019_addr_router_001_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778614 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_addr_router_001 " "Found entity 2: De0_Nano_Qsys2019_addr_router_001" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cmd_xbar_demux " "Found entity 1: De0_Nano_Qsys2019_cmd_xbar_demux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cmd_xbar_demux_001 " "Found entity 1: De0_Nano_Qsys2019_cmd_xbar_demux_001" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cmd_xbar_mux " "Found entity 1: De0_Nano_Qsys2019_cmd_xbar_mux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787778633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787778633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_ic_data_module " "Found entity 1: De0_Nano_Qsys2019_cpu_ic_data_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_cpu_ic_tag_module " "Found entity 2: De0_Nano_Qsys2019_cpu_ic_tag_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "3 De0_Nano_Qsys2019_cpu_bht_module " "Found entity 3: De0_Nano_Qsys2019_cpu_bht_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "4 De0_Nano_Qsys2019_cpu_register_bank_a_module " "Found entity 4: De0_Nano_Qsys2019_cpu_register_bank_a_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "5 De0_Nano_Qsys2019_cpu_register_bank_b_module " "Found entity 5: De0_Nano_Qsys2019_cpu_register_bank_b_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "6 De0_Nano_Qsys2019_cpu_dc_tag_module " "Found entity 6: De0_Nano_Qsys2019_cpu_dc_tag_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "7 De0_Nano_Qsys2019_cpu_dc_data_module " "Found entity 7: De0_Nano_Qsys2019_cpu_dc_data_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "8 De0_Nano_Qsys2019_cpu_dc_victim_module " "Found entity 8: De0_Nano_Qsys2019_cpu_dc_victim_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "9 De0_Nano_Qsys2019_cpu_nios2_oci_debug " "Found entity 9: De0_Nano_Qsys2019_cpu_nios2_oci_debug" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "10 De0_Nano_Qsys2019_cpu_ociram_sp_ram_module " "Found entity 10: De0_Nano_Qsys2019_cpu_ociram_sp_ram_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "11 De0_Nano_Qsys2019_cpu_nios2_ocimem " "Found entity 11: De0_Nano_Qsys2019_cpu_nios2_ocimem" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "12 De0_Nano_Qsys2019_cpu_nios2_avalon_reg " "Found entity 12: De0_Nano_Qsys2019_cpu_nios2_avalon_reg" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "13 De0_Nano_Qsys2019_cpu_nios2_oci_break " "Found entity 13: De0_Nano_Qsys2019_cpu_nios2_oci_break" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "14 De0_Nano_Qsys2019_cpu_nios2_oci_xbrk " "Found entity 14: De0_Nano_Qsys2019_cpu_nios2_oci_xbrk" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "15 De0_Nano_Qsys2019_cpu_nios2_oci_dbrk " "Found entity 15: De0_Nano_Qsys2019_cpu_nios2_oci_dbrk" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "16 De0_Nano_Qsys2019_cpu_nios2_oci_itrace " "Found entity 16: De0_Nano_Qsys2019_cpu_nios2_oci_itrace" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "17 De0_Nano_Qsys2019_cpu_nios2_oci_td_mode " "Found entity 17: De0_Nano_Qsys2019_cpu_nios2_oci_td_mode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "18 De0_Nano_Qsys2019_cpu_nios2_oci_dtrace " "Found entity 18: De0_Nano_Qsys2019_cpu_nios2_oci_dtrace" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "19 De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count " "Found entity 19: De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "20 De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc " "Found entity 20: De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "21 De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc " "Found entity 21: De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "22 De0_Nano_Qsys2019_cpu_nios2_oci_fifo " "Found entity 22: De0_Nano_Qsys2019_cpu_nios2_oci_fifo" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "23 De0_Nano_Qsys2019_cpu_nios2_oci_pib " "Found entity 23: De0_Nano_Qsys2019_cpu_nios2_oci_pib" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "24 De0_Nano_Qsys2019_cpu_nios2_oci_im " "Found entity 24: De0_Nano_Qsys2019_cpu_nios2_oci_im" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "25 De0_Nano_Qsys2019_cpu_nios2_performance_monitors " "Found entity 25: De0_Nano_Qsys2019_cpu_nios2_performance_monitors" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "26 De0_Nano_Qsys2019_cpu_nios2_oci " "Found entity 26: De0_Nano_Qsys2019_cpu_nios2_oci" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""} { "Info" "ISGN_ENTITY_NAME" "27 De0_Nano_Qsys2019_cpu " "Found entity 27: De0_Nano_Qsys2019_cpu" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk " "Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_jtag_debug_module_tck " "Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_tck" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper " "Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_mult_cell " "Found entity 1: De0_Nano_Qsys2019_cpu_mult_cell" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_oci_test_bench " "Found entity 1: De0_Nano_Qsys2019_cpu_oci_test_bench" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_oci_test_bench.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_test_bench " "Found entity 1: De0_Nano_Qsys2019_cpu_test_bench" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_test_bench.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_id_router.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787779776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_id_router.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787779776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_id_router_default_decode " "Found entity 1: De0_Nano_Qsys2019_id_router_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779778 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_id_router " "Found entity 2: De0_Nano_Qsys2019_id_router" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_id_router_002.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787779782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_id_router_002.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787779782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_id_router_002_default_decode " "Found entity 1: De0_Nano_Qsys2019_id_router_002_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779783 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_id_router_002 " "Found entity 2: De0_Nano_Qsys2019_id_router_002" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_id_router_003.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787779788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_id_router_003.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575787779788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_id_router_003_default_decode " "Found entity 1: De0_Nano_Qsys2019_id_router_003_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779789 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_id_router_003 " "Found entity 2: De0_Nano_Qsys2019_id_router_003" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_irq_mapper " "Found entity 1: De0_Nano_Qsys2019_irq_mapper" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_irq_mapper.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_jtag_uart_sim_scfifo_w " "Found entity 1: De0_Nano_Qsys2019_jtag_uart_sim_scfifo_w" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779800 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_jtag_uart_scfifo_w " "Found entity 2: De0_Nano_Qsys2019_jtag_uart_scfifo_w" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779800 ""} { "Info" "ISGN_ENTITY_NAME" "3 De0_Nano_Qsys2019_jtag_uart_sim_scfifo_r " "Found entity 3: De0_Nano_Qsys2019_jtag_uart_sim_scfifo_r" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779800 ""} { "Info" "ISGN_ENTITY_NAME" "4 De0_Nano_Qsys2019_jtag_uart_scfifo_r " "Found entity 4: De0_Nano_Qsys2019_jtag_uart_scfifo_r" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779800 ""} { "Info" "ISGN_ENTITY_NAME" "5 De0_Nano_Qsys2019_jtag_uart " "Found entity 5: De0_Nano_Qsys2019_jtag_uart" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_onchip_memory2 " "Found entity 1: De0_Nano_Qsys2019_onchip_memory2" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_pio_data " "Found entity 1: De0_Nano_Qsys2019_pio_data" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_data.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_pio_led " "Found entity 1: De0_Nano_Qsys2019_pio_led" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_demux " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_demux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_demux_003 " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_demux_003" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_mux " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_mux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_mux_001 " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_mux_001" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_sdram_input_efifo_module " "Found entity 1: De0_Nano_Qsys2019_sdram_input_efifo_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779840 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_sdram " "Found entity 2: De0_Nano_Qsys2019_sdram" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_sysid " "Found entity 1: De0_Nano_Qsys2019_sysid" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sysid.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_uart_0_tx " "Found entity 1: De0_Nano_Qsys2019_uart_0_tx" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779851 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_uart_0_rx_stimulus_source " "Found entity 2: De0_Nano_Qsys2019_uart_0_rx_stimulus_source" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779851 ""} { "Info" "ISGN_ENTITY_NAME" "3 De0_Nano_Qsys2019_uart_0_rx " "Found entity 3: De0_Nano_Qsys2019_uart_0_rx" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779851 ""} { "Info" "ISGN_ENTITY_NAME" "4 De0_Nano_Qsys2019_uart_0_regs " "Found entity 4: De0_Nano_Qsys2019_uart_0_regs" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779851 ""} { "Info" "ISGN_ENTITY_NAME" "5 De0_Nano_Qsys2019_uart_0 " "Found entity 5: De0_Nano_Qsys2019_uart_0" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779874 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787779933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787779933 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(2074) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(2076) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(2232) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(3060) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779971 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(316) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(326) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(336) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(680) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1575787779985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "First_Niosii " "Elaborating entity \"First_Niosii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575787780398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019 De0_Nano_Qsys2019:inst " "Elaborating entity \"De0_Nano_Qsys2019\" for hierarchy \"De0_Nano_Qsys2019:inst\"" {  } { { "First_Niosii.bdf" "inst" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 200 800 1376 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu " "Elaborating entity \"De0_Nano_Qsys2019_cpu\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_test_bench De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench " "Elaborating entity \"De0_Nano_Qsys2019_cpu_test_bench\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_test_bench" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_ic_data_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data " "Elaborating entity \"De0_Nano_Qsys2019_cpu_ic_data_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_ic_data" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787780682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787780682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_ic_tag_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag " "Elaborating entity \"De0_Nano_Qsys2019_cpu_ic_tag_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_ic_tag" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joh1 " "Found entity 1: altsyncram_joh1" {  } { { "db/altsyncram_joh1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_joh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787780782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787780782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_joh1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_joh1:auto_generated " "Elaborating entity \"altsyncram_joh1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_joh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_bht_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht " "Elaborating entity \"De0_Nano_Qsys2019_cpu_bht_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_bht" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ch1 " "Found entity 1: altsyncram_9ch1" {  } { { "db/altsyncram_9ch1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_9ch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787780913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787780913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ch1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_9ch1:auto_generated " "Elaborating entity \"altsyncram_9ch1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_9ch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_register_bank_a_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a " "Elaborating entity \"De0_Nano_Qsys2019_cpu_register_bank_a_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_register_bank_a" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787780941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qg1 " "Found entity 1: altsyncram_9qg1" {  } { { "db/altsyncram_9qg1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_9qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787781012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787781012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qg1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated " "Elaborating entity \"altsyncram_9qg1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_register_bank_b_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b " "Elaborating entity \"De0_Nano_Qsys2019_cpu_register_bank_b_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_register_bank_b" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqg1 " "Found entity 1: altsyncram_aqg1" {  } { { "db/altsyncram_aqg1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_aqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787781158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787781158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqg1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aqg1:auto_generated " "Elaborating entity \"altsyncram_aqg1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_dc_tag_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag " "Elaborating entity \"De0_Nano_Qsys2019_cpu_dc_tag_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_dc_tag" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71h1 " "Found entity 1: altsyncram_71h1" {  } { { "db/altsyncram_71h1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_71h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787781310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787781310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71h1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_71h1:auto_generated " "Elaborating entity \"altsyncram_71h1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_71h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_dc_data_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data " "Elaborating entity \"De0_Nano_Qsys2019_cpu_dc_data_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_dc_data" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787781439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787781439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_dc_victim_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim " "Elaborating entity \"De0_Nano_Qsys2019_cpu_dc_victim_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_dc_victim" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787781535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787781535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_mult_cell De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell " "Elaborating entity \"De0_Nano_Qsys2019_cpu_mult_cell\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_mult_cell" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787781641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787781641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781691 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575787781697 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787781967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787782291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787782291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782303 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575787782311 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_debug De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_debug\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_debug" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_ocimem De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_ocimem\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_ocimem" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_ociram_sp_ram_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram " "Elaborating entity \"De0_Nano_Qsys2019_cpu_ociram_sp_ram_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_ociram_sp_ram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b81 " "Found entity 1: altsyncram_4b81" {  } { { "db/altsyncram_4b81.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_4b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787782896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787782896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4b81 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4b81:auto_generated " "Elaborating entity \"altsyncram_4b81\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4b81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_avalon_reg De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_avalon_reg\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_break De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_break\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_break" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_xbrk De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_xbrk\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_dbrk De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_dbrk\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_itrace De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_itrace\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787782995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_dtrace De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_td_mode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\|De0_Nano_Qsys2019_cpu_nios2_oci_td_mode:De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_td_mode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\|De0_Nano_Qsys2019_cpu_nios2_oci_td_mode:De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_fifo De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count:De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count:De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_oci_test_bench De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_oci_test_bench:the_De0_Nano_Qsys2019_cpu_oci_test_bench " "Elaborating entity \"De0_Nano_Qsys2019_cpu_oci_test_bench\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_oci_test_bench:the_De0_Nano_Qsys2019_cpu_oci_test_bench\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_oci_test_bench" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_pib De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_pib:the_De0_Nano_Qsys2019_cpu_nios2_oci_pib " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_pib\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_pib:the_De0_Nano_Qsys2019_cpu_nios2_oci_pib\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_pib" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_im De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_im\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_im" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper " "Elaborating entity \"De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_jtag_debug_module_tck De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck " "Elaborating entity \"De0_Nano_Qsys2019_cpu_jtag_debug_module_tck\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk " "Elaborating entity \"De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "De0_Nano_Qsys2019_cpu_jtag_debug_module_phy" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_jtag_uart De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart " "Elaborating entity \"De0_Nano_Qsys2019_jtag_uart\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "jtag_uart" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_jtag_uart_scfifo_w De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w " "Elaborating entity \"De0_Nano_Qsys2019_jtag_uart_scfifo_w\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "the_De0_Nano_Qsys2019_jtag_uart_scfifo_w" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "wfifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787783183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783184 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575787783184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_jtag_uart_scfifo_r De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r " "Elaborating entity \"De0_Nano_Qsys2019_jtag_uart_scfifo_r\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "the_De0_Nano_Qsys2019_jtag_uart_scfifo_r" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787783718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783718 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575787783718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_onchip_memory2 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2 " "Elaborating entity \"De0_Nano_Qsys2019_onchip_memory2\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "onchip_memory2" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file De0_Nano_Qsys2019_onchip_memory2.hex " "Parameter \"init_file\" = \"De0_Nano_Qsys2019_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783736 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575787783736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dnd1 " "Found entity 1: altsyncram_dnd1" {  } { { "db/altsyncram_dnd1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_dnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787783874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787783874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dnd1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_dnd1:auto_generated " "Elaborating entity \"altsyncram_dnd1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_dnd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787783879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_sysid De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sysid:sysid " "Elaborating entity \"De0_Nano_Qsys2019_sysid\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sysid:sysid\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sysid" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_pio_led De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_led " "Elaborating entity \"De0_Nano_Qsys2019_pio_led\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_led\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_led" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_sdram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram " "Elaborating entity \"De0_Nano_Qsys2019_sdram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_sdram_input_efifo_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module " "Elaborating entity \"De0_Nano_Qsys2019_sdram_input_efifo_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "the_De0_Nano_Qsys2019_sdram_input_efifo_module" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0 " "Elaborating entity \"De0_Nano_Qsys2019_uart_0\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "uart_0" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_tx De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_tx\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_tx" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_rx De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_rx\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_rx" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_rx_stimulus_source De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx\|De0_Nano_Qsys2019_uart_0_rx_stimulus_source:the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_rx_stimulus_source\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx\|De0_Nano_Qsys2019_uart_0_rx_stimulus_source:the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_regs De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_regs\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_regs" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_pio_data De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_data:pio_data " "Elaborating entity \"De0_Nano_Qsys2019_pio_data\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_data:pio_data\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_data" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_instruction_master_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_data_master_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "onchip_memory2_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sysid_control_slave_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_led_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "uart_0_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router " "Elaborating entity \"De0_Nano_Qsys2019_addr_router\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "addr_router" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router\|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_addr_router_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router\|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router_001 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001 " "Elaborating entity \"De0_Nano_Qsys2019_addr_router_001\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "addr_router_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router_001_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001\|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_addr_router_001_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001\|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router " "Elaborating entity \"De0_Nano_Qsys2019_id_router\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "id_router" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router\|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_id_router_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router\|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_002 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002 " "Elaborating entity \"De0_Nano_Qsys2019_id_router_002\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "id_router_002" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_002_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002\|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_id_router_002_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002\|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_003 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003 " "Elaborating entity \"De0_Nano_Qsys2019_id_router_003\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "id_router_003" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_003_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003\|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_id_router_003_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003\|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter De0_Nano_Qsys2019:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "limiter" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "burst_adapter" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rst_controller" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cmd_xbar_demux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"De0_Nano_Qsys2019_cmd_xbar_demux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cmd_xbar_demux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cmd_xbar_demux_001 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"De0_Nano_Qsys2019_cmd_xbar_demux_001\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cmd_xbar_demux_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cmd_xbar_mux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"De0_Nano_Qsys2019_cmd_xbar_mux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cmd_xbar_mux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" "arb" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_demux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_demux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_demux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_demux_003 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_demux_003\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_demux_003" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_mux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_mux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_mux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" "arb" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_mux_001 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_mux_001\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_mux_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "width_adapter" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "width_adapter_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784767 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575787784774 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575787784774 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575787784774 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575787784774 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_irq_mapper De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_irq_mapper:irq_mapper " "Elaborating entity \"De0_Nano_Qsys2019_irq_mapper\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_irq_mapper:irq_mapper\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "irq_mapper" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo echo:inst2 " "Elaborating entity \"echo\" for hierarchy \"echo:inst2\"" {  } { { "First_Niosii.bdf" "inst2" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 832 448 672 912 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787784790 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in echo.v(14) " "Verilog HDL Always Construct warning at echo.v(14): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575787784792 "|First_Niosii|echo:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in_buf echo.v(17) " "Verilog HDL Always Construct warning at echo.v(17): variable \"Data_in_buf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575787784792 "|First_Niosii|echo:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_in_buf echo.v(11) " "Verilog HDL Always Construct warning at echo.v(11): inferring latch(es) for variable \"Data_in_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575787784792 "|First_Niosii|echo:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out_buf echo.v(11) " "Verilog HDL Always Construct warning at echo.v(11): inferring latch(es) for variable \"Data_out_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[0\] echo.v(17) " "Inferred latch for \"Data_out_buf\[0\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[1\] echo.v(17) " "Inferred latch for \"Data_out_buf\[1\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[2\] echo.v(17) " "Inferred latch for \"Data_out_buf\[2\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[3\] echo.v(17) " "Inferred latch for \"Data_out_buf\[3\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[4\] echo.v(17) " "Inferred latch for \"Data_out_buf\[4\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[5\] echo.v(17) " "Inferred latch for \"Data_out_buf\[5\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[6\] echo.v(17) " "Inferred latch for \"Data_out_buf\[6\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[7\] echo.v(17) " "Inferred latch for \"Data_out_buf\[7\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[8\] echo.v(17) " "Inferred latch for \"Data_out_buf\[8\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[9\] echo.v(17) " "Inferred latch for \"Data_out_buf\[9\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[10\] echo.v(17) " "Inferred latch for \"Data_out_buf\[10\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784793 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[11\] echo.v(17) " "Inferred latch for \"Data_out_buf\[11\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[12\] echo.v(17) " "Inferred latch for \"Data_out_buf\[12\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[13\] echo.v(17) " "Inferred latch for \"Data_out_buf\[13\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[14\] echo.v(17) " "Inferred latch for \"Data_out_buf\[14\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[15\] echo.v(17) " "Inferred latch for \"Data_out_buf\[15\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[0\] echo.v(17) " "Inferred latch for \"Data_in_buf\[0\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[1\] echo.v(17) " "Inferred latch for \"Data_in_buf\[1\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[2\] echo.v(17) " "Inferred latch for \"Data_in_buf\[2\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[3\] echo.v(17) " "Inferred latch for \"Data_in_buf\[3\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[4\] echo.v(17) " "Inferred latch for \"Data_in_buf\[4\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[5\] echo.v(17) " "Inferred latch for \"Data_in_buf\[5\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[6\] echo.v(17) " "Inferred latch for \"Data_in_buf\[6\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[7\] echo.v(17) " "Inferred latch for \"Data_in_buf\[7\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[8\] echo.v(17) " "Inferred latch for \"Data_in_buf\[8\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784794 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[9\] echo.v(17) " "Inferred latch for \"Data_in_buf\[9\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784795 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[10\] echo.v(17) " "Inferred latch for \"Data_in_buf\[10\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784795 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[11\] echo.v(17) " "Inferred latch for \"Data_in_buf\[11\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784795 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[12\] echo.v(17) " "Inferred latch for \"Data_in_buf\[12\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784795 "|First_Niosii|echo:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_in_buf\[13\] echo.v(17) " "Inferred latch for \"Data_in_buf\[13\]\" at echo.v(17)" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575787784795 "|First_Niosii|echo:inst2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1575787786460 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[0\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[0\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[1\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[1\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[2\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[2\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[3\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[3\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[4\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[4\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[5\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[5\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[6\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[6\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[7\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[7\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[8\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[8\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[9\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[9\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[10\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[10\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[11\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[11\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[12\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[12\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[13\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[13\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[14\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[14\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "echo:inst2\|Data_out\[15\] " "Converted tri-state buffer \"echo:inst2\|Data_out\[15\]\" feeding internal logic into a wire" {  } { { "echo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575787790024 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1575787790024 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1575787792087 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1575787792087 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|Add18\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "Add18" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787795514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787795514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787795514 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575787795514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787795580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795580 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575787795580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787795638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787795638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795693 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575787795693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787795752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787795752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575787795766 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575787795766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575787795826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575787795826 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1575787797113 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1575787797113 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1575787797298 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1575787797298 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1575787797298 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1575787797298 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1575787797298 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575787797323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 440 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 44 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 354 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 60 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 304 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5505 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5901 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 393 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5933 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9157 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9306 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5864 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 990 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575787797664 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575787797665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "First_Niosii.bdf" "" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 504 120 296 520 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575787800776 "|First_Niosii|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575787800776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787801448 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "325 " "325 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575787804184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787804673 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575787804871 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575787804871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575787804975 "|First_Niosii|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575787804975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787805133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.map.smsg " "Generated suppressed messages file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575787805995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575787807750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575787807750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5669 " "Implemented 5669 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575787809098 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575787809098 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575787809098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5327 " "Implemented 5327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575787809098 ""} { "Info" "ICUT_CUT_TM_RAMS" "283 " "Implemented 283 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575787809098 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1575787809098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575787809098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575787809272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 17:50:09 2019 " "Processing ended: Sun Dec 08 17:50:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575787809272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575787809272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575787809272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575787809272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575787811211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575787811212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 17:50:10 2019 " "Processing started: Sun Dec 08 17:50:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575787811212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575787811212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off First_Niosii -c First_Niosii " "Command: quartus_fit --read_settings_files=off --write_settings_files=off First_Niosii -c First_Niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575787811212 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575787811415 ""}
{ "Info" "0" "" "Project  = First_Niosii" {  } {  } 0 0 "Project  = First_Niosii" 0 0 "Fitter" 0 0 1575787811416 ""}
{ "Info" "0" "" "Revision = First_Niosii" {  } {  } 0 0 "Revision = First_Niosii" 0 0 "Fitter" 0 0 1575787811416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1575787811775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "First_Niosii EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"First_Niosii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575787811879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575787811938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575787811939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575787811939 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575787812807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575787812836 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575787813410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575787813410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575787813410 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575787813410 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15916 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575787813436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15918 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575787813436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15920 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575787813436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15922 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575787813436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15924 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575787813436 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575787813436 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575787813442 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575787813499 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1575787815328 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787815337 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575787815337 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "First_Niosii.sdc " "Synopsys Design Constraints File file not found: 'First_Niosii.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575787815468 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575787815491 "|First_Niosii|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] " "Node: De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575787815491 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_command|data_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787815596 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787815596 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787815596 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1575787815596 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575787815597 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575787815597 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575787815597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "First_Niosii.bdf" "" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 144 528 704 160 "DRAM_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15856 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815978 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575787815978 ""}  } { { "First_Niosii.bdf" "" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 224 304 472 240 "CLOCK_50" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15904 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815979 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 6397 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\]  " "Automatically promoted node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|readdata\[0\] " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|readdata\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_command|readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 6243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575787815979 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_command|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 6233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575787815979 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815981 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 15282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815981 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 2799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815981 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575787815981 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 6389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815981 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|active_cs_n~0 " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 7254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|active_rnw~3 " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|active_rnw~3" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 7288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 7325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 6389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|i_refs\[0\] " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 1497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|i_refs\[2\] " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 1495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|i_refs\[1\] " "Destination node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 1496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575787815982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575787815982 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575787815983 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 571 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 0 { 0 ""} 0 2805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575787815983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575787817406 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575787817420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575787817421 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575787817437 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575787818534 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1575787818534 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1575787818534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575787818536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575787818550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575787820206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1575787820221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1575787820221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1575787820221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1575787820221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1575787820221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1575787820221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575787820221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575787820462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575787822858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575787824976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575787825074 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575787826972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575787826972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575787828545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575787831759 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575787831759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575787833158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575787833162 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575787833162 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575787833162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575787833415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575787833505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575787834525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575787834614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575787835758 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575787837408 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575787838096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.fit.smsg " "Generated suppressed messages file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575787838809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575787841225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 17:50:41 2019 " "Processing ended: Sun Dec 08 17:50:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575787841225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575787841225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575787841225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575787841225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575787842836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575787842837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 17:50:42 2019 " "Processing started: Sun Dec 08 17:50:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575787842837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575787842837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off First_Niosii -c First_Niosii " "Command: quartus_asm --read_settings_files=off --write_settings_files=off First_Niosii -c First_Niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575787842837 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575787845107 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575787845153 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1575787845154 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1575787845305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575787845975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 17:50:45 2019 " "Processing ended: Sun Dec 08 17:50:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575787845975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575787845975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575787845975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575787845975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575787846694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575787847742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575787847743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 17:50:47 2019 " "Processing started: Sun Dec 08 17:50:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575787847743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575787847743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta First_Niosii -c First_Niosii " "Command: quartus_sta First_Niosii -c First_Niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575787847743 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575787847882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575787848352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575787848353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575787848417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575787848417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1575787849386 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575787849588 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1575787849588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "First_Niosii.sdc " "Synopsys Design Constraints File file not found: 'First_Niosii.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575787849698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575787849715 "|First_Niosii|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] " "Node: De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575787849715 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_command|data_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787849946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787849946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787849946 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1575787849946 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575787849947 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1575787849984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.522 " "Worst-case setup slack is 45.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.522         0.000 altera_reserved_tck  " "   45.522         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787850024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787850037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.351 " "Worst-case recovery slack is 47.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.351         0.000 altera_reserved_tck  " "   47.351         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787850048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.239 " "Worst-case removal slack is 1.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239         0.000 altera_reserved_tck  " "    1.239         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787850060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.625 " "Worst-case minimum pulse width slack is 49.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625         0.000 altera_reserved_tck  " "   49.625         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787850226 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.484 ns " "Worst Case Available Settling Time: 197.484 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787850406 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575787850420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575787850480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575787852071 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575787852444 "|First_Niosii|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] " "Node: De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575787852444 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_command|data_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787852457 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787852457 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787852457 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1575787852457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.042 " "Worst-case setup slack is 46.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.042         0.000 altera_reserved_tck  " "   46.042         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787852487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787852500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.680 " "Worst-case recovery slack is 47.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.680         0.000 altera_reserved_tck  " "   47.680         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787852513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127         0.000 altera_reserved_tck  " "    1.127         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787852527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.605 " "Worst-case minimum pulse width slack is 49.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.605         0.000 altera_reserved_tck  " "   49.605         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787852539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.750 ns " "Worst Case Available Settling Time: 197.750 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787852673 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575787852688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575787853108 "|First_Niosii|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] " "Node: De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_command\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575787853109 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_command|data_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787853122 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787853122 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575787853122 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1575787853122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.643 " "Worst-case setup slack is 47.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.643         0.000 altera_reserved_tck  " "   47.643         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787853141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787853158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.633 " "Worst-case recovery slack is 48.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.633         0.000 altera_reserved_tck  " "   48.633         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787853175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.681 " "Worst-case removal slack is 0.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681         0.000 altera_reserved_tck  " "    0.681         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787853190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482         0.000 altera_reserved_tck  " "   49.482         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575787853201 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.628 ns " "Worst Case Available Settling Time: 198.628 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1575787853453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575787854199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575787854200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575787854537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 17:50:54 2019 " "Processing ended: Sun Dec 08 17:50:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575787854537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575787854537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575787854537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575787854537 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus II Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575787855450 ""}
