
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	-init encounter.tcl 
Date:		Wed Dec 21 23:22:08 2022
Host:		ece-498hk-03.ece.illinois.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (1core*4cpus*Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz 22528KB)
OS:		AlmaLinux release 8.6 (Sky Tiger)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.10 fill procedures
Sourcing file "encounter.tcl" ...
<CMD> set init_lef_file {/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef}
<CMD> set init_verilog .././vlogout/toplevel_498.gate.v
<CMD> set init_top_cell toplevel_498
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000.0ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
Set Default Input Pin Transition as 120 ps.
<CMD> set delaycal_input_transition_delay 120.0ps
<CMD> set extract_shrink_factor 1.0
<CMD> setLibraryUnit -time 1ns
<CMD> setLibraryUnit -cap 1pf
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net vss
<CMD> set init_assign_buffer 0
<CMD> set init_mmmc_file timingSetup.viewDefinition
<CMD> init_design
#% Begin Load MMMC data ... (date=12/21 23:22:29, mem=851.4M)
#% End Load MMMC data ... (date=12/21 23:22:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.4M, current mem=852.4M)

Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef ...
WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
 The USEMINSPACING PIN statement will be ignored. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 57.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1382.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1385.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1386.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1390.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1393.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1394.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1398.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1401.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1402.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1406.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1409.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1410.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1414.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1417.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1418.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1422.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1425.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1426.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1430.

Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef at line 2.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA2A10TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Dec 21 23:22:29 2022
viaInitial ends at Wed Dec 21 23:22:29 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from timingSetup.viewDefinition
Reading slowLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib' ...
Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 890 cells in library 'scadv10_cln65gp_rvt_ss_0p9v_125c' 
Reading fastLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib' ...
Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
Read 890 cells in library 'scadv10_cln65gp_rvt_ff_1p1v_m40c' 
*** End library_loading (cpu=0.05min, real=0.07min, mem=71.3M, fe_cpu=0.37min, fe_real=0.42min, fe_mem=876.2M) ***
#% Begin Load netlist data ... (date=12/21 23:22:33, mem=882.4M)
*** Begin netlist parsing (mem=876.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 890 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '.././vlogout/toplevel_498.gate.v'

*** Memory Usage v#1 (Current mem = 925.246M, initial mem = 316.102M) ***
*** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=925.2M) ***
#% End Load netlist data ... (date=12/21 23:22:34, total cpu=0:00:00.9, real=0:00:01.0, peak res=970.9M, current mem=970.9M)
Set top cell to toplevel_498.
Hooked 1780 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell toplevel_498 ...
*** Netlist is unique.
** info: there are 1829 modules.
** info: there are 113558 stdCell insts.

*** Memory Usage v#1 (Current mem = 1038.160M, initial mem = 316.102M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: slowView
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fastView
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '.././sdcout/toplevel_498.gate.sdc' ...
Current (total cpu=0:00:24.4, real=0:00:27.0, peak res=1324.7M, current mem=1324.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .././sdcout/toplevel_498.gate.sdc, Line 9).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller/qspi_controller/s_pclk' (File .././sdcout/toplevel_498.gate.sdc, Line 47).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller/qspi_controller/qspi_ck_o' (File .././sdcout/toplevel_498.gate.sdc, Line 47).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File .././sdcout/toplevel_498.gate.sdc, Line 57).

INFO (CTE): Reading of timing constraints file .././sdcout/toplevel_498.gate.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1366.5M, current mem=1366.5M)
Current (total cpu=0:00:24.5, real=0:00:27.0, peak res=1366.5M, current mem=1366.5M)
Total number of combinational cells: 627
Total number of sequential cells: 254
Total number of tristate cells: 9
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: FRICGX0P5BA10TR FRICGX0P6BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX11BA10TR FRICGX13BA10TR FRICGX16BA10TR FRICGX1BA10TR FRICGX1P2BA10TR FRICGX1P4BA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX3BA10TR FRICGX2P5BA10TR FRICGX4BA10TR FRICGX3P5BA10TR FRICGX5BA10TR FRICGX6BA10TR FRICGX7P5BA10TR FRICGX9BA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFHX11MA10TR BUFHX13MA10TR BUFHX16MA10TR BUFHX1MA10TR BUFHX1P2MA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFHX5MA10TR BUFHX6MA10TR BUFHX7P5MA10TR BUFHX9MA10TR BUFX0P7BA10TR BUFX0P7MA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16BA10TR BUFX16MA10TR BUFX1MA10TR BUFX1BA10TR BUFX1P2BA10TR BUFX1P2MA10TR BUFX1P4BA10TR BUFX1P4MA10TR BUFX1P7BA10TR BUFX1P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX2P5BA10TR BUFX2P5MA10TR BUFX3MA10TR BUFX3BA10TR BUFX3P5BA10TR BUFX3P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6MA10TR BUFX6BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFX9MA10TR
Total number of usable buffers: 74
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX0P5BA10TR INVX0P5MA10TR INVX0P6BA10TR INVX0P6MA10TR INVX0P7BA10TR INVX0P7MA10TR INVX0P8MA10TR INVX0P8BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16BA10TR INVX16MA10TR INVX1MA10TR INVX1BA10TR INVX1P2BA10TR INVX1P2MA10TR INVX1P4BA10TR INVX1P4MA10TR INVX1P7BA10TR INVX1P7MA10TR INVX2MA10TR INVX2BA10TR INVX2P5BA10TR INVX2P5MA10TR INVX3MA10TR INVX3BA10TR INVX3P5BA10TR INVX3P5MA10TR INVX4MA10TR INVX4BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR
Total number of usable inverters: 40
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY2X0P5MA10TR DLY4X0P5MA10TR
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
*** Message Summary: 1849 warning(s), 0 error(s)

<CMD> saveDesign toplevel_498.init.enc
#% Begin save design ... (date=12/21 23:22:35, mem=1370.5M)
% Begin Save ccopt configuration ... (date=12/21 23:22:35, mem=1370.5M)
% End Save ccopt configuration ... (date=12/21 23:22:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=1371.6M, current mem=1371.6M)
% Begin Save netlist data ... (date=12/21 23:22:36, mem=1371.6M)
Writing Binary DB to toplevel_498.init.enc.dat/toplevel_498.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/21 23:22:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1376.6M, current mem=1372.2M)
Saving symbol-table file ...
Saving congestion map file toplevel_498.init.enc.dat/toplevel_498.route.congmap.gz ...
% Begin Save AAE data ... (date=12/21 23:22:36, mem=1374.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/21 23:22:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.5M, current mem=1374.5M)
Saving preference file toplevel_498.init.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/21 23:22:37, mem=1377.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/21 23:22:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1379.2M, current mem=1379.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/21 23:22:37, mem=1379.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/21 23:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1379.9M, current mem=1379.9M)
% Begin Save routing data ... (date=12/21 23:22:37, mem=1379.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1345.7M) ***
% End Save routing data ... (date=12/21 23:22:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1380.7M, current mem=1380.7M)
Saving property file toplevel_498.init.enc.dat/toplevel_498.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1348.7M) ***
% Begin Save power constraints data ... (date=12/21 23:22:38, mem=1382.0M)
% End Save power constraints data ... (date=12/21 23:22:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1382.0M, current mem=1382.0M)
default_rc_corner
Generated self-contained design toplevel_498.init.enc.dat
#% End save design ... (date=12/21 23:22:38, total cpu=0:00:01.5, real=0:00:03.0, peak res=1406.8M, current mem=1386.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> floorPlan -s 825 825 0 0 0 0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setObjFPlanPolygon cell toplevel_498 0 0 825 825
**ERROR: (IMPFP-10102):	Design boundary shape cannot be adjusted due to the design has rectilinear shape.  Do "setFPlanMode -enableRectilinearDesign true" and re-run the command again.
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 4 -pin external_qspi_ck_o
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.5 real = 0:00:01.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 5 -pin external_qspi_cs_o
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1384.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7 -pin {gpio_pins[0]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8 -pin {gpio_pins[1]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 9 -pin {gpio_pins[2]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10 -pin {gpio_pins[3]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 11 -pin {gpio_pins[4]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 12 -pin {gpio_pins[5]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 13 -pin {gpio_pins[6]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 14 -pin {gpio_pins[7]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 15 -pin {gpio_pins[8]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 16 -pin {gpio_pins[9]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 17 -pin {external_qspi_pins[0]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 18 -pin {external_qspi_pins[1]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 19 -pin {external_qspi_pins[2]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 20 -pin {external_qspi_pins[3]}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1 -pin clk
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 2 -pin rst
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 3 -pin set_programming_mode
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.3M).
<CMD> setMultiCpuUsage -localCpu 4
<CMD> timeDesign -preplace
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:27.6/0:00:29.6 (0.9), mem = 1385.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 4 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1671 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=1684.95)
Total number of fetched objects 116828
End delay calculation. (MEM=2076.75 CPU=0:00:15.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2076.75 CPU=0:00:18.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:26.8 real=0:00:10.0 totSessionCpu=0:01:01 mem=2075.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.190  | -0.190  | 32.866  | 28.903  |
|           TNS (ns):| -0.515  | -0.515  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |    0    |
|          All Paths:|  31991  |  31985  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

Density: 75.865%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 39.43 sec
Total Real time: 18.0 sec
Total Memory Usage: 1827.230469 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:39.4/0:00:17.7 (2.2), totSession cpu/real = 0:01:07.0/0:00:47.3 (1.4), mem = 1827.2M
<CMD> setPlaceMode -congEffort high
<CMD> setPlaceMode -clkGateAware false
<CMD> setPlaceMode -placeIoPins false
<CMD> setPlaceMode -timingDriven true
<CMD> setPlaceMode -fp true
<CMD> setOptMode -preserveAssertions false
<CMD> setOptMode -leakagePowerEffort none
**ERROR: (IMPOPT-7109):	The "-leakagePowerEffort" & "-dynamicPowerEffort" switches are obsolete, pls use "setOptMode -powerEffort <none | low | high> -leakageToDynamicRatio <0.0 -> 1.0>"
<CMD> setOptMode -allEndPoints true
<CMD> setOptMode -fixFanoutLoad true
<CMD> setOptMode -holdFixingEffort high
**WARN: (IMPTCM-125):	Option "-holdFixingEffort" for command setOptMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 6
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer M6
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> setViaGenMode -invoke_verifyGeometry true -create_double_row_cut_via 1 -add_pin_to_pin_via true -respect_signal_routes 1
Setting -add_pin_to_pin_via to 1. ViaGen will drop vias between pins of different cover macro cell.
**WARN: (IMPPP-5022):	Option "-create_double_row_cut_via" is obsolete and can be replaced by "-optimize_cross_via". To avoid this warning and ensure compatibility with future releases, please update your script to use "-optimize_cross_via".
Setting -create_double_row_cut_via to 1. ViaGen will try to fit vias with an additional cut than original by allowing via-metal enclosure to overlap existing metal wires outside the intersection area for one-row or one-column vias.
Setting -invoke_verifyGeometry to 1. ViaGen will call verify_drc at the end to detect minStep violations and then fixVia to fix them. This may impact its performance negatively.
Setting -respect_signal_routes to 1. ViaGen will read pre-existing signal routes and will avoid DRC violations with them. This may impact its performance negatively.
<CMD> setAddRingOption -avoid_short 1
**WARN: (IMPPP-4018):	Command "setAddRingOption" is obsolete and has been replaced by "setAddRingMode". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode".
addRing command will avoid shorts while creating rings.
<CMD> addRing -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {vss vdd}
#% Begin addRing (date=12/21 23:22:57, mem=1638.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1827.2M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/21 23:22:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.2M, current mem=1639.2M)
<CMD> addStripe -block_ring_top_layer_limit M5 -max_same_layer_jog_length 0.56 -padcore_ring_bottom_layer_limit M1 -number_of_sets 6 -padcore_ring_top_layer_limit M4 -spacing 1.84 -merge_stripes_value 0.28 -layer M5 -block_ring_bottom_layer_limit M1 -width 1 -nets { vss vdd }
#% Begin addStripe (date=12/21 23:22:57, mem=1639.2M)

Initialize fgc environment(mem: 1827.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1827.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1827.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1827.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1827.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for vss is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |       12       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/21 23:22:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.6M, current mem=1641.6M)
<CMD> sroute
#% Begin sroute (date=12/21 23:22:57, mem=1641.6M)
*** Begin SPECIAL ROUTE on Wed Dec 21 23:22:57 2022 ***
SPECIAL ROUTE ran on directory: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/pnr
SPECIAL ROUTE ran on machine: ece-498hk-03.ece.illinois.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3168.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 18 layers, 9 routing layers, 1 overlap layer
Read in 916 macros, 150 used
Read in 149 components
  149 core components: 149 unplaced, 0 placed, 0 fixed
Read in 43 physical pins
  43 physical pins: 0 unplaced, 19 placed, 24 fixed
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 43 terminals
Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for vdd FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for vss FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 413
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3170.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 43 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


Calling verify_drc with messages suppressed...
verify_drc starts at Wed Dec 21 23:22:58 2022
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 3 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: -7.0M) ***

Un-suppress "**DIAG ..." messages.
Un-suppress "**WARN ..." messages.
verify_drc ends at Wed Dec 21 23:22:58 2022
sroute created 413 wires.
ViaGen created 9912 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       413      |       NA       |
|  VIA1  |      2478      |        0       |
|  VIA2  |      2478      |        0       |
|  VIA3  |      2478      |        0       |
|  VIA4  |      2478      |        0       |
+--------+----------------+----------------+
#% End sroute (date=12/21 23:22:58, total cpu=0:00:00.9, real=0:00:01.0, peak res=1654.0M, current mem=1654.0M)
<CMD> addEndCap -prefix PwrCap -preCap FILLCAP16A10TR -postCap FILLCAP16A10TR -flipY
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-flipY' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -flipY true'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -flipY true' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Minimum row-size in sites for endcap insertion = 33.
Minimum number of sites for row blockage       = 1.
Inserted 412 pre-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
Inserted 412 post-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
For 824 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> addWellTap -cell FILLTIE2A10TR -cellInterval 30 -prefix TAP
For 11536 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 11536 well-taps <FILLTIE2A10TR> cells (prefix TAP).
<CMD> setNanoRouteMode -routeInsertAntennaDiode false
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 851 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:07.5) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 12360 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1981.7M)" ...
<CMD> setDelayCalMode -engine feDc
No user-set net weight.
Net fanout histogram:
2		: 70328 (60.6%) nets
3		: 32308 (27.8%) nets
4     -	14	: 10983 (9.5%) nets
15    -	39	: 2065 (1.8%) nets
40    -	79	: 139 (0.1%) nets
80    -	159	: 156 (0.1%) nets
160   -	319	: 70 (0.1%) nets
320   -	639	: 16 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=125231 (12360 fixed + 112871 movable) #buf cell=0 #inv cell=8112 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=116070 #term=454006 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
stdCell: 125231 single + 0 double + 0 multi
Total standard cell length = 264.6428 (mm), area = 0.5293 (mm^2)
Average module density = 0.782.
Density for the design = 0.782.
       = stdcell_area 1286958 sites (514783 um^2) / alloc_area 1645369 sites (658148 um^2).
Pin Density = 0.2671.
            = total # of pins 454006 / total area 1699500.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 10 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.025e+04 (2.36e+04 2.67e+04)
              Est.  stn bbox = 6.000e+04 (2.86e+04 3.13e+04)
              cpu = 0:00:03.1 real = 0:00:01.0 mem = 2384.2M
Iteration  2: Total net bbox = 5.025e+04 (2.36e+04 2.67e+04)
              Est.  stn bbox = 6.000e+04 (2.86e+04 3.13e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2385.9M
Iteration  3: Total net bbox = 7.071e+04 (3.53e+04 3.54e+04)
              Est.  stn bbox = 9.857e+04 (4.97e+04 4.89e+04)
              cpu = 0:00:07.3 real = 0:00:02.0 mem = 2665.0M
Iteration  4: Total net bbox = 1.279e+06 (7.28e+05 5.51e+05)
              Est.  stn bbox = 1.759e+06 (1.01e+06 7.47e+05)
              cpu = 0:00:12.1 real = 0:00:04.0 mem = 2665.3M
Iteration  5: Total net bbox = 1.375e+06 (7.99e+05 5.76e+05)
              Est.  stn bbox = 1.920e+06 (1.11e+06 8.07e+05)
              cpu = 0:00:12.4 real = 0:00:04.0 mem = 2665.5M
Iteration  6: Total net bbox = 1.491e+06 (8.23e+05 6.68e+05)
              Est.  stn bbox = 2.134e+06 (1.18e+06 9.55e+05)
              cpu = 0:00:20.0 real = 0:00:05.0 mem = 2798.8M
Iteration  7: Total net bbox = 1.585e+06 (9.06e+05 6.78e+05)
              Est.  stn bbox = 2.229e+06 (1.26e+06 9.66e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2699.8M
Iteration  8: Total net bbox = 1.585e+06 (9.06e+05 6.78e+05)
              Est.  stn bbox = 2.229e+06 (1.26e+06 9.66e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2699.8M
Iteration  9: Total net bbox = 1.699e+06 (9.49e+05 7.51e+05)
              Est.  stn bbox = 2.417e+06 (1.34e+06 1.08e+06)
              cpu = 0:00:22.0 real = 0:00:07.0 mem = 2699.8M
Iteration 10: Total net bbox = 1.699e+06 (9.49e+05 7.51e+05)
              Est.  stn bbox = 2.417e+06 (1.34e+06 1.08e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2699.8M
Iteration 11: Total net bbox = 1.867e+06 (1.04e+06 8.26e+05)
              Est.  stn bbox = 2.634e+06 (1.46e+06 1.18e+06)
              cpu = 0:00:32.7 real = 0:00:10.0 mem = 2699.8M
Iteration 12: Total net bbox = 1.867e+06 (1.04e+06 8.26e+05)
              Est.  stn bbox = 2.634e+06 (1.46e+06 1.18e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2699.8M
Iteration 13: Total net bbox = 1.917e+06 (1.07e+06 8.48e+05)
              Est.  stn bbox = 2.694e+06 (1.49e+06 1.20e+06)
              cpu = 0:00:32.6 real = 0:00:10.0 mem = 2699.8M
Iteration 14: Total net bbox = 1.917e+06 (1.07e+06 8.48e+05)
              Est.  stn bbox = 2.694e+06 (1.49e+06 1.20e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2699.8M
Iteration 15: Total net bbox = 1.917e+06 (1.07e+06 8.48e+05)
              Est.  stn bbox = 2.694e+06 (1.49e+06 1.20e+06)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2699.8M
*** cost = 1.917e+06 (1.07e+06 8.48e+05) (cpu for global=0:02:26) real=0:00:47.0***
Placement multithread real runtime: 0:00:47.0 with 4 threads.
Solver runtime cpu: 0:02:11 real: 0:00:37.2
Core Placement runtime cpu: 0:02:24 real: 0:00:47.0
*** End of Placement (cpu=0:02:27, real=0:00:48.0, mem=2699.8M) ***
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -nrgrAware -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -enableCongRepairV3 -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quiet -congRepair
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 2:36, real = 0: 0:58, mem = 2105.8M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
INFO: Finished place_design in floorplan mode - no legalization done.

<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
*** Starting refinePlace (0:03:46 mem=2105.8M) ***
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 112871 insts, mean move: 2.26 um, max move: 16.57 um 
	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__ctrl__68_): (814.55, 488.42) --> (810.40, 476.00)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 2135.1MB
Summary Report:
Instances move: 112871 (out of 112871 movable)
Instances flipped: 0
Mean displacement: 2.26 um
Max displacement: 16.57 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__ctrl__68_) (814.554, 488.418) -> (810.4, 476)
	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 2135.1MB
*** Finished refinePlace (0:03:49 mem=2135.1M) ***
<CMD> addTieHiLo -cell {TIEHIX1MA10TR TIELOX1MA10TR} -createHierPort true -reportHierPort true
Options: No distance constraint, No Fan-out constraint.
Re-routed 116071 nets
INFO: Total Number of Tie Cells (TIEHIX1MA10TR) placed: 1  
Re-routed 1 nets
INFO: Total Number of Tie Cells (TIELOX1MA10TR) placed: 1  
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1978.3M, totSessionCpu=0:04:13 **
Executing: place_opt_design -opt
**ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> optDesign -preCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1978.3M, totSessionCpu=0:04:13 **
**INFO: User settings:
setDesignMode -topRoutingLayer               M6
setExtractRCMode -engine                     preRoute
setDelayCalMode -enable_high_fanout          true
setDelayCalMode -engine                      aae
setDelayCalMode -ignoreNetLoad               false
setDelayCalMode -socv_accuracy_mode          low
setOptMode -allEndPoints                     true
setOptMode -effort                           high
setOptMode -fixFanoutLoad                    true
setOptMode -fixHoldAllowSetupTnsDegrade      false
setOptMode -leakagePowerEffort               none
setOptMode -preserveAssertions               false
setPlaceMode -place_design_floorplan_mode    true
setPlaceMode -place_global_clock_gate_aware  false
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setPlaceMode -timingDriven                   true
setAnalysisMode -analysisType                bcwc
setAnalysisMode -checkType                   setup
setAnalysisMode -clkSrcPath                  false
setAnalysisMode -clockPropagation            forcedIdeal
setRouteMode -earlyGlobalMaxRouteLayer       6

**INFO: Enabling NR-eGR flow for DRV Fixing.
*** optDesign #1 [begin] : totSession cpu/real = 0:04:13.4/0:02:13.9 (1.9), mem = 2251.0M
*** InitOpt #1 [begin] : totSession cpu/real = 0:04:13.4/0:02:13.9 (1.9), mem = 2251.0M
GigaOpt running with 4 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1938.4M, totSessionCpu=0:04:16 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2210.0M)
Extraction called for design 'toplevel_498' of instances=125233 and nets=119694 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2210.004M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2289.99)
Total number of fetched objects 116143
End delay calculation. (MEM=2499.45 CPU=0:00:19.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2499.45 CPU=0:00:23.8 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:33.3 real=0:00:11.0 totSessionCpu=0:04:51 mem=2530.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -28.914 |
|           TNS (ns):|-995.327 |
|    Violating Paths:|   36    |
|          All Paths:|  31991  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1560 (1560)    |   -1.848   |   1561 (1561)    |
|   max_tran     |  14779 (133618)  |  -49.722   |  14779 (133851)  |
|   max_fanout   |      2 (2)       |   -1190    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.377%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:16, mem = 2076.1M, totSessionCpu=0:04:54 **
*** InitOpt #1 [finish] : cpu/real = 0:00:40.5/0:00:16.6 (2.4), totSession cpu/real = 0:04:53.9/0:02:30.5 (2.0), mem = 2332.0M
*** Starting optimizing excluded clock nets MEM= 2335.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:01.7  MEM= 2337.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 116072 nets ( ignored 0 )
[NR-eGR] There are 11 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 116072
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 116072 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.884804e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        33( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        90( 0.05%)        13( 0.01%)   ( 0.06%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       146( 0.02%)        13( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   454978 
[NR-eGR]  M2  (2V)        972339   696896 
[NR-eGR]  M3  (3H)       1253287    61719 
[NR-eGR]  M4  (4V)        435592    20432 
[NR-eGR]  M5  (5H)        314266     1534 
[NR-eGR]  M6  (6V)         33591        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3009075  1235559 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2108920um
[NR-eGR] Total length: 3009075um, number of vias: 1235559
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 119916um, number of vias: 85420
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.26 sec, Real: 4.82 sec, Curr Mem: 2605.70 MB )
Extraction called for design 'toplevel_498' of instances=125233 and nets=119694 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2605.695M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2603.7)
Total number of fetched objects 116143
End delay calculation. (MEM=2736.84 CPU=0:00:19.8 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2736.84 CPU=0:00:24.2 REAL=0:00:08.0)
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:05:44.5/0:02:52.5 (2.0), mem = 2767.8M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 11 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 28 candidate Buffer cells
*info: There are 20 candidate Inverter cells

+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.38%|        -| -28.339|-971.815|   0:00:00.0| 2878.3M|
|   77.48%|      215| -28.339|-971.815|   0:00:03.0| 2896.3M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:05.5 real=0:00:03.0 mem=2896.3M) ***


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] : cpu/real = 0:00:14.7/0:00:09.3 (1.6), totSession cpu/real = 0:05:59.2/0:03:01.8 (2.0), mem = 2563.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:05:59.2/0:03:01.8 (2.0), mem = 2563.4M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 11 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 11867|126403|   -20.19|  1778|  1778|    -1.97|     1|     1|     0|     0|   -28.34|  -971.81|       0|       0|       0| 77.48%|          |         |
|    16|   422|    -0.33|     6|     6|    -0.08|     0|     0|     0|     0|   -12.75|  -406.84|    1350|     118|    1657| 78.01%| 0:00:27.0|  2996.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -12.75|  -406.84|       1|       0|      15| 78.01%| 0:00:01.0|  2996.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:01:28 real=0:00:30.0 mem=2996.0M) ***

*** Starting refinePlace (0:07:34 mem=2977.0M) ***
Total net bbox length = 2.238e+06 (1.217e+06 1.021e+06) (ext = 4.337e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 126917 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 8064 insts, mean move: 0.77 um, max move: 6.40 um 
	Max move on inst (vproc_top_genblk3_icache_way1/rline_o_reg_7_): (392.20, 390.00) --> (396.60, 388.00)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 3008.5MB
Summary Report:
Instances move: 8064 (out of 114557 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 6.40 um (Instance: vproc_top_genblk3_icache_way1/rline_o_reg_7_) (392.2, 390) -> (396.6, 388)
	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
Total net bbox length = 2.241e+06 (1.219e+06 1.022e+06) (ext = 4.349e+02)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 3008.5MB
*** Finished refinePlace (0:07:37 mem=3008.5M) ***
*** maximum move = 6.40 um ***
*** Finished re-routing un-routed nets (2980.5M) ***

*** Finish Physical Update (cpu=0:00:06.0 real=0:00:04.0 mem=2980.5M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:01:41.2/0:00:38.7 (2.6), totSession cpu/real = 0:07:40.5/0:03:40.5 (2.1), mem = 2666.3M
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 117756 nets ( ignored 0 )
[NR-eGR] There are 11 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117756
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117756 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.870660e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        26( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       103( 0.06%)         5( 0.00%)   ( 0.06%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       151( 0.02%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   458346 
[NR-eGR]  M2  (2V)        964335   700846 
[NR-eGR]  M3  (3H)       1243213    60523 
[NR-eGR]  M4  (4V)        436287    19743 
[NR-eGR]  M5  (5H)        317390     1434 
[NR-eGR]  M6  (6V)         33411        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      2994634  1240892 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2241443um
[NR-eGR] Total length: 2994634um, number of vias: 1240892
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 114533um, number of vias: 85936
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.01 sec, Real: 4.83 sec, Curr Mem: 2819.09 MB )
GigaOpt: Cleaning up extraction
Extraction called for design 'toplevel_498' of instances=126917 and nets=121389 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2819.090M)
GigaOpt: Cleaning up delay & timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2785.09)
Total number of fetched objects 117827
End delay calculation. (MEM=2872.82 CPU=0:00:19.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2872.82 CPU=0:00:23.6 REAL=0:00:08.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
*** DrvOpt #3 [begin] : totSession cpu/real = 0:08:22.8/0:03:57.9 (2.1), mem = 2903.8M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 11 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    33|    -0.03|     1|     1|    -0.00|     0|     0|     0|     0|   -12.64|  -403.23|       0|       0|       0| 78.01%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -12.64|  -403.23|       1|       0|       6| 78.01%| 0:00:00.0|  3014.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -12.64|  -403.23|       0|       0|       0| 78.01%| 0:00:00.0|  3014.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:02.0 mem=3014.3M) ***

*** Starting refinePlace (0:08:34 mem=2956.3M) ***
Total net bbox length = 2.241e+06 (1.219e+06 1.022e+06) (ext = 4.349e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 126918 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1 insts, mean move: 1.00 um, max move: 1.00 um 
	Max move on inst (FE_OFC1684_vproc_top_u_core_u_ibex_core_id_stage_i_imm_s_type_2): (711.20, 344.00) --> (712.20, 344.00)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2995.1MB
Summary Report:
Instances move: 1 (out of 114558 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 1.00 um (Instance: FE_OFC1684_vproc_top_u_core_u_ibex_core_id_stage_i_imm_s_type_2) (711.2, 344) -> (712.2, 344)
	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
Total net bbox length = 2.241e+06 (1.219e+06 1.022e+06) (ext = 4.349e+02)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 2995.1MB
*** Finished refinePlace (0:08:37 mem=2995.1M) ***
*** maximum move = 1.00 um ***
*** Finished re-routing un-routed nets (2959.1M) ***

*** Finish Physical Update (cpu=0:00:05.4 real=0:00:04.0 mem=2959.1M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:17.4/0:00:11.5 (1.5), totSession cpu/real = 0:08:40.3/0:04:09.4 (2.1), mem = 2649.1M
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------------
     Summary (cpu=2.93min real=1.28min mem=2649.1M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.644 |
|           TNS (ns):|-403.226 |
|    Violating Paths:|   36    |
|          All Paths:|  31991  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:29, real = 0:01:57, mem = 2353.7M, totSessionCpu=0:08:43 **
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 117757 nets ( ignored 0 )
[NR-eGR] There are 11 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117757
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117757 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.870658e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        28( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       100( 0.06%)         8( 0.00%)   ( 0.06%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       150( 0.02%)         8( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.72 sec, Real: 2.77 sec, Curr Mem: 2818.34 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:44, real = 0:02:03, mem = 2377.9M, totSessionCpu=0:08:57 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -12.644 | -12.644 | 32.610  | 28.481  |
|           TNS (ns):|-403.226 |-403.226 |  0.000  |  0.000  |
|    Violating Paths:|   36    |   36    |    0    |    0    |
|          All Paths:|  31991  |  31985  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:53, real = 0:02:12, mem = 2358.3M, totSessionCpu=0:09:06 **
*** Finished optDesign ***
*** optDesign #1 [finish] : cpu/real = 0:04:53.1/0:02:12.6 (2.2), totSession cpu/real = 0:09:06.5/0:04:26.5 (2.1), mem = 2654.9M
<CMD> group_path -name CLOCK -from $env(DESIGN_CLOCK)
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property buffer_cells {BUFX16MA10TR BUFX16BA10TR FRICGX11BA10TR BUFX5BA10TR FRICGX13BA10TR INVX16BA10TR INVX9BA10TR}
<CMD> ccopt_design
#% Begin ccopt_design (date=12/21 23:26:36, mem=2286.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:09:07.2/0:04:27.2 (2.0), mem = 2596.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -routeInsertAntennaDiode           false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              6
setDesignMode -topRoutingLayer                      M6
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -allEndPoints                            true
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixFanoutLoad                           true
setOptMode -fixHoldAllowSetupTnsDegrade             false
setOptMode -leakagePowerEffort                      none
setOptMode -preserveAllSequential                   true
setOptMode -preserveAssertions                      false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           true
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalMaxRouteLayer              6

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
**WARN: (IMPCCOPT-2248):	Clock external_qspi_ck_o has a source defined at module port mmu_storage_controller/qspi_controller/qspi_ck_o. CCOpt does not support module port clocks and will consider the clock to be sourced at mmu_storage_controller/qspi_controller/U155/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
Analyzing clock structure...
  Creating skew group _clock_gen_my_clk_state_reg_0_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_0_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
    mmu_storage_controller/qspi_controller/state_reg_1_/CK
    mmu_storage_controller/qspi_controller/state_reg_2_/CK
    mmu_storage_controller/state_reg_2_/CK
    mmu_storage_controller/state_reg_1_/CK
    mmu_storage_controller/state_reg_0_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
    mmu_storage_controller/qspi_controller/state_reg_0_/CK
  Creating skew group _clock_gen_my_clk_state_reg_1_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_1_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
    mmu_storage_controller/qspi_controller/state_reg_0_/CK
    mmu_storage_controller/qspi_controller/state_reg_2_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
    mmu_storage_controller/qspi_controller/state_reg_1_/CK
  Creating skew group _clock_gen_my_clk_state_reg_2_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_2_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
    mmu_storage_controller/qspi_controller/state_reg_0_/CK
    mmu_storage_controller/qspi_controller/state_reg_1_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
    mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
    mmu_storage_controller/qspi_controller/state_reg_2_/CK
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for my_clk...
  clock_tree my_clk contains 30597 sinks and 1 clock gates.
Extracting original clock gating for my_clk done.
Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1>...
  clock_tree my_clk_generator_for_external_qspi_ck_o<1> contains 10 sinks and 0 clock gates.
Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1> done.
Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<1>.
Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2>...
  clock_tree my_clk_generator_for_external_qspi_ck_o<2> contains 8 sinks and 0 clock gates.
Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2> done.
Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<2>.
Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3>...
  clock_tree my_clk_generator_for_external_qspi_ck_o<3> contains 7 sinks and 0 clock gates.
Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3> done.
Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<3>.
The skew group external_qspi_ck_o/mode was created. It contains 1 sinks and 1 sources.
The skew group my_clk/mode was created. It contains 30609 sinks and 1 sources.
The skew group _clock_gen_my_clk_state_reg_0_/mode was created. It contains 9 sinks and 1 sources.
The skew group _clock_gen_my_clk_state_reg_1_/mode was created. It contains 6 sinks and 1 sources.
The skew group _clock_gen_my_clk_state_reg_2_/mode was created. It contains 6 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2596.4M, init mem=2597.9M)
*info: Placed = 126918         (Fixed = 12360)
*info: Unplaced = 0           
Placement Density:78.01%(519014/665298)
Placement Density (including fixed std cells):78.48%(533516/679800)
Finished checkPlace (total: cpu=0:00:01.6, real=0:00:01.0; vio checks: cpu=0:00:01.4, real=0:00:01.0; mem=2597.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.6 real=0:00:00.9)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.6 real=0:00:00.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.6 real=0:00:00.9)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 30609 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 30609 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default._clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode
The skew group _clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2524.90 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 117757 nets ( ignored 0 )
[NR-eGR] There are 11 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117757
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117757 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.870658e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        28( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       100( 0.06%)         8( 0.00%)   ( 0.06%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       150( 0.02%)         8( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   458348 
[NR-eGR]  M2  (2V)        964591   700963 
[NR-eGR]  M3  (3H)       1243475    60447 
[NR-eGR]  M4  (4V)        434988    19826 
[NR-eGR]  M5  (5H)        317131     1497 
[NR-eGR]  M6  (6V)         34366        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      2994551  1241081 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2241445um
[NR-eGR] Total length: 2994551um, number of vias: 1241081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 114502um, number of vias: 85921
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.30 sec, Real: 4.15 sec, Curr Mem: 2681.62 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:07.5 real=0:00:04.4)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.8)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    exclusive_sinks_rank is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
  Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
  Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slowDC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.118ns
  Slew time target (trunk):   0.118ns
  Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.058ns
  Buffer max distance: 650.909um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
  Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
  Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}


Logic Sizing Table:

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell               Instance count    Source         Eligible library cells
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
BUFZX1MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
NAND2X0P5AA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
NOR2X0P5MA10TR           2           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
  Sources:                     pin clk
  Total number of sinks:       9
  Delay constrained sinks:     9
  Constrains:                  default
  Non-leaf sinks:              3
  Ignore pins:                 0
 Timing corner slowDC:setup.late:
  Skew target:                 0.058ns
Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
  Sources:                     pin clk
  Total number of sinks:       6
  Delay constrained sinks:     6
  Constrains:                  default
  Non-leaf sinks:              3
  Ignore pins:                 0
 Timing corner slowDC:setup.late:
  Skew target:                 0.058ns
Clock tree balancer configuration for skew_group my_clk/mode:
  Sources:                     pin clk
  Total number of sinks:       30609
  Delay constrained sinks:     30586
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slowDC:setup.late:
  Skew target:                 0.058ns
Primary reporting skew groups are:
skew_group my_clk/mode with 30609 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
  misc counts      : r=4, pp=2
  cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
  hp wire lengths  : top=0.000um, trunk=193.800um, leaf=935.300um, total=1129.100um
Clock DAG library cell distribution initial state {count}:
   Invs: INVX0P5MA10TR: 2 
  NICGs: AND2X0P5MA10TR: 1 
 Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 

Distribution of half-perimeter wire length by ICG depth:

-------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-------------------------------------------------------------------------------
   0          0        10      [min=4, max=715, avg=116, sd=224, total=1163]
   0          1         1      [min=1643, max=1643, avg=1643, sd=0, total=1643]
-------------------------------------------------------------------------------

Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 2
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
sdc_constraint      2
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none              2
---------------------
Total             2
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:04.1 real=0:00:04.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.7 real=0:00:09.6)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
      misc counts      : r=4, pp=2
      cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
      hp wire lengths  : top=0.000um, trunk=193.800um, leaf=935.300um, total=1129.100um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX0P5MA10TR: 2 
      NICGs: AND2X0P5MA10TR: 1 
     Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              1
    Globally unique enables                        1
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              4
    Globally unique logic expressions               4
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   4
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
      misc counts      : r=4, pp=2
      cell areas       : b=0.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=82.800um^2
      hp wire lengths  : top=0.000um, trunk=193.800um, leaf=935.300um, total=1129.100um
    Clock DAG library cell distribution before clustering {count}:
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.3 real=0:00:00.2)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
        Clock tree timing engine global stage delay update for slowDC:setup.late...
        Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
      Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3>...
      Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3> done.
      Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2>...
      Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2> done.
      Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1>...
      Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1> done.
      Clustering clock_tree my_clk...
      Clustering clock_tree my_clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
      misc counts      : r=4, pp=2
      cell areas       : b=3688.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3771.600um^2
      hp wire lengths  : top=0.000um, trunk=7916.000um, leaf=29481.100um, total=37397.100um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX16MA10TR: 58 FRICGX11BA10TR: 290 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Bottom-up phase done. (took cpu=0:00:14.6 real=0:00:07.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:09:47 mem=2696.1M) ***
Total net bbox length = 2.277e+06 (1.237e+06 1.039e+06) (ext = 1.474e+03)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 4911 insts, mean move: 1.52 um, max move: 8.40 um 
	Max move on inst (vproc_top_genblk4_vcache/way1/lines_reg_3__391_): (420.40, 120.00) --> (416.00, 124.00)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 2738.0MB
Summary Report:
Instances move: 4911 (out of 114906 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 8.40 um (Instance: vproc_top_genblk4_vcache/way1/lines_reg_3__391_) (420.4, 120) -> (416, 124)
	Length: 20 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFQX0P5MA10TR
Total net bbox length = 2.281e+06 (1.240e+06 1.042e+06) (ext = 1.474e+03)
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 2738.0MB
*** Finished refinePlace (0:09:51 mem=2738.0M) ***
    ClockRefiner summary
    All clock instances: Moved 1742, flipped 655 and cell swapped 0 (out of a total of 30963).
    The largest move was 8.4 um for vproc_top_genblk4_vcache/way1/lines_reg_3__391_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.2 real=0:00:03.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for slowDC:setup.late...
    Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.8,1.32)              6
    [1.32,1.84)             2
    [1.84,2.36)             3
    [2.36,2.88)             3
    [2.88,3.4)              3
    [3.4,3.92)              1
    [3.92,4.44)            30
    [4.44,4.96)             1
    [4.96,5.48)             0
    [5.48,6)                3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
         6           (643.800,250.000)    (643.800,244.000)    CTS_ccl_a_buf_00006 (a lib_cell BUFX16MA10TR) at (643.800,244.000), in power domain auto-default
         5.6         (630.400,198.000)    (632.000,194.000)    CTS_ccl_a_buf_00343 (a lib_cell BUFX16MA10TR) at (632.000,194.000), in power domain auto-default
         5.6         (264.800,390.000)    (270.400,390.000)    CTS_ccl_a_buf_00151 (a lib_cell FRICGX11BA10TR) at (270.400,390.000), in power domain auto-default
         4.6         (645.800,252.000)    (650.400,252.000)    CTS_ccl_a_buf_00002 (a lib_cell BUFX16MA10TR) at (650.400,252.000), in power domain auto-default
         4.2         (617.800,202.000)    (613.600,202.000)    cell mmu_storage_controller/qspi_controller/U26 (a lib_cell NOR2X8AA10TR) at (613.600,202.000), in power domain auto-default
         4.2         (431.000,126.000)    (435.200,126.000)    CTS_ccl_a_buf_00271 (a lib_cell FRICGX11BA10TR) at (435.200,126.000), in power domain auto-default
         4           (257.600,482.000)    (257.600,478.000)    CTS_ccl_a_buf_00162 (a lib_cell FRICGX11BA10TR) at (257.600,478.000), in power domain auto-default
         4           (428.200,130.000)    (428.200,126.000)    CTS_ccl_a_buf_00045 (a lib_cell FRICGX11BA10TR) at (428.200,126.000), in power domain auto-default
         4           (234.200,130.000)    (234.200,126.000)    CTS_ccl_a_buf_00272 (a lib_cell FRICGX11BA10TR) at (234.200,126.000), in power domain auto-default
         4           (234.800,206.000)    (234.800,202.000)    CTS_ccl_a_buf_00242 (a lib_cell FRICGX11BA10TR) at (234.800,202.000), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.2 real=0:00:04.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
      misc counts      : r=4, pp=2
      cell areas       : b=3688.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3771.600um^2
      cell capacitance : b=2.343pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.503pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.421pF, leaf=13.008pF, total=14.429pF
      wire lengths     : top=0.000um, trunk=12674.499um, leaf=116916.992um, total=129591.490um
      hp wire lengths  : top=0.000um, trunk=7962.400um, leaf=29684.600um, total=37647.000um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=3, worst=[0.013ns, 0.007ns, 0.002ns]} avg=0.007ns sd=0.006ns sum=0.022ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.118ns count=42 avg=0.061ns sd=0.033ns min=0.000ns max=0.132ns {22 <= 0.071ns, 15 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 1 <= 0.130ns, 1 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
      Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.016ns max=0.111ns {24 <= 0.071ns, 292 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX16MA10TR: 58 FRICGX11BA10TR: 290 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group my_clk/mode: insertion delay [min=0.168, max=0.492, avg=0.452, sd=0.019], skew [0.325 vs 0.058*], 94.8% {0.427, 0.485} (wid=0.098 ws=0.062) (gid=0.406 gs=0.295)
    Skew group summary after 'Clustering':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.160, max=0.200, avg=0.187, sd=0.020], skew [0.040 vs 0.058], 100% {0.160, 0.200} (wid=0.059 ws=0.000) (gid=0.141 gs=0.039)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200, avg=0.200, sd=0.000], skew [0.000 vs 0.058], 100% {0.200, 0.200} (wid=0.059 ws=0.000) (gid=0.141 gs=0.000)
      skew_group my_clk/mode: insertion delay [min=0.168, max=0.492, avg=0.452, sd=0.019], skew [0.325 vs 0.058*], 94.8% {0.427, 0.485} (wid=0.098 ws=0.062) (gid=0.406 gs=0.295)
    Legalizer API calls during this step: 6307 succeeded with high effort: 6304 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Clustering done. (took cpu=0:00:22.4 real=0:00:13.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       359 (unrouted=359, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6058, trialRouted=117743, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 359 nets for routing of which 359 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 359 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 14904 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14904
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 118105 nets ( ignored 117746 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 359 clock nets ( 359 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 359
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 359 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232120e+05um
[NR-eGR] Create a new net group with 81 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 81 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.496640e+05um
[NR-eGR] Create a new net group with 51 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 51 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.852320e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   459037 
[NR-eGR]  M2  (2V)        937758   681633 
[NR-eGR]  M3  (3H)       1250323    73510 
[NR-eGR]  M4  (4V)        469264    19874 
[NR-eGR]  M5  (5H)        317266     1497 
[NR-eGR]  M6  (6V)         34366        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3008977  1235551 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2281436um
[NR-eGR] Total length: 3008977um, number of vias: 1235551
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 129494um, number of vias: 80409
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  31327 
[NR-eGR]  M2  (2V)         32463  35382 
[NR-eGR]  M3  (3H)         61619  13646 
[NR-eGR]  M4  (4V)         34925     54 
[NR-eGR]  M5  (5H)           487      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  M7  (7H)             0      0 
[NR-eGR]  M8  (8V)             0      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       129494  80409 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 38376um
[NR-eGR] Total length: 129494um, number of vias: 80409
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 129494um, number of vias: 80409
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.51 sec, Real: 1.94 sec, Curr Mem: 2766.05 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:02.8 real=0:00:02.3)
    Routing using eGR only done.
Net route status summary:
  Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6058, trialRouted=117743, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:09:58.3/0:05:04.6 (2.0), mem = 2766.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 77594
[NR-eGR] Read 118105 nets ( ignored 359 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 117746
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117746 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.773340e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        31( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        46( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       167( 0.10%)        22( 0.01%)   ( 0.11%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       244( 0.03%)        22( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 2.29 seconds, mem = 2861.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   459044 
[NR-eGR]  M2  (2V)        885547   668584 
[NR-eGR]  M3  (3H)       1147314    85433 
[NR-eGR]  M4  (4V)        502658    31820 
[NR-eGR]  M5  (5H)        422594     2311 
[NR-eGR]  M6  (6V)         51027        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3009141  1247192 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2281436um
[NR-eGR] Total length: 3009141um, number of vias: 1247192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.44 seconds, mem = 2938.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:06.9, real=0:00:04.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:06.9/0:00:03.9 (1.8), totSession cpu/real = 0:10:05.2/0:05:08.4 (2.0), mem = 2938.3M
    Congestion Repair done. (took cpu=0:00:06.9 real=0:00:03.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:11.2 real=0:00:07.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'toplevel_498' of instances=127266 and nets=124160 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2938.328M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:01.0)
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.4)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
    misc counts      : r=4, pp=2
    cell areas       : b=3688.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3771.600um^2
    cell capacitance : b=2.343pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.503pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.425pF, leaf=13.024pF, total=14.449pF
    wire lengths     : top=0.000um, trunk=12674.499um, leaf=116916.992um, total=129591.490um
    hp wire lengths  : top=0.000um, trunk=7962.400um, leaf=29684.600um, total=37647.000um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=3, worst=[0.014ns, 0.007ns, 0.002ns]} avg=0.007ns sd=0.006ns sum=0.022ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.118ns count=42 avg=0.061ns sd=0.034ns min=0.000ns max=0.132ns {22 <= 0.071ns, 15 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 1 <= 0.130ns, 1 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
    Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.110ns {24 <= 0.071ns, 292 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFX16MA10TR: 58 FRICGX11BA10TR: 290 
     Invs: INVX16BA10TR: 2 
    NICGs: AND2X11MA10TR: 1 
   Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group my_clk/mode: insertion delay [min=0.168, max=0.491, avg=0.451, sd=0.019], skew [0.324 vs 0.058*], 94.8% {0.427, 0.485} (wid=0.098 ws=0.062) (gid=0.405 gs=0.295)
  Skew group summary after clustering cong repair call:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.160, max=0.199, avg=0.186, sd=0.020], skew [0.039 vs 0.058], 100% {0.160, 0.199} (wid=0.059 ws=0.000) (gid=0.140 gs=0.039)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.199, max=0.199, avg=0.199, sd=0.000], skew [0.000 vs 0.058], 100% {0.199, 0.199} (wid=0.059 ws=0.000) (gid=0.140 gs=0.000)
    skew_group my_clk/mode: insertion delay [min=0.168, max=0.491, avg=0.451, sd=0.019], skew [0.324 vs 0.058*], 94.8% {0.427, 0.485} (wid=0.098 ws=0.062) (gid=0.405 gs=0.295)
  CongRepair After Initial Clustering done. (took cpu=0:00:14.6 real=0:00:10.5)
  Stage::Clustering done. (took cpu=0:00:37.2 real=0:00:24.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
      misc counts      : r=4, pp=2
      cell areas       : b=3687.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3770.400um^2
      cell capacitance : b=2.339pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.499pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.425pF, leaf=13.024pF, total=14.449pF
      wire lengths     : top=0.000um, trunk=12673.899um, leaf=116916.592um, total=129590.490um
      hp wire lengths  : top=0.000um, trunk=7963.800um, leaf=29684.600um, total=37648.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.118ns count=42 avg=0.060ns sd=0.031ns min=0.000ns max=0.116ns {22 <= 0.071ns, 15 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.110ns {24 <= 0.071ns, 292 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX16MA10TR: 55 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group my_clk/mode: insertion delay [min=0.168, max=0.491], skew [0.324 vs 0.058*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.160, max=0.199], skew [0.039 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.199, max=0.199], skew [0.000 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.168, max=0.491], skew [0.324 vs 0.058*]
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
      misc counts      : r=4, pp=2
      cell areas       : b=3687.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3770.400um^2
      cell capacitance : b=2.339pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.499pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.425pF, leaf=13.024pF, total=14.449pF
      wire lengths     : top=0.000um, trunk=12673.899um, leaf=116916.592um, total=129590.490um
      hp wire lengths  : top=0.000um, trunk=7963.800um, leaf=29684.600um, total=37648.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.118ns count=42 avg=0.060ns sd=0.031ns min=0.000ns max=0.116ns {22 <= 0.071ns, 15 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.110ns {24 <= 0.071ns, 292 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX16MA10TR: 55 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group my_clk/mode: insertion delay [min=0.168, max=0.491, avg=0.451, sd=0.019], skew [0.324 vs 0.058*], 94.8% {0.427, 0.485} (wid=0.098 ws=0.062) (gid=0.405 gs=0.295)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.160, max=0.199, avg=0.186, sd=0.020], skew [0.039 vs 0.058], 100% {0.160, 0.199} (wid=0.059 ws=0.000) (gid=0.140 gs=0.039)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.199, max=0.199, avg=0.199, sd=0.000], skew [0.000 vs 0.058], 100% {0.199, 0.199} (wid=0.059 ws=0.000) (gid=0.140 gs=0.000)
      skew_group my_clk/mode: insertion delay [min=0.168, max=0.491, avg=0.451, sd=0.019], skew [0.324 vs 0.058*], 94.8% {0.427, 0.485} (wid=0.098 ws=0.062) (gid=0.405 gs=0.295)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::DRV Fixing done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
      misc counts      : r=4, pp=2
      cell areas       : b=3651.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3734.400um^2
      cell capacitance : b=2.311pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.471pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.455pF, leaf=13.166pF, total=14.621pF
      wire lengths     : top=0.000um, trunk=12945.899um, leaf=118166.292um, total=131112.191um
      hp wire lengths  : top=0.000um, trunk=7993.800um, leaf=30928.900um, total=38922.700um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.118ns count=39 avg=0.065ns sd=0.033ns min=0.000ns max=0.118ns {18 <= 0.071ns, 14 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 3 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {22 <= 0.071ns, 292 <= 0.094ns, 4 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 3 FRICGX11BA10TR: 291 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group my_clk/mode: insertion delay [min=0.137, max=0.474], skew [0.337 vs 0.058*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.107, max=0.169], skew [0.062 vs 0.058*]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.169, max=0.169], skew [0.000 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.137, max=0.474], skew [0.337 vs 0.058*]
    Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
      misc counts      : r=4, pp=2
      cell areas       : b=3651.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3734.400um^2
      cell capacitance : b=2.311pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.471pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.455pF, leaf=13.166pF, total=14.621pF
      wire lengths     : top=0.000um, trunk=12945.899um, leaf=118166.292um, total=131112.191um
      hp wire lengths  : top=0.000um, trunk=7993.800um, leaf=30928.900um, total=38922.700um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.118ns count=39 avg=0.065ns sd=0.033ns min=0.000ns max=0.118ns {18 <= 0.071ns, 14 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 3 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {22 <= 0.071ns, 292 <= 0.094ns, 4 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 3 FRICGX11BA10TR: 291 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group my_clk/mode: insertion delay [min=0.137, max=0.474], skew [0.337 vs 0.058*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.107, max=0.169], skew [0.062 vs 0.058*]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.169, max=0.169], skew [0.000 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.137, max=0.474], skew [0.337 vs 0.058*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
      misc counts      : r=4, pp=2
      cell areas       : b=3651.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3734.400um^2
      cell capacitance : b=2.311pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.471pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.455pF, leaf=13.166pF, total=14.621pF
      wire lengths     : top=0.000um, trunk=12945.899um, leaf=118166.292um, total=131112.191um
      hp wire lengths  : top=0.000um, trunk=7993.800um, leaf=30928.900um, total=38922.700um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.118ns count=39 avg=0.065ns sd=0.033ns min=0.000ns max=0.118ns {18 <= 0.071ns, 14 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 3 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {22 <= 0.071ns, 292 <= 0.094ns, 4 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 3 FRICGX11BA10TR: 291 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group my_clk/mode: insertion delay [min=0.137, max=0.474], skew [0.337 vs 0.058*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.107, max=0.169], skew [0.062 vs 0.058*]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.169, max=0.169], skew [0.000 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.137, max=0.474], skew [0.337 vs 0.058*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3616.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3699.600um^2
      cell capacitance : b=2.286pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.446pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.530pF, leaf=13.189pF, total=14.719pF
      wire lengths     : top=0.000um, trunk=13673.899um, leaf=118369.092um, total=132042.991um
      hp wire lengths  : top=0.000um, trunk=8689.200um, leaf=31122.800um, total=39812.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.118ns count=36 avg=0.075ns sd=0.033ns min=0.000ns max=0.118ns {12 <= 0.071ns, 13 <= 0.094ns, 3 <= 0.106ns, 3 <= 0.112ns, 5 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.010ns min=0.018ns max=0.117ns {22 <= 0.071ns, 292 <= 0.094ns, 4 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX16MA10TR: 48 FRICGX13BA10TR: 3 FRICGX11BA10TR: 291 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.397], skew [0.249 vs 0.058*]
    Skew group summary after 'Removing longest path buffering':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.089, max=0.162], skew [0.073 vs 0.058*]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.162, max=0.162], skew [0.000 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.397], skew [0.249 vs 0.058*]
    Legalizer API calls during this step: 175 succeeded with high effort: 175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:02.6 real=0:00:02.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3620.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3703.200um^2
      cell capacitance : b=2.290pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.450pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=13.205pF, total=14.722pF
      wire lengths     : top=0.000um, trunk=13562.299um, leaf=118509.892um, total=132072.191um
      hp wire lengths  : top=0.000um, trunk=8610.000um, leaf=31260.300um, total=39870.300um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.118ns count=36 avg=0.075ns sd=0.033ns min=0.000ns max=0.116ns {12 <= 0.071ns, 13 <= 0.094ns, 3 <= 0.106ns, 4 <= 0.112ns, 4 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.011ns min=0.018ns max=0.117ns {23 <= 0.071ns, 292 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX16MA10TR: 49 FRICGX13BA10TR: 6 FRICGX11BA10TR: 287 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.387, avg=0.336, sd=0.037], skew [0.238 vs 0.058*], 58.3% {0.326, 0.384} (wid=0.143 ws=0.111) (gid=0.295 gs=0.231)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.089, max=0.158, avg=0.135, sd=0.034], skew [0.069 vs 0.058*], 66.7% {0.157, 0.158} (wid=0.055 ws=0.009) (gid=0.104 gs=0.061)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.158, avg=0.157, sd=0.001], skew [0.001 vs 0.058], 100% {0.157, 0.158} (wid=0.055 ws=0.001) (gid=0.104 gs=0.002)
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.387, avg=0.336, sd=0.037], skew [0.238 vs 0.058*], 58.3% {0.326, 0.384} (wid=0.143 ws=0.111) (gid=0.295 gs=0.231)
    Legalizer API calls during this step: 350 succeeded with high effort: 350 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:05.1 real=0:00:05.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:09.6 real=0:00:09.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:48.6 real=0:00:35.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3620.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3703.200um^2
      cell capacitance : b=2.290pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.450pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.494pF, leaf=13.205pF, total=14.699pF
      wire lengths     : top=0.000um, trunk=13376.200um, leaf=118509.892um, total=131886.091um
      hp wire lengths  : top=0.000um, trunk=8474.300um, leaf=31260.300um, total=39734.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.118ns count=36 avg=0.074ns sd=0.033ns min=0.000ns max=0.116ns {13 <= 0.071ns, 12 <= 0.094ns, 3 <= 0.106ns, 5 <= 0.112ns, 3 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.011ns min=0.018ns max=0.117ns {23 <= 0.071ns, 292 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX16MA10TR: 49 FRICGX13BA10TR: 6 FRICGX11BA10TR: 287 
       Invs: INVX16BA10TR: 2 
      NICGs: AND2X11MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.387], skew [0.238 vs 0.058*]
    Skew group summary after 'Improving clock tree routing':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.089, max=0.156], skew [0.067 vs 0.058*]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.155, max=0.156], skew [0.002 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.387], skew [0.238 vs 0.058*]
    Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3555.200um^2, i=4.400um^2, icg=0.000um^2, nicg=6.800um^2, l=41.200um^2, total=3607.600um^2
      cell capacitance : b=2.221pF, i=0.010pF, icg=0.000pF, nicg=0.005pF, l=0.057pF, total=2.293pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.493pF, leaf=13.206pF, total=14.699pF
      wire lengths     : top=0.000um, trunk=13375.399um, leaf=118511.793um, total=131887.191um
      hp wire lengths  : top=0.000um, trunk=8474.300um, leaf=31260.300um, total=39734.600um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.118ns count=36 avg=0.079ns sd=0.033ns min=0.000ns max=0.115ns {12 <= 0.071ns, 6 <= 0.094ns, 12 <= 0.106ns, 5 <= 0.112ns, 1 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.024ns max=0.118ns {18 <= 0.071ns, 294 <= 0.094ns, 5 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 10 FRICGX11BA10TR: 298 BUFX5BA10TR: 7 
       Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X3AA10TR: 1 NOR2X3MA10TR: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group my_clk/mode: insertion delay [min=0.148, max=0.386], skew [0.237 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.148, max=0.386], skew [0.237 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3554.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3604.000um^2
      cell capacitance : b=2.219pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.280pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.495pF, leaf=13.206pF, total=14.701pF
      wire lengths     : top=0.000um, trunk=13382.299um, leaf=118512.993um, total=131895.292um
      hp wire lengths  : top=0.000um, trunk=8474.300um, leaf=31260.300um, total=39734.600um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.118ns count=36 avg=0.080ns sd=0.033ns min=0.000ns max=0.115ns {12 <= 0.071ns, 6 <= 0.094ns, 10 <= 0.106ns, 6 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUFX16MA10TR: 25 FRICGX13BA10TR: 12 FRICGX11BA10TR: 298 BUFX5BA10TR: 7 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group my_clk/mode: insertion delay [min=0.148, max=0.386], skew [0.237 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.148, max=0.386], skew [0.237 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3554.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3604.000um^2
      cell capacitance : b=2.219pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.280pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.495pF, leaf=13.206pF, total=14.701pF
      wire lengths     : top=0.000um, trunk=13382.299um, leaf=118512.993um, total=131895.292um
      hp wire lengths  : top=0.000um, trunk=8474.300um, leaf=31260.300um, total=39734.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.118ns count=36 avg=0.080ns sd=0.033ns min=0.000ns max=0.115ns {12 <= 0.071ns, 6 <= 0.094ns, 10 <= 0.106ns, 6 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX16MA10TR: 25 FRICGX13BA10TR: 12 FRICGX11BA10TR: 298 BUFX5BA10TR: 7 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group my_clk/mode: insertion delay [min=0.148, max=0.386], skew [0.237 vs 0.058*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.148, max=0.386], skew [0.237 vs 0.058*]
    Legalizer API calls during this step: 2305 succeeded with high effort: 2305 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:13.4 real=0:00:06.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
      misc counts      : r=4, pp=2
      cell areas       : b=3554.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3604.000um^2
      cell capacitance : b=2.219pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.280pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.495pF, leaf=13.205pF, total=14.700pF
      wire lengths     : top=0.000um, trunk=13380.099um, leaf=118507.593um, total=131887.692um
      hp wire lengths  : top=0.000um, trunk=8474.300um, leaf=31258.300um, total=39732.600um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.118ns count=36 avg=0.080ns sd=0.033ns min=0.000ns max=0.115ns {12 <= 0.071ns, 6 <= 0.094ns, 10 <= 0.106ns, 6 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX16MA10TR: 25 FRICGX13BA10TR: 12 FRICGX11BA10TR: 298 BUFX5BA10TR: 7 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.386, avg=0.355, sd=0.020], skew [0.237 vs 0.058*], 93.5% {0.323, 0.381} (wid=0.141 ws=0.114) (gid=0.306 gs=0.242)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156, avg=0.139, sd=0.020], skew [0.043 vs 0.058], 100% {0.112, 0.156} (wid=0.049 ws=0.005) (gid=0.112 gs=0.048)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156, avg=0.153, sd=0.004], skew [0.006 vs 0.058], 100% {0.149, 0.156} (wid=0.043 ws=0.000) (gid=0.112 gs=0.006)
      skew_group my_clk/mode: insertion delay [min=0.149, max=0.386, avg=0.355, sd=0.020], skew [0.237 vs 0.058*], 93.5% {0.323, 0.381} (wid=0.141 ws=0.114) (gid=0.306 gs=0.242)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Reducing Power done. (took cpu=0:00:15.7 real=0:00:08.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 3 skew groups; 23 fragments, 34 fraglets and 35 vertices; 101 variables and 299 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.4 real=0:00:02.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.201ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 357 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
          misc counts      : r=4, pp=2
          cell areas       : b=3554.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3604.000um^2
          cell capacitance : b=2.219pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.280pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.495pF, leaf=13.205pF, total=14.700pF
          wire lengths     : top=0.000um, trunk=13380.099um, leaf=118507.593um, total=131887.692um
          hp wire lengths  : top=0.000um, trunk=8474.300um, leaf=31258.300um, total=39732.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.118ns count=36 avg=0.080ns sd=0.033ns min=0.000ns max=0.115ns {12 <= 0.071ns, 6 <= 0.094ns, 10 <= 0.106ns, 6 <= 0.112ns, 2 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX16MA10TR: 25 FRICGX13BA10TR: 12 FRICGX11BA10TR: 298 BUFX5BA10TR: 7 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.7 real=0:00:00.7)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
          misc counts      : r=4, pp=2
          cell areas       : b=3565.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3615.200um^2
          cell capacitance : b=2.226pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.287pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.525pF, leaf=13.205pF, total=14.730pF
          wire lengths     : top=0.000um, trunk=13655.099um, leaf=118507.593um, total=132162.692um
          hp wire lengths  : top=0.000um, trunk=8787.700um, leaf=31258.300um, total=40046.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.118ns count=37 avg=0.078ns sd=0.033ns min=0.000ns max=0.115ns {13 <= 0.071ns, 7 <= 0.094ns, 9 <= 0.106ns, 6 <= 0.112ns, 2 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX16MA10TR: 25 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 7 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
        Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.1 real=0:00:02.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
          misc counts      : r=4, pp=2
          cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
          cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
          wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
          hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
          misc counts      : r=4, pp=2
          cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
          cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
          wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
          hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.5 real=0:00:01.6)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Legalizer API calls during this step: 159 succeeded with high effort: 159 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:08.0 real=0:00:08.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
    cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
    wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
    hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
  Skew group summary after Approximately balancing fragments:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
    skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
    Skew group summary after 'Improving fragments clock skew':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.1 real=0:00:01.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 3 skew groups; 23 fragments, 34 fraglets and 35 vertices; 101 variables and 299 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
          misc counts      : r=4, pp=2
          cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
          cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
          wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
          hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
    Skew group summary after 'Approximately balancing step':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:02.2 real=0:00:02.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
    Skew group summary after 'Fixing clock tree overload':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.056 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.5 real=0:00:00.6)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386, avg=0.364, sd=0.011], skew [0.056 vs 0.058], 100% {0.329, 0.386} (wid=0.140 ws=0.112) (gid=0.327 gs=0.109)
    Skew group summary after 'Approximately balancing paths':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.156, avg=0.139, sd=0.020], skew [0.043 vs 0.058], 100% {0.112, 0.156} (wid=0.049 ws=0.005) (gid=0.112 gs=0.048)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.156, avg=0.153, sd=0.004], skew [0.006 vs 0.058], 100% {0.149, 0.156} (wid=0.043 ws=0.000) (gid=0.112 gs=0.006)
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386, avg=0.364, sd=0.011], skew [0.056 vs 0.058], 100% {0.329, 0.386} (wid=0.140 ws=0.112) (gid=0.327 gs=0.109)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Balancing done. (took cpu=0:00:13.7 real=0:00:13.8)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.4)
  Clock DAG stats before polishing:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
    cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
    wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
    hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
  Primary reporting skew groups before polishing:
    skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.057 vs 0.058]
  Skew group summary before polishing:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.155], skew [0.043 vs 0.058]
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.155], skew [0.006 vs 0.058]
    skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.057 vs 0.058]
  Merging balancing drivers for power...
    Tried: 362 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.057 vs 0.058]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.155], skew [0.043 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.155], skew [0.006 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386], skew [0.057 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.589pF, leaf=13.206pF, total=14.795pF
      wire lengths     : top=0.000um, trunk=14220.399um, leaf=118516.793um, total=132737.192um
      hp wire lengths  : top=0.000um, trunk=9342.700um, leaf=31267.500um, total=40610.200um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 7 <= 0.094ns, 10 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.009ns min=0.022ns max=0.118ns {15 <= 0.071ns, 296 <= 0.094ns, 5 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386, avg=0.364, sd=0.011], skew [0.057 vs 0.058], 100% {0.329, 0.386} (wid=0.140 ws=0.112) (gid=0.326 gs=0.108)
    Skew group summary after 'Improving clock skew':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.112, max=0.155, avg=0.139, sd=0.020], skew [0.043 vs 0.058], 100% {0.112, 0.155} (wid=0.049 ws=0.005) (gid=0.112 gs=0.048)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.155, avg=0.152, sd=0.004], skew [0.006 vs 0.058], 100% {0.149, 0.155} (wid=0.043 ws=0.000) (gid=0.112 gs=0.006)
      skew_group my_clk/mode: insertion delay [min=0.329, max=0.386, avg=0.364, sd=0.011], skew [0.057 vs 0.058], 100% {0.329, 0.386} (wid=0.140 ws=0.112) (gid=0.326 gs=0.108)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.0 real=0:00:01.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 2399 succeeded with high effort: 2399 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:07.0 real=0:00:03.6)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4951 succeeded with high effort: 4951 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:26.4 real=0:00:08.5)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.6 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 2042 succeeded with high effort: 2042 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:06.5 real=0:00:02.7)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4952 succeeded with high effort: 4952 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:19.0 real=0:00:06.4)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3590.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=38.800um^2, total=3640.000um^2
      cell capacitance : b=2.242pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.048pF, total=2.303pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.450pF, leaf=12.974pF, total=14.424pF
      wire lengths     : top=0.000um, trunk=13042.998um, leaf=116497.134um, total=129540.132um
      hp wire lengths  : top=0.000um, trunk=9260.900um, leaf=30808.200um, total=40069.100um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.111ns {17 <= 0.071ns, 9 <= 0.094ns, 11 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.111ns {17 <= 0.071ns, 298 <= 0.094ns, 4 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 13 FRICGX11BA10TR: 298 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group my_clk/mode: insertion delay [min=0.328, max=0.383, avg=0.358, sd=0.013], skew [0.055 vs 0.058], 100% {0.328, 0.383} (wid=0.132 ws=0.117) (gid=0.326 gs=0.091)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.156, avg=0.143, sd=0.018], skew [0.037 vs 0.058], 100% {0.118, 0.156} (wid=0.048 ws=0.004) (gid=0.108 gs=0.034)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.154, max=0.156, avg=0.155, sd=0.001], skew [0.002 vs 0.058], 100% {0.154, 0.156} (wid=0.048 ws=0.000) (gid=0.108 gs=0.002)
      skew_group my_clk/mode: insertion delay [min=0.328, max=0.383, avg=0.358, sd=0.013], skew [0.055 vs 0.058], 100% {0.328, 0.383} (wid=0.132 ws=0.117) (gid=0.326 gs=0.091)
    Legalizer API calls during this step: 14344 succeeded with high effort: 14344 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:01:02 real=0:00:23.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
    Initial gate capacitance is (rise=28.965pF fall=28.965pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=28.953pF fall=28.953pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3631.600um^2
      cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.045pF, total=2.291pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.450pF, leaf=12.974pF, total=14.424pF
      wire lengths     : top=0.000um, trunk=13045.998um, leaf=116496.133um, total=129542.132um
      hp wire lengths  : top=0.000um, trunk=9260.900um, leaf=30808.200um, total=40069.100um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.118ns count=41 avg=0.074ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 6 <= 0.112ns, 1 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.111ns {16 <= 0.071ns, 296 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group my_clk/mode: insertion delay [min=0.331, max=0.386, avg=0.362, sd=0.011], skew [0.054 vs 0.058], 100% {0.331, 0.386} (wid=0.132 ws=0.116) (gid=0.330 gs=0.083)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.156, avg=0.143, sd=0.018], skew [0.037 vs 0.058], 100% {0.118, 0.156} (wid=0.048 ws=0.004) (gid=0.108 gs=0.034)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.154, max=0.156, avg=0.155, sd=0.001], skew [0.002 vs 0.058], 100% {0.154, 0.156} (wid=0.048 ws=0.000) (gid=0.108 gs=0.002)
      skew_group my_clk/mode: insertion delay [min=0.331, max=0.386, avg=0.362, sd=0.011], skew [0.054 vs 0.058], 100% {0.331, 0.386} (wid=0.132 ws=0.116) (gid=0.330 gs=0.083)
    Legalizer API calls during this step: 780 succeeded with high effort: 780 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.2 real=0:00:03.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3631.600um^2
      cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.045pF, total=2.291pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.450pF, leaf=12.974pF, total=14.424pF
      wire lengths     : top=0.000um, trunk=13045.998um, leaf=116496.133um, total=129542.132um
      hp wire lengths  : top=0.000um, trunk=9260.900um, leaf=30808.200um, total=40069.100um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.118ns count=41 avg=0.074ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 6 <= 0.112ns, 1 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.111ns {16 <= 0.071ns, 296 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group my_clk/mode: insertion delay [min=0.331, max=0.386, avg=0.362, sd=0.011], skew [0.054 vs 0.058], 100% {0.331, 0.386} (wid=0.132 ws=0.116) (gid=0.330 gs=0.083)
    Skew group summary after 'Improving insertion delay':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.156, avg=0.143, sd=0.018], skew [0.037 vs 0.058], 100% {0.118, 0.156} (wid=0.048 ws=0.004) (gid=0.108 gs=0.034)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.154, max=0.156, avg=0.155, sd=0.001], skew [0.002 vs 0.058], 100% {0.154, 0.156} (wid=0.048 ws=0.000) (gid=0.108 gs=0.002)
      skew_group my_clk/mode: insertion delay [min=0.331, max=0.386, avg=0.362, sd=0.011], skew [0.054 vs 0.058], 100% {0.331, 0.386} (wid=0.132 ws=0.116) (gid=0.330 gs=0.083)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.9 real=0:00:00.9)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
      Global shorten wires A0...
        Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=17, computed=337, moveTooSmall=351, resolved=0, predictFail=94, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=152, ignoredLeafDriver=0, worse=987, accepted=66
        Max accepted move=80.000um, total accepted move=1001.600um, average move=15.175um
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=20, computed=334, moveTooSmall=374, resolved=0, predictFail=96, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=166, ignoredLeafDriver=0, worse=1055, accepted=32
        Max accepted move=65.400um, total accepted move=446.800um, average move=13.963um
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=19, computed=335, moveTooSmall=378, resolved=0, predictFail=99, currentlyIllegal=0, legalizationFail=5, legalizedMoveTooSmall=188, ignoredLeafDriver=0, worse=1074, accepted=14
        Max accepted move=24.200um, total accepted move=154.000um, average move=11.000um
        Legalizer API calls during this step: 4042 succeeded with high effort: 4042 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:12.6 real=0:00:12.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 137 succeeded with high effort: 137 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=313, computed=41, moveTooSmall=556, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=28, accepted=4
        Max accepted move=11.000um, total accepted move=19.400um, average move=4.850um
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=315, computed=39, moveTooSmall=554, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=28, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires B...
        Legalizer API calls during this step: 1587 succeeded with high effort: 1587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.3 real=0:00:02.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=0, computed=354, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=361, accepted=17
        Max accepted move=4.200um, total accepted move=14.600um, average move=0.859um
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=336, computed=18, moveTooSmall=0, resolved=0, predictFail=577, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=19, accepted=1
        Max accepted move=5.000um, total accepted move=5.000um, average move=5.000um
        Move for wirelength. considered=358, filtered=358, permitted=354, cannotCompute=352, computed=2, moveTooSmall=0, resolved=0, predictFail=610, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=1
        Max accepted move=3.000um, total accepted move=3.000um, average move=3.000um
        Legalizer API calls during this step: 407 succeeded with high effort: 407 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:01.6 real=0:00:01.6)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
        misc counts      : r=4, pp=2
        cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3631.600um^2
        cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.045pF, total=2.291pF
        sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
        wire capacitance : top=0.000pF, trunk=1.359pF, leaf=12.962pF, total=14.321pF
        wire lengths     : top=0.000um, trunk=12229.799um, leaf=116375.842um, total=128605.641um
        hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 11 <= 0.094ns, 6 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
        Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.098ns {16 <= 0.071ns, 298 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
         Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
        NICGs: AND2X6MA10TR: 1 
       Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.012], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.131 ws=0.120) (gid=0.329 gs=0.089)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.154, avg=0.141, sd=0.018], skew [0.036 vs 0.058], 100% {0.118, 0.154} (wid=0.047 ws=0.002) (gid=0.107 gs=0.034)
        skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.154, avg=0.153, sd=0.001], skew [0.002 vs 0.058], 100% {0.152, 0.154} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.012], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.131 ws=0.120) (gid=0.329 gs=0.089)
      Legalizer API calls during this step: 6412 succeeded with high effort: 6412 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:19.7 real=0:00:19.8)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 362 , Succeeded = 47 , Constraints Broken = 307 , CannotMove = 8 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:01.3 real=0:00:01.3)
    Optimizing orientation done. (took cpu=0:00:01.3 real=0:00:01.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3631.600um^2
      cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.045pF, total=2.291pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.349pF, leaf=12.961pF, total=14.310pF
      wire lengths     : top=0.000um, trunk=12140.098um, leaf=116364.042um, total=128504.141um
      hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.118ns count=41 avg=0.072ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 11 <= 0.094ns, 6 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.098ns {16 <= 0.071ns, 298 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group my_clk/mode: insertion delay [min=0.330, max=0.385, avg=0.360, sd=0.012], skew [0.055 vs 0.058], 100% {0.330, 0.385} (wid=0.131 ws=0.120) (gid=0.329 gs=0.089)
    Skew group summary after 'Wire Opt OverFix':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.154, avg=0.141, sd=0.018], skew [0.036 vs 0.058], 100% {0.118, 0.154} (wid=0.047 ws=0.002) (gid=0.107 gs=0.034)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.154, avg=0.153, sd=0.001], skew [0.002 vs 0.058], 100% {0.152, 0.154} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
      skew_group my_clk/mode: insertion delay [min=0.330, max=0.385, avg=0.360, sd=0.012], skew [0.055 vs 0.058], 100% {0.330, 0.385} (wid=0.131 ws=0.120) (gid=0.329 gs=0.089)
    Legalizer API calls during this step: 6412 succeeded with high effort: 6412 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:23.3 real=0:00:22.8)
  Total capacitance is (rise=43.263pF fall=43.263pF), of which (rise=14.310pF fall=14.310pF) is wire, and (rise=28.953pF fall=28.953pF) is gate.
  Stage::Polishing done. (took cpu=0:01:34 real=0:00:53.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 354 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:12:24 mem=2789.7M) ***
Total net bbox length = 2.283e+06 (1.241e+06 1.042e+06) (ext = 9.267e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 1 insts, mean move: 2.80 um, max move: 2.80 um 
	Max move on inst (vproc_top_u_core_core_clock_gate_i_en_latch_reg): (647.20, 150.00) --> (644.40, 150.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2792.8MB
Summary Report:
Instances move: 1 (out of 114905 movable)
Instances flipped: 0
Mean displacement: 2.80 um
Max displacement: 2.80 um (Instance: vproc_top_u_core_core_clock_gate_i_en_latch_reg) (647.2, 150) -> (644.4, 150)
	Length: 13 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: LATNQNX0P5MA10TR
Total net bbox length = 2.283e+06 (1.241e+06 1.042e+06) (ext = 9.267e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2792.8MB
*** Finished refinePlace (0:12:25 mem=2792.8M) ***
  ClockRefiner summary
  All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 30962).
  The largest move was 2.8 um for vproc_top_u_core_core_clock_gate_i_en_latch_reg.
  Restoring pStatusCts on 354 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:01.0)
  CCOpt::Phase::Implementation done. (took cpu=0:02:05 real=0:01:17)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       358 (unrouted=358, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6058, trialRouted=117743, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 358 nets for routing of which 358 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 358 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 14904 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14904
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 118104 nets ( ignored 117746 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 358 clock nets ( 358 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 358
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 358 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.231320e+05um
[NR-eGR] Create a new net group with 79 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 79 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.492040e+05um
[NR-eGR] Create a new net group with 51 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 51 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.846460e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   459035 
[NR-eGR]  M2  (2V)        886145   668771 
[NR-eGR]  M3  (3H)       1147729    85094 
[NR-eGR]  M4  (4V)        501343    31817 
[NR-eGR]  M5  (5H)        422200     2311 
[NR-eGR]  M6  (6V)         51027        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3008444  1247028 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2283495um
[NR-eGR] Total length: 3008444um, number of vias: 1247028
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 129405um, number of vias: 80266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  31325 
[NR-eGR]  M2  (2V)         33065  35576 
[NR-eGR]  M3  (3H)         62065  13312 
[NR-eGR]  M4  (4V)         33926     53 
[NR-eGR]  M5  (5H)           348      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  M7  (7H)             0      0 
[NR-eGR]  M8  (8V)             0      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       129405  80266 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40316um
[NR-eGR] Total length: 129405um, number of vias: 80266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 129405um, number of vias: 80266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.54 sec, Real: 1.94 sec, Curr Mem: 2856.16 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:02.9 real=0:00:02.3)
      Routing using eGR only done.
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6058, trialRouted=117743, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.8 real=0:00:03.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'toplevel_498' of instances=127265 and nets=124159 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2856.156M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:01.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slowDC:setup.late...
        Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.8 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
          misc counts      : r=4, pp=2
          cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3631.600um^2
          cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.045pF, total=2.291pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.366pF, leaf=13.311pF, total=14.678pF
          wire lengths     : top=0.000um, trunk=12221.090um, leaf=117183.490um, total=129404.580um
          hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 11 <= 0.094ns, 6 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.097ns {15 <= 0.071ns, 299 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group my_clk/mode: insertion delay [min=0.331, max=0.388, avg=0.362, sd=0.012], skew [0.057 vs 0.058], 100% {0.331, 0.388} (wid=0.129 ws=0.118) (gid=0.331 gs=0.090)
        Skew group summary eGRPC initial state:
          skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.155, avg=0.142, sd=0.018], skew [0.037 vs 0.058], 100% {0.118, 0.155} (wid=0.047 ws=0.003) (gid=0.108 gs=0.034)
          skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.058], 100% {0.153, 0.155} (wid=0.047 ws=0.000) (gid=0.108 gs=0.002)
          skew_group my_clk/mode: insertion delay [min=0.331, max=0.388, avg=0.362, sd=0.012], skew [0.057 vs 0.058], 100% {0.331, 0.388} (wid=0.129 ws=0.118) (gid=0.331 gs=0.090)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
            misc counts      : r=4, pp=2
            cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3631.600um^2
            cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.045pF, total=2.291pF
            sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
            wire capacitance : top=0.000pF, trunk=1.366pF, leaf=13.311pF, total=14.678pF
            wire lengths     : top=0.000um, trunk=12221.090um, leaf=117183.490um, total=129404.580um
            hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 11 <= 0.094ns, 6 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
            Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.097ns {15 <= 0.071ns, 299 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
             Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
            NICGs: AND2X6MA10TR: 1 
           Logics: BUFZX16MA10TR: 1 NOR2X8MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group my_clk/mode: insertion delay [min=0.331, max=0.388], skew [0.057 vs 0.058]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.155], skew [0.037 vs 0.058]
            skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.153, max=0.155], skew [0.002 vs 0.058]
            skew_group my_clk/mode: insertion delay [min=0.331, max=0.388], skew [0.057 vs 0.058]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.8 real=0:00:00.8)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 141 long paths. The largest offset applied was 0.001ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------
            Skew Group     Num.     Num.       Offset        Max        Previous Max.    Current Max.
                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------
            my_clk/mode    30609      141        0.461%      0.001ns       0.388ns         0.386ns
            -----------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        16
              0.000      and above     125
            -------------------------------
            
            Mean=0.001ns Median=0.000ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
          Original list had 2 cells:
          BUFX16MA10TR BUFX5BA10TR 
          Library trimming was not able to trim any cells:
          BUFX16MA10TR BUFX5BA10TR 
          Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
          Original list had 2 cells:
          FRICGX13BA10TR FRICGX11BA10TR 
          Library trimming was not able to trim any cells:
          FRICGX13BA10TR FRICGX11BA10TR 
          ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 2, numUnchanged = 275, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 16, numSkippedDueToCloseToSkewTarget = 65
          CCOpt-eGRPC Downsizing: considered: 277, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 3, attempted: 274, unsuccessful: 0, sized: 2
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
            misc counts      : r=4, pp=2
            cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
            cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
            sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
            wire capacitance : top=0.000pF, trunk=1.366pF, leaf=13.311pF, total=14.678pF
            wire lengths     : top=0.000um, trunk=12221.090um, leaf=117183.490um, total=129404.580um
            hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.118ns count=41 avg=0.073ns sd=0.034ns min=0.000ns max=0.112ns {17 <= 0.071ns, 10 <= 0.094ns, 7 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
            Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 298 <= 0.094ns, 7 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
             Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
            NICGs: AND2X6MA10TR: 1 
           Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group my_clk/mode: insertion delay [min=0.331, max=0.387], skew [0.056 vs 0.058]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.155], skew [0.037 vs 0.058]
            skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.153, max=0.155], skew [0.002 vs 0.058]
            skew_group my_clk/mode: insertion delay [min=0.331, max=0.387], skew [0.056 vs 0.058]
          Legalizer API calls during this step: 277 succeeded with high effort: 277 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.7 real=0:00:02.7)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
            misc counts      : r=4, pp=2
            cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
            cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
            sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
            wire capacitance : top=0.000pF, trunk=1.366pF, leaf=13.311pF, total=14.678pF
            wire lengths     : top=0.000um, trunk=12221.090um, leaf=117183.490um, total=129404.580um
            hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.118ns count=41 avg=0.073ns sd=0.034ns min=0.000ns max=0.112ns {17 <= 0.071ns, 10 <= 0.094ns, 7 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
            Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 298 <= 0.094ns, 7 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
             Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
            NICGs: AND2X6MA10TR: 1 
           Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group my_clk/mode: insertion delay [min=0.331, max=0.387], skew [0.056 vs 0.058]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.155], skew [0.037 vs 0.058]
            skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.153, max=0.155], skew [0.002 vs 0.058]
            skew_group my_clk/mode: insertion delay [min=0.331, max=0.387], skew [0.056 vs 0.058]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
          misc counts      : r=4, pp=2
          cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
          cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
          sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
          wire capacitance : top=0.000pF, trunk=1.366pF, leaf=13.311pF, total=14.678pF
          wire lengths     : top=0.000um, trunk=12221.090um, leaf=117183.490um, total=129404.580um
          hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30820.800um, total=39662.900um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.118ns count=41 avg=0.073ns sd=0.034ns min=0.000ns max=0.112ns {17 <= 0.071ns, 10 <= 0.094ns, 7 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
          Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 298 <= 0.094ns, 7 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
           Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
          NICGs: AND2X6MA10TR: 1 
         Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group my_clk/mode: insertion delay [min=0.331, max=0.387, avg=0.362, sd=0.012], skew [0.056 vs 0.058], 100% {0.331, 0.387} (wid=0.128 ws=0.117) (gid=0.330 gs=0.090)
        Skew group summary before routing clock trees:
          skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.118, max=0.155, avg=0.142, sd=0.018], skew [0.037 vs 0.058], 100% {0.118, 0.155} (wid=0.047 ws=0.003) (gid=0.108 gs=0.034)
          skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.058], 100% {0.153, 0.155} (wid=0.047 ws=0.000) (gid=0.108 gs=0.002)
          skew_group my_clk/mode: insertion delay [min=0.331, max=0.387, avg=0.362, sd=0.012], skew [0.056 vs 0.058], 100% {0.331, 0.387} (wid=0.128 ws=0.117) (gid=0.330 gs=0.090)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 354 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:12:38 mem=2670.8M) ***
Total net bbox length = 2.283e+06 (1.241e+06 1.042e+06) (ext = 9.279e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 2978 insts, mean move: 1.35 um, max move: 6.00 um 
	Max move on inst (vproc_top_genblk3_icache_way1/U8096): (146.00, 516.00) --> (144.00, 512.00)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:03.0 MEM: 2703.3MB
Summary Report:
Instances move: 2978 (out of 114905 movable)
Instances flipped: 0
Mean displacement: 1.35 um
Max displacement: 6.00 um (Instance: vproc_top_genblk3_icache_way1/U8096) (146, 516) -> (144, 512)
	Length: 10 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: OA22X0P5MA10TR
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.286e+06 (1.242e+06 1.043e+06) (ext = 9.279e+02)
Runtime: CPU: 0:00:04.4 REAL: 0:00:03.0 MEM: 2703.3MB
*** Finished refinePlace (0:12:42 mem=2703.3M) ***
  ClockRefiner summary
  All clock instances: Moved 817, flipped 181 and cell swapped 0 (out of a total of 30962).
  The largest move was 5.8 um for vproc_top_genblk3_icache_way0/lines_reg_15__9_.
  Restoring pStatusCts on 354 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.8 real=0:00:03.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:17.5 real=0:00:15.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6058, trialRouted=117743, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 358 nets for routing of which 358 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 358 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 14904 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14904
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 118104 nets ( ignored 117746 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 358 clock nets ( 358 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 358
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 358 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.233180e+05um
[NR-eGR] Create a new net group with 86 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.524300e+05um
[NR-eGR] Create a new net group with 55 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 55 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.904860e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   459035 
[NR-eGR]  M2  (2V)        886168   668781 
[NR-eGR]  M3  (3H)       1147881    85079 
[NR-eGR]  M4  (4V)        501326    31813 
[NR-eGR]  M5  (5H)        422203     2311 
[NR-eGR]  M6  (6V)         51027        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3008606  1247019 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2285800um
[NR-eGR] Total length: 3008606um, number of vias: 1247019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 129567um, number of vias: 80257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  31325 
[NR-eGR]  M2  (2V)         33089  35586 
[NR-eGR]  M3  (3H)         62218  13297 
[NR-eGR]  M4  (4V)         33909     49 
[NR-eGR]  M5  (5H)           351      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  M7  (7H)             0      0 
[NR-eGR]  M8  (8V)             0      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       129567  80257 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40345um
[NR-eGR] Total length: 129567um, number of vias: 80257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 129567um, number of vias: 80257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.04 sec, Real: 2.37 sec, Curr Mem: 2735.64 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.4 real=0:00:02.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 358 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/21 23:29:08, mem=2338.1M)

globalDetailRoute

#Start globalDetailRoute on Wed Dec 21 23:29:08 2022
#
#num needed restored net=0
#need_extraction net=0 (total=124159)
#WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 129567 um.
#Total half perimeter of net bounding box = 40662 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 33089 um.
#Total wire length on LAYER M3 = 62218 um.
#Total wire length on LAYER M4 = 33909 um.
#Total wire length on LAYER M5 = 351 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 80257
#Up-Via Summary (total 80257):
#           
#-----------------------
# M1              31325
# M2              35586
# M3              13297
# M4                 49
#-----------------------
#                 80257 
#
#Start routing data preparation on Wed Dec 21 23:29:11 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 124157 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2392.98 (MB), peak = 2621.99 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2405.96 (MB), peak = 2621.99 (MB)
#
#Connectivity extraction summary:
#358 routed net(s) are imported.
#6053 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 6411.
#
#Data initialization: cpu:00:00:10, real:00:00:05, mem:2.3 GB, peak:2.6 GB --1.94 [4]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6053 ( 0         pin),      2 ( 1         pin),  71131 ( 2         pin),
#    32387 ( 3         pin),   3800 ( 4         pin),   1438 ( 5         pin),
#      874 ( 6         pin),    436 ( 7         pin),    336 ( 8         pin),
#     1990 ( 9         pin),   2829 (10-19      pin),    515 (20-29      pin),
#     1191 (30-39      pin),    192 (40-49      pin),    236 (50-59      pin),
#      249 (60-69      pin),    191 (70-79      pin),      1 (80-89      pin),
#       82 (90-99      pin),    226 (100-199    pin),      0 (>=2000     pin).
#Total: 124159 nets, 358 fully global routed, 358 clocks, 2 tie-nets,
#       358 nets have extra space, 358 nets have layer range,
#       358 nets have weight, 358 nets have avoid detour,
#       358 nets have priority.
#
#Nets in 1 layer range:
#   (M3, M4) :      358 ( 0.3%)
#
#Nets in 1 priority group:
#  clock:      358 ( 0.3%)
#
#358 nets selected.
#
#End build data: cpu:00:00:01, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.66 [4]--
#
#Net length summary:
#Layer   H-Len   V-Len         Total       #Up-Via
#-------------------------------------------------
#   M1       0       0       0(  0%)   31325( 39%)
#   M2       0   33089   33089( 26%)   35586( 44%)
#   M3   62217       0   62217( 48%)   13297( 17%)
#   M4       0   33909   33909( 26%)      49(  0%)
#   M5     351       0     351(  0%)       0(  0%)
#   M6       0       0       0(  0%)       0(  0%)
#   M7       0       0       0(  0%)       0(  0%)
#   M8       0       0       0(  0%)       0(  0%)
#   M9       0       0       0(  0%)       0(  0%)
#-------------------------------------------------
#        62568   66998  129566         80257      
#
#Net length and overlap summary:
#Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#---------------------------------------------------------------------------------------------
#   M1     437       0     437(  0%)   31325( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M2       0   36307   36307( 28%)   32068( 43%)       0(  0%)      0(  0.0%)      2(  0.0%)
#   M3   60899       0   60899( 47%)   10542( 14%)       0(  0%)      0(  0.0%)      6(  0.0%)
#   M4       0   31941   31941( 25%)      30(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M5     314       0     314(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M9       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#---------------------------------------------------------------------------------------------
#        61651   68249  129900         73965             0            0              8        
#
#Line Assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 23.43 (MB)
#Total memory = 2498.37 (MB)
#Peak memory = 2621.99 (MB)
#End Line Assignment: cpu:00:00:07, real:00:00:03, mem:2.4 GB, peak:2.6 GB --2.11 [4]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 17406
#  Total number of overlap segments     =     1 (  0.0%)
#  Total number of assigned segments    = 17405 (100.0%)
#  Total number of shifted segments     =   417 (  2.4%)
#  Average movement of shifted segments =     6.85 tracks
#
#  Total number of overlaps             =     0
#  Total length of overlaps             =     0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 123089 um.
#Total half perimeter of net bounding box = 40662 um.
#Total wire length on LAYER M1 = 114 um.
#Total wire length on LAYER M2 = 29822 um.
#Total wire length on LAYER M3 = 60897 um.
#Total wire length on LAYER M4 = 31941 um.
#Total wire length on LAYER M5 = 314 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 73965
#Up-Via Summary (total 73965):
#           
#-----------------------
# M1              31325
# M2              32068
# M3              10542
# M4                 30
#-----------------------
#                 73965 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:09
#Increased memory = 115.79 (MB)
#Total memory = 2489.65 (MB)
#Peak memory = 2621.99 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 10 violations
#    elapsed time = 00:00:07, memory = 2567.41 (MB)
#    completing 20% with 15 violations
#    elapsed time = 00:00:13, memory = 2574.43 (MB)
#    completing 30% with 15 violations
#    elapsed time = 00:00:19, memory = 2569.97 (MB)
#    completing 40% with 22 violations
#    elapsed time = 00:00:25, memory = 2571.56 (MB)
#    completing 50% with 21 violations
#    elapsed time = 00:00:30, memory = 2572.25 (MB)
#    completing 60% with 13 violations
#    elapsed time = 00:00:35, memory = 2567.70 (MB)
#    completing 70% with 12 violations
#    elapsed time = 00:00:41, memory = 2575.62 (MB)
#    completing 80% with 11 violations
#    elapsed time = 00:00:46, memory = 2570.51 (MB)
#    completing 90% with 1 violations
#    elapsed time = 00:00:51, memory = 2573.20 (MB)
#    completing 100% with 1 violations
#    elapsed time = 00:00:54, memory = 2571.65 (MB)
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:03:12, elapsed time = 00:00:54, memory = 2490.16 (MB), peak = 2621.99 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2489.56 (MB), peak = 2621.99 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 138642 um.
#Total half perimeter of net bounding box = 40662 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 20443 um.
#Total wire length on LAYER M3 = 74810 um.
#Total wire length on LAYER M4 = 43068 um.
#Total wire length on LAYER M5 = 311 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 79475
#Up-Via Summary (total 79475):
#           
#-----------------------
# M1              31336
# M2              29540
# M3              18570
# M4                 29
#-----------------------
#                 79475 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:14
#Elapsed time = 00:00:55
#Increased memory = -4.11 (MB)
#Total memory = 2485.54 (MB)
#Peak memory = 2621.99 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:03:15
#Elapsed time = 00:00:56
#Increased memory = -4.11 (MB)
#Total memory = 2485.54 (MB)
#Peak memory = 2621.99 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:38
#Elapsed time = 00:01:09
#Increased memory = 136.89 (MB)
#Total memory = 2474.99 (MB)
#Peak memory = 2621.99 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 21 23:30:17 2022
#
% End globalDetailRoute (date=12/21 23:30:17, total cpu=0:03:38, real=0:01:09, peak res=2570.1M, current mem=2471.3M)
        NanoRoute done. (took cpu=0:03:38 real=0:01:09)
      Clock detailed routing done.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 358 net(s)
Set FIXED placed status on 357 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2805.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 76080
[NR-eGR] Read 118104 nets ( ignored 358 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 117746
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117746 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.776232e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        48( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       197( 0.12%)        16( 0.01%)   ( 0.13%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       282( 0.03%)        17( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             9   459053 
[NR-eGR]  M2  (2V)        883760   665186 
[NR-eGR]  M3  (3H)       1146340    89111 
[NR-eGR]  M4  (4V)        499746    34019 
[NR-eGR]  M5  (5H)        438410     2465 
[NR-eGR]  M6  (6V)         52706        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3020971  1249834 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2285800um
[NR-eGR] Total length: 3020971um, number of vias: 1249834
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.13 sec, Real: 4.72 sec, Curr Mem: 2964.85 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:08.3 real=0:00:04.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=358, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6055, trialRouted=117746, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:51 real=0:01:18)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'toplevel_498' of instances=127265 and nets=124159 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2964.852M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.3)
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
    cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
    wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
    hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
  Skew group summary after routing clock trees:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153, avg=0.140, sd=0.018], skew [0.037 vs 0.058], 100% {0.117, 0.153} (wid=0.047 ws=0.003) (gid=0.107 gs=0.034)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.001], skew [0.002 vs 0.058], 100% {0.151, 0.153} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
    skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
  CCOpt::Phase::Routing done. (took cpu=0:03:55 real=0:01:21)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
        misc counts      : r=4, pp=2
        cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
        cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
        sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
        wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
        wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
        hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
        Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
         Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
        NICGs: AND2X6MA10TR: 1 
       Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386], skew [0.056 vs 0.058]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153], skew [0.037 vs 0.058]
        skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153], skew [0.002 vs 0.058]
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386], skew [0.056 vs 0.058]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 3 skew groups; 23 fragments, 34 fraglets and 35 vertices; 101 variables and 299 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
        misc counts      : r=4, pp=2
        cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
        cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
        sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
        wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
        wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
        hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
        Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
         Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
        NICGs: AND2X6MA10TR: 1 
       Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386], skew [0.056 vs 0.058]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153], skew [0.037 vs 0.058]
        skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153], skew [0.002 vs 0.058]
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386], skew [0.056 vs 0.058]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 358, nets tested: 358, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
      cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
      wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
      hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153, avg=0.140, sd=0.018], skew [0.037 vs 0.058], 100% {0.117, 0.153} (wid=0.047 ws=0.003) (gid=0.107 gs=0.034)
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.001], skew [0.002 vs 0.058], 100% {0.151, 0.153} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
      skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
    Buffering to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.9)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
        misc counts      : r=4, pp=2
        cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
        cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
        sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
        wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
        wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
        hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
        Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
         Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
        NICGs: AND2X6MA10TR: 1 
       Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153, avg=0.140, sd=0.018], skew [0.037 vs 0.058], 100% {0.117, 0.153} (wid=0.047 ws=0.003) (gid=0.107 gs=0.034)
        skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.001], skew [0.002 vs 0.058], 100% {0.151, 0.153} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
        skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.0 real=0:00:01.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=358, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 123801 (unrouted=6055, trialRouted=117746, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6055, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
    cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
    wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
    hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
  Skew group summary after post-conditioning:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153, avg=0.140, sd=0.018], skew [0.037 vs 0.058], 100% {0.117, 0.153} (wid=0.047 ws=0.003) (gid=0.107 gs=0.034)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.001], skew [0.002 vs 0.058], 100% {0.151, 0.153} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
    skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.5 real=0:00:07.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        347     3584.400       2.234
  Inverters                        2        4.000       0.008
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       1        6.800       0.005
  Clock Logic                      4       27.600       0.037
  All                            354     3622.800       2.284
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     12222.200
  Leaf     126419.800
  Total    138642.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       8842.100
  Leaf       30848.200
  Total      39690.300
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     2.263     1.362     3.625
  Leaf     26.677    14.335    41.012
  Total    28.940    15.697    44.638
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  30609    26.642     0.001       0.000      0.001    0.040
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.118       41      0.073       0.033      0.000    0.112    {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}            -
  Leaf        0.118      320      0.089       0.009      0.021    0.101    {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}         -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------------
  Name              Type        Inst     Inst Area 
                                Count    (um^2)
  -------------------------------------------------
  BUFX16MA10TR      buffer        23       266.800
  FRICGX13BA10TR    buffer        10       112.000
  FRICGX11BA10TR    buffer       304      3161.600
  BUFX5BA10TR       buffer        10        44.000
  INVX4BA10TR       inverter       1         2.800
  INVX1BA10TR       inverter       1         1.200
  AND2X6MA10TR      nicg           1         6.800
  BUFZX11MA10TR     logic          1        17.600
  NOR2X6AA10TR      logic          1         6.800
  NAND2X1BA10TR     logic          1         1.600
  NOR2X1MA10TR      logic          1         1.600
  -------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  slowDC:setup.late    my_clk/mode    0.330     0.386     0.056       0.058         0.116           0.019           0.361        0.011     100% {0.330, 0.386}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slowDC:setup.late    _clock_gen_my_clk_state_reg_0_/mode    0.117     0.153     0.037       0.058         0.003           0.000           0.140        0.018     100% {0.117, 0.153}
  slowDC:setup.late    _clock_gen_my_clk_state_reg_1_/mode    0.151     0.153     0.002       0.058         0.000           0.000           0.152        0.001     100% {0.151, 0.153}
  slowDC:setup.late    my_clk/mode                            0.330     0.386     0.056       0.058         0.116           0.019           0.361        0.011     100% {0.330, 0.386}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.1 real=0:00:01.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Start delay calculation (fullDC) (4 T). (MEM=3161.8)
Total number of fetched objects 118175
Total number of fetched objects 118175
End delay calculation. (MEM=3374.29 CPU=0:00:04.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3374.29 CPU=0:00:12.5 REAL=0:00:05.0)
	Clock: my_clk, View: slowView, Ideal Latency: 0, Propagated Latency: 0.36058
	 Executing: set_clock_latency -source -early -max -rise -0.36058 [get_pins clk]
	Clock: my_clk, View: slowView, Ideal Latency: 0, Propagated Latency: 0.36058
	 Executing: set_clock_latency -source -late -max -rise -0.36058 [get_pins clk]
	Clock: my_clk, View: slowView, Ideal Latency: 0, Propagated Latency: 0.358261
	 Executing: set_clock_latency -source -early -max -fall -0.358261 [get_pins clk]
	Clock: my_clk, View: slowView, Ideal Latency: 0, Propagated Latency: 0.358261
	 Executing: set_clock_latency -source -late -max -fall -0.358261 [get_pins clk]
	Clock: my_clk, View: fastView, Ideal Latency: 0, Propagated Latency: 0.20277
	 Executing: set_clock_latency -source -early -min -rise -0.20277 [get_pins clk]
	Clock: my_clk, View: fastView, Ideal Latency: 0, Propagated Latency: 0.20277
	 Executing: set_clock_latency -source -late -min -rise -0.20277 [get_pins clk]
	Clock: my_clk, View: fastView, Ideal Latency: 0, Propagated Latency: 0.208144
	 Executing: set_clock_latency -source -early -min -fall -0.208144 [get_pins clk]
	Clock: my_clk, View: fastView, Ideal Latency: 0, Propagated Latency: 0.208144
	 Executing: set_clock_latency -source -late -min -fall -0.208144 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:28.4 real=0:00:11.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
  misc counts      : r=4, pp=2
  cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
  cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
  sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
  wire capacitance : top=0.000pF, trunk=1.362pF, leaf=14.335pF, total=15.697pF
  wire lengths     : top=0.000um, trunk=12222.200um, leaf=126419.800um, total=138642.000um
  hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.118ns count=41 avg=0.073ns sd=0.033ns min=0.000ns max=0.112ns {17 <= 0.071ns, 9 <= 0.094ns, 8 <= 0.106ns, 7 <= 0.112ns, 0 <= 0.118ns}
  Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 284 <= 0.094ns, 21 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
   Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
  NICGs: AND2X6MA10TR: 1 
 Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
Primary reporting skew groups after update timingGraph:
  skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
Skew group summary after update timingGraph:
  skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.117, max=0.153, avg=0.140, sd=0.018], skew [0.037 vs 0.058], 100% {0.117, 0.153} (wid=0.047 ws=0.003) (gid=0.107 gs=0.034)
  skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.001], skew [0.002 vs 0.058], 100% {0.151, 0.153} (wid=0.047 ws=0.000) (gid=0.107 gs=0.002)
  skew_group my_clk/mode: insertion delay [min=0.330, max=0.386, avg=0.361, sd=0.011], skew [0.056 vs 0.058], 100% {0.330, 0.386} (wid=0.127 ws=0.116) (gid=0.331 gs=0.091)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:29.5 real=0:00:12.4)
Copying last skew targets (including wire skew targets) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
Runtime done. (took cpu=0:08:08 real=0:04:09)
Runtime Summary
===============
Clock Runtime:  (53%) Core CTS         128.95 (Init 5.69, Construction 23.74, Implementation 75.89, eGRPC 8.36, PostConditioning 6.96, Other 8.31)
Clock Runtime:  (35%) CTS services      85.33 (RefinePlace 7.44, EarlyGlobalClock 6.01, NanoRoute 68.72, ExtractRC 3.17, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS         25.35 (Init 5.30, CongRepair/EGR-DP 8.76, TimingUpdate 11.29, Other 0.00)
Clock Runtime: (100%) Total            239.62

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2471.0M, totSessionCpu=0:17:16 **
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:17:21.2/0:08:38.1 (2.0), mem = 2849.2M
GigaOpt running with 4 threads.
**optDesign ... cpu = 0:00:08, real = 0:00:05, mem = 2544.2M, totSessionCpu=0:17:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2850.2M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2969.63)
Total number of fetched objects 118175
End delay calculation. (MEM=3063.64 CPU=0:00:19.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3063.64 CPU=0:00:24.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:11.0 totSessionCpu=0:18:31 mem=3094.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.550 |
|           TNS (ns):|-400.186 |
|    Violating Paths:|   36    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.555%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:00:52, mem = 2635.2M, totSessionCpu=0:18:33 **
*** InitOpt #2 [finish] : cpu/real = 0:01:11.9/0:00:50.0 (1.4), totSession cpu/real = 0:18:33.1/0:09:28.1 (2.0), mem = 2927.2M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:18:36.8/0:09:30.4 (2.0), mem = 2931.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |        358 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:02.1/0:00:02.0 (1.1), totSession cpu/real = 0:18:39.0/0:09:32.4 (2.0), mem = 2936.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2936.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2936.7M) ***
*** Starting optimizing excluded clock nets MEM= 2936.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2936.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:18:39.3/0:09:32.7 (2.0), mem = 2936.7M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
*** DrvOpt #4 [finish] : cpu/real = 0:00:06.3/0:00:04.0 (1.6), totSession cpu/real = 0:18:45.6/0:09:36.8 (2.0), mem = 2933.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:18:48.8/0:09:39.7 (1.9), mem = 2938.0M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
*info: 358 clock nets excluded
*info: 2 special nets excluded.
*info: 2 external nets with a tri-state driver excluded.
*info: 14 multi-driver nets excluded.
*info: 3631 no-driver nets excluded.
*info: 358 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -12.550  TNS Slack -400.187 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
| -12.550|-400.187|   78.55%|   0:00:00.0| 3143.9M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |        |         |            |        |          |         | unit_mux_genblk1_2__genblk1_unit_genblk1_div_genbl |
|        |        |         |            |        |          |         | k5_0__div_block_genblk1_div_q_reg_22_/D            |
|  -4.648|-134.376|   78.59%|   0:00:04.0| 3299.5M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |        |         |            |        |          |         | R_25/D                                             |
|  -3.785| -99.665|   78.61%|   0:00:01.0| 3301.3M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |        |         |            |        |          |         | R_25/D                                             |
|  -3.785| -99.665|   78.61%|   0:00:00.0| 3301.3M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |        |         |            |        |          |         | R_25/D                                             |
|  -1.248| -14.035|   78.61%|   0:00:00.0| 3303.3M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |        |         |            |        |          |         | R_25/D                                             |
|  -0.153|  -0.342|   78.62%|   0:00:03.0| 3305.8M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |        |         |            |        |          |         | R_25/D                                             |
|   0.000|   0.000|   78.63%|   0:00:00.0| 3305.8M|        NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:18.7 real=0:00:08.0 mem=3305.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:18.7 real=0:00:08.0 mem=3305.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:27.2/0:00:15.6 (1.7), totSession cpu/real = 0:19:16.0/0:09:55.3 (1.9), mem = 2988.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.2)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.

Active setup views:
 slowView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:19:23.8/0:10:02.3 (1.9), mem = 3195.8M
Usable buffer cells for single buffer setup transform:
BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
Number of usable buffer cells above: 28
Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 78.63
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.63%|        -|   0.001|   0.000|   0:00:00.0| 3201.7M|
|   78.62%|        4|   0.001|   0.000|   0:00:02.0| 3306.7M|
|   78.62%|        0|   0.001|   0.000|   0:00:00.0| 3306.7M|
|   78.62%|        5|   0.001|   0.000|   0:00:01.0| 3306.7M|
|   78.55%|      504|   0.001|   0.000|   0:00:07.0| 3309.7M|
|   78.55%|       29|   0.001|   0.000|   0:00:02.0| 3309.7M|
|   78.55%|        1|   0.001|   0.000|   0:00:01.0| 3309.7M|
|   78.55%|        1|   0.001|   0.000|   0:00:00.0| 3309.7M|
|   78.55%|        0|   0.001|   0.000|   0:00:01.0| 3309.7M|
|   78.55%|        0|   0.001|   0.000|   0:00:00.0| 3309.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 78.55
End: Core Area Reclaim Optimization (cpu = 0:00:41.8) (real = 0:00:19.0) **
*** Starting refinePlace (0:20:06 mem=3302.7M) ***
Total net bbox length = 2.287e+06 (1.243e+06 1.044e+06) (ext = 9.279e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 127447 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 514 insts, mean move: 2.02 um, max move: 7.60 um 
	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U1712): (578.60, 776.00) --> (582.20, 780.00)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 3327.0MB
Summary Report:
Instances move: 514 (out of 114730 movable)
Instances flipped: 0
Mean displacement: 2.02 um
Max displacement: 7.60 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U1712) (578.6, 776) -> (582.2, 780)
	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND2X0P5AA10TR
Total net bbox length = 2.288e+06 (1.243e+06 1.045e+06) (ext = 9.279e+02)
Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 3327.0MB
*** Finished refinePlace (0:20:08 mem=3327.0M) ***
*** maximum move = 7.60 um ***
*** Finished re-routing un-routed nets (3304.0M) ***

*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=3304.0M) ***
*** AreaOpt #1 [finish] : cpu/real = 0:00:46.9/0:00:22.8 (2.1), totSession cpu/real = 0:20:10.7/0:10:25.1 (1.9), mem = 3304.0M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:23, mem=2997.74M, totSessionCpu=0:20:11).
Starting local wire reclaim
*** Starting refinePlace (0:20:11 mem=2997.7M) ***
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 127447 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3000.2MB
Summary Report:
Instances move: 0 (out of 114730 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3000.2MB
*** Finished refinePlace (0:20:14 mem=3000.2M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 76080
[NR-eGR] Read 118286 nets ( ignored 358 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117928
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117928 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.777326e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        32( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        45( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       185( 0.11%)        18( 0.01%)         1( 0.00%)   ( 0.12%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       262( 0.03%)        18( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             9   459411 
[NR-eGR]  M2  (2V)        885281   665543 
[NR-eGR]  M3  (3H)       1147686    89146 
[NR-eGR]  M4  (4V)        498535    34026 
[NR-eGR]  M5  (5H)        437825     2438 
[NR-eGR]  M6  (6V)         52739        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3022075  1250564 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2288003um
[NR-eGR] Total length: 3022075um, number of vias: 1250564
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.06 sec, Real: 4.95 sec, Curr Mem: 3149.43 MB )
Extraction called for design 'toplevel_498' of instances=127447 and nets=121919 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3149.430M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:20:28.1/0:10:38.6 (1.9), mem = 3149.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |        358 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.1), totSession cpu/real = 0:20:28.8/0:10:39.1 (1.9), mem = 3149.4M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3115.43)
Total number of fetched objects 118357
End delay calculation. (MEM=3191.34 CPU=0:00:19.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=3191.34 CPU=0:00:24.0 REAL=0:00:08.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:21:02.3/0:10:50.5 (1.9), mem = 3222.3M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.20|    -1.19|       0|       0|       0| 78.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -1.19|       1|       0|       0| 78.55%| 0:00:00.0|  3351.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -1.19|       0|       0|       0| 78.55%| 0:00:00.0|  3351.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:04.0 real=0:00:02.0 mem=3351.9M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:11.3/0:00:06.9 (1.6), totSession cpu/real = 0:21:13.6/0:10:57.4 (1.9), mem = 2991.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.200 (bump = 0.2)
Begin: GigaOpt nonLegal postEco optimization
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:21:16.0/0:10:59.8 (1.9), mem = 2994.9M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
*info: 358 clock nets excluded
*info: 2 special nets excluded.
*info: 2 external nets with a tri-state driver excluded.
*info: 14 multi-driver nets excluded.
*info: 3631 no-driver nets excluded.
*info: 358 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.200 TNS Slack -1.188 Density 78.55
OptDebug: Start of Optimizer WNS Pass 0:
+-------------+------+------+
|Path Group   |   WNS|   TNS|
+-------------+------+------+
|CLOCK default|-0.200|-1.188|
|HEPG         | 0.000| 0.000|
|All Paths    |-0.200|-1.188|
+-------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: WNS -0.200ns TNS -1.188ns; Real time 0:06:41
Active Path Group: CLOCK default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.200|   -0.200|  -1.188|   -1.188|   78.55%|   0:00:00.0| 3200.5M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
|        |         |        |         |         |            |        |          |         | R_25/D                                             |
|   0.000|    0.069|   0.000|    0.000|   78.55%|   0:00:01.0| 3320.4M|        NA|       NA| NA                                                 |
|   0.000|    0.069|   0.000|    0.000|   78.55%|   0:00:00.0| 3320.4M|  slowView|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3320.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=3320.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.069|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.069|0.000|
+-------------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: WNS 0.069ns TNS 0.000ns; Real time 0:06:43
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.55
*** Starting refinePlace (0:21:33 mem=3320.4M) ***
Total net bbox length = 2.288e+06 (1.243e+06 1.045e+06) (ext = 9.279e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 127451 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 9 insts, mean move: 2.47 um, max move: 4.80 um 
	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_RC_5_0): (564.40, 712.00) --> (567.20, 710.00)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 3358.3MB
Summary Report:
Instances move: 9 (out of 114734 movable)
Instances flipped: 0
Mean displacement: 2.47 um
Max displacement: 4.80 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_RC_5_0) (564.4, 712) -> (567.2, 710)
	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX3BA10TR
Total net bbox length = 2.288e+06 (1.243e+06 1.045e+06) (ext = 9.279e+02)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 3358.3MB
*** Finished refinePlace (0:21:36 mem=3358.3M) ***
*** maximum move = 4.80 um ***
*** Finished re-routing un-routed nets (3318.3M) ***

*** Finish Physical Update (cpu=0:00:05.5 real=0:00:04.0 mem=3318.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.55
OptDebug: End of Setup Fixing:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.069|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.069|0.000|
+-------------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:18.0 real=0:00:11.0 mem=3318.3M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:23.3/0:00:15.5 (1.5), totSession cpu/real = 0:21:39.2/0:11:15.3 (1.9), mem = 3011.1M
End: GigaOpt nonLegal postEco optimization
Begin checking placement ... (start mem=3011.1M, init mem=3011.1M)
*info: Placed = 127451         (Fixed = 12717)
*info: Unplaced = 0           
Placement Density:78.55%(522570/665298)
Placement Density (including fixed std cells):79.00%(537072/679800)
Finished checkPlace (total: cpu=0:00:02.2, real=0:00:01.0; vio checks: cpu=0:00:02.0, real=0:00:01.0; mem=3012.5M)
Register exp ratio and priority group on 0 nets on 118290 nets : 

Active setup views:
 slowView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'toplevel_498' of instances=127451 and nets=121923 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3098.891M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3080.89)
Total number of fetched objects 118361
End delay calculation. (MEM=3131.69 CPU=0:00:19.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=3131.69 CPU=0:00:24.0 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:33.4 real=0:00:12.0 totSessionCpu=0:22:18 mem=3162.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 76080
[NR-eGR] Read 118290 nets ( ignored 358 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117932
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117932 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.777366e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        40( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        50( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       192( 0.11%)        15( 0.01%)         1( 0.00%)   ( 0.12%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       282( 0.03%)        16( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.36 sec, Real: 2.59 sec, Curr Mem: 3257.59 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:07, real = 0:02:58, mem = 2654.8M, totSessionCpu=0:22:22 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.069  |  0.069  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.547%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:16, real = 0:03:07, mem = 2653.9M, totSessionCpu=0:22:32 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-5140           3  Global net connect rules have not been c...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           6  Cell-to-preRoute spacing and short viola...
WARNING   IMPCCOPT-1285        8  The lib cell '%s' specified in %s %s. %s...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
*** Message Summary: 51 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:13:25.0/0:07:16.3 (1.8), totSession cpu/real = 0:22:32.2/0:11:43.5 (1.9), mem = 2987.9M
#% End ccopt_design (date=12/21 23:33:53, total cpu=0:13:26, real=0:07:17, peak res=2889.2M, current mem=2603.2M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2603.2M, totSessionCpu=0:22:32 **
**INFO: User settings:
setDesignMode -topRoutingLayer               M6
setExtractRCMode -engine                     preRoute
setUsefulSkewMode -ecoRoute                  false
setDelayCalMode -enable_high_fanout          true
setDelayCalMode -engine                      aae
setDelayCalMode -ignoreNetLoad               false
setDelayCalMode -socv_accuracy_mode          low
setOptMode -activeHoldViews                  { fastView }
setOptMode -activeSetupViews                 { slowView }
setOptMode -allEndPoints                     true
setOptMode -autoSetupViews                   { slowView}
setOptMode -autoTDGRSetupViews               { slowView}
setOptMode -drcMargin                        0
setOptMode -effort                           high
setOptMode -fixDrc                           true
setOptMode -fixFanoutLoad                    true
setOptMode -fixHoldAllowSetupTnsDegrade      false
setOptMode -leakagePowerEffort               none
setOptMode -preserveAllSequential            false
setOptMode -preserveAssertions               false
setOptMode -setupTargetSlack                 0
setPlaceMode -place_design_floorplan_mode    true
setPlaceMode -place_global_clock_gate_aware  false
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setPlaceMode -timingDriven                   true
setAnalysisMode -analysisType                bcwc
setAnalysisMode -checkType                   setup
setAnalysisMode -clkSrcPath                  true
setAnalysisMode -clockPropagation            sdcControl
setRouteMode -earlyGlobalMaxRouteLayer       6
setRouteMode -earlyGlobalMinRouteLayer       2

info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:22:32.4/0:11:43.8 (1.9), mem = 2942.9M
*** InitOpt #3 [begin] : totSession cpu/real = 0:22:32.4/0:11:43.8 (1.9), mem = 2942.9M
GigaOpt running with 4 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2607.1M, totSessionCpu=0:22:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2940.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.069  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.547%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:08, mem = 2614.1M, totSessionCpu=0:22:45 **
*** InitOpt #3 [finish] : cpu/real = 0:00:12.7/0:00:07.7 (1.7), totSession cpu/real = 0:22:45.0/0:11:51.4 (1.9), mem = 2940.6M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:22:48.6/0:11:53.6 (1.9), mem = 2944.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |        358 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:02.3/0:00:02.2 (1.1), totSession cpu/real = 0:22:50.9/0:11:55.8 (1.9), mem = 3047.0M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3047.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3047.0M) ***
*** Starting optimizing excluded clock nets MEM= 3047.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3047.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:22:51.2/0:11:56.1 (1.9), mem = 3047.0M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
*** DrvOpt #6 [finish] : cpu/real = 0:00:06.5/0:00:04.2 (1.6), totSession cpu/real = 0:22:57.7/0:12:00.2 (1.9), mem = 2991.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:23:01.0/0:12:03.3 (1.9), mem = 2996.2M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
*info: 358 clock nets excluded
*info: 2 special nets excluded.
*info: 2 external nets with a tri-state driver excluded.
*info: 14 multi-driver nets excluded.
*info: 3631 no-driver nets excluded.
*info: 358 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   78.55%|   0:00:00.0| 3204.0M|  slowView|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3204.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3204.0M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:08.7/0:00:07.9 (1.1), totSession cpu/real = 0:23:09.7/0:12:11.2 (1.9), mem = 2990.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:23:16.3/0:12:17.0 (1.9), mem = 3199.1M
Usable buffer cells for single buffer setup transform:
BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
Number of usable buffer cells above: 28
Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 78.55
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.55%|        -|   0.031|   0.000|   0:00:00.0| 3204.0M|
|   78.55%|        0|   0.031|   0.000|   0:00:02.0| 3207.1M|
|   78.55%|        0|   0.031|   0.000|   0:00:01.0| 3207.1M|
|   78.55%|        3|   0.031|   0.000|   0:00:01.0| 3302.0M|
|   78.55%|        2|   0.031|   0.000|   0:00:01.0| 3308.5M|
|   78.55%|        0|   0.031|   0.000|   0:00:01.0| 3308.5M|
|   78.55%|        0|   0.031|   0.000|   0:00:00.0| 3308.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 78.55
End: Core Area Reclaim Optimization (cpu = 0:00:17.3) (real = 0:00:10.0) **
*** Starting refinePlace (0:23:34 mem=3306.5M) ***
Total net bbox length = 2.288e+06 (1.243e+06 1.045e+06) (ext = 9.279e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 127448 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 3307.5MB
Summary Report:
Instances move: 0 (out of 114731 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.288e+06 (1.243e+06 1.045e+06) (ext = 9.279e+02)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3307.5MB
*** Finished refinePlace (0:23:36 mem=3307.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3307.5M) ***

*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=3307.5M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:22.4/0:00:14.0 (1.6), totSession cpu/real = 0:23:38.7/0:12:31.0 (1.9), mem = 3307.5M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:14, mem=3003.79M, totSessionCpu=0:23:39).
Starting local wire reclaim
*** Starting refinePlace (0:23:39 mem=3003.8M) ***
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 127448 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3005.3MB
Summary Report:
Instances move: 0 (out of 114731 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3005.3MB
*** Finished refinePlace (0:23:42 mem=3005.3M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 76080
[NR-eGR] Read 118287 nets ( ignored 358 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117929
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117929 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.777256e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        40( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        48( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       189( 0.11%)        17( 0.01%)   ( 0.12%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       277( 0.03%)        18( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             9   459413 
[NR-eGR]  M2  (2V)        885397   665704 
[NR-eGR]  M3  (3H)       1147925    88898 
[NR-eGR]  M4  (4V)        499255    33933 
[NR-eGR]  M5  (5H)        437394     2415 
[NR-eGR]  M6  (6V)         51997        0 
[NR-eGR]  M7  (7H)             0        0 
[NR-eGR]  M8  (8V)             0        0 
[NR-eGR]  M9  (9H)             0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      3021976  1250363 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2287896um
[NR-eGR] Total length: 3021976um, number of vias: 1250363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.16 sec, Real: 5.00 sec, Curr Mem: 3154.48 MB )
Extraction called for design 'toplevel_498' of instances=127448 and nets=121920 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 3154.477M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:23:56.3/0:12:44.5 (1.9), mem = 3154.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |        358 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.1), totSession cpu/real = 0:23:57.0/0:12:45.1 (1.9), mem = 3154.5M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3152.48)
Total number of fetched objects 118358
End delay calculation. (MEM=3228.39 CPU=0:00:19.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=3228.39 CPU=0:00:24.0 REAL=0:00:08.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:24:30.5/0:12:56.5 (1.9), mem = 3259.4M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 78.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 78.55%| 0:00:00.0|  3369.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:02.0 mem=3369.9M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:11.4/0:00:06.9 (1.6), totSession cpu/real = 0:24:41.9/0:13:03.5 (1.9), mem = 3019.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:24:42 mem=3019.9M) ***
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 127448 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.731%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3019.9M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3051.2MB
Summary Report:
Instances move: 0 (out of 114731 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3051.2MB
*** Finished refinePlace (0:24:45 mem=3051.2M) ***
Begin checking placement ... (start mem=3023.2M, init mem=3023.2M)
*info: Placed = 127448         (Fixed = 12717)
*info: Unplaced = 0           
Placement Density:78.55%(522564/665298)
Placement Density (including fixed std cells):79.00%(537066/679800)
Finished checkPlace (total: cpu=0:00:02.3, real=0:00:01.0; vio checks: cpu=0:00:02.0, real=0:00:01.0; mem=3023.2M)
Register exp ratio and priority group on 0 nets on 118287 nets : 

Active setup views:
 slowView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'toplevel_498' of instances=127448 and nets=121920 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 3109.523M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3107.52)
Total number of fetched objects 118358
End delay calculation. (MEM=3164.85 CPU=0:00:19.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=3164.85 CPU=0:00:24.1 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:33.6 real=0:00:11.0 totSessionCpu=0:25:24 mem=3195.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:53, real = 0:01:39, mem = 2663.4M, totSessionCpu=0:25:26 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.546%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:09, real = 0:01:50, mem = 2678.0M, totSessionCpu=0:25:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:03:09.0/0:01:49.4 (1.7), totSession cpu/real = 0:25:41.4/0:13:33.2 (1.9), mem = 3021.2M
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2625.6M, totSessionCpu=0:25:41 **
**INFO: User settings:
setDesignMode -topRoutingLayer               M6
setExtractRCMode -engine                     preRoute
setUsefulSkewMode -ecoRoute                  false
setDelayCalMode -enable_high_fanout          true
setDelayCalMode -engine                      aae
setDelayCalMode -ignoreNetLoad               false
setDelayCalMode -socv_accuracy_mode          low
setOptMode -activeSetupViews                 { slowView }
setOptMode -allEndPoints                     true
setOptMode -autoSetupViews                   { slowView}
setOptMode -autoTDGRSetupViews               { slowView}
setOptMode -drcMargin                        0
setOptMode -effort                           high
setOptMode -fixDrc                           true
setOptMode -fixFanoutLoad                    true
setOptMode -fixHoldAllowSetupTnsDegrade      false
setOptMode -leakagePowerEffort               none
setOptMode -preserveAllSequential            false
setOptMode -preserveAssertions               false
setOptMode -setupTargetSlack                 0
setPlaceMode -place_design_floorplan_mode    true
setPlaceMode -place_global_clock_gate_aware  false
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setPlaceMode -timingDriven                   true
setAnalysisMode -analysisType                bcwc
setAnalysisMode -checkType                   setup
setAnalysisMode -clkSrcPath                  true
setAnalysisMode -clockPropagation            sdcControl
setRouteMode -earlyGlobalMaxRouteLayer       6
setRouteMode -earlyGlobalMinRouteLayer       2

**INFO: Enabling NR-eGR flow for DRV Fixing.
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:25:41.7/0:13:33.4 (1.9), mem = 2978.2M
*** InitOpt #4 [begin] : totSession cpu/real = 0:25:41.7/0:13:33.4 (1.9), mem = 2978.2M
GigaOpt running with 4 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2622.1M, totSessionCpu=0:25:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2975.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.036  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.546%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:08, mem = 2630.1M, totSessionCpu=0:25:55 **
*** InitOpt #4 [finish] : cpu/real = 0:00:13.2/0:00:08.1 (1.6), totSession cpu/real = 0:25:54.8/0:13:41.5 (1.9), mem = 2973.9M
*** Starting optimizing excluded clock nets MEM= 2973.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2973.9M) ***
*** Starting optimizing excluded clock nets MEM= 2973.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2973.9M) ***
Info: Done creating the CCOpt slew target map.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:13, mem = 2596.8M, totSessionCpu=0:26:01 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.546%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 2624.9M, totSessionCpu=0:26:17 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:35.3/0:00:24.1 (1.5), totSession cpu/real = 0:26:17.0/0:13:57.5 (1.9), mem = 2974.7M
<CMD> reset_path_group -name CLOCK
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2624.5M, totSessionCpu=0:26:17 **
**INFO: User settings:
setDesignMode -topRoutingLayer               M6
setExtractRCMode -engine                     preRoute
setUsefulSkewMode -ecoRoute                  false
setDelayCalMode -enable_high_fanout          true
setDelayCalMode -engine                      aae
setDelayCalMode -ignoreNetLoad               false
setDelayCalMode -socv_accuracy_mode          low
setOptMode -activeSetupViews                 { slowView }
setOptMode -allEndPoints                     true
setOptMode -autoSetupViews                   { slowView}
setOptMode -autoTDGRSetupViews               { slowView}
setOptMode -drcMargin                        0
setOptMode -effort                           high
setOptMode -fixDrc                           true
setOptMode -fixFanoutLoad                    true
setOptMode -fixHoldAllowSetupTnsDegrade      false
setOptMode -leakagePowerEffort               none
setOptMode -preserveAllSequential            false
setOptMode -preserveAssertions               false
setOptMode -setupTargetSlack                 0
setPlaceMode -place_design_floorplan_mode    true
setPlaceMode -place_global_clock_gate_aware  false
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setPlaceMode -timingDriven                   true
setAnalysisMode -analysisType                bcwc
setAnalysisMode -checkType                   setup
setAnalysisMode -clkSrcPath                  true
setAnalysisMode -clockPropagation            sdcControl
setRouteMode -earlyGlobalMaxRouteLayer       6
setRouteMode -earlyGlobalMinRouteLayer       2

GigaOpt running with 4 threads.
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #4 [begin] : totSession cpu/real = 0:26:17.3/0:13:57.8 (1.9), mem = 2978.7M
*** InitOpt #5 [begin] : totSession cpu/real = 0:26:17.3/0:13:57.8 (1.9), mem = 2978.7M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2618.7M, totSessionCpu=0:26:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2976.2M)
Compute RC Scale Done ...
*** InitOpt #5 [finish] : cpu/real = 0:00:37.5/0:00:37.5 (1.0), totSession cpu/real = 0:26:54.7/0:14:35.3 (1.8), mem = 3089.1M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:26:57 mem=3025.1M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:26:57.2/0:14:37.7 (1.8), mem = 3025.1M
Saving timing graph ...
Done save timing graph
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3172.16)
*** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
Total number of fetched objects 118358
End delay calculation. (MEM=3183.84 CPU=0:00:19.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=3183.84 CPU=0:00:24.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:28.8 real=0:00:09.0 totSessionCpu=0:27:48 mem=3214.8M)

Active hold views:
 fastView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:55.3 real=0:00:20.0 totSessionCpu=0:27:52 mem=3214.4M ***
Done building hold timer [378514 node(s), 814523 edge(s), 1 view(s)] (fixHold) cpu=0:01:11 real=0:00:30.0 totSessionCpu=0:28:08 mem=3340.2M ***
Restoring timing graph ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:01:16 real=0:00:33.0 totSessionCpu=0:28:13 mem=3340.2M ***

*Info: minBufDelay = 39.6 ps, libStdDelay = 15.6 ps, minBufSize = 6400000 (4.0)
*Info: worst delay setup view: slowView

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  | 32.697  | 28.467  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.036  | -0.039  |  0.845  |
|           TNS (ns):| -6.878  | -6.839  | -0.039  |  0.000  |
|    Violating Paths:|   574   |   573   |    1    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.546%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:08, real = 0:01:24, mem = 2849.8M, totSessionCpu=0:28:25 **
*** BuildHoldData #1 [finish] : cpu/real = 0:01:28.2/0:00:43.9 (2.0), totSession cpu/real = 0:28:25.4/0:15:21.6 (1.9), mem = 3190.2M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:28:25.4/0:15:21.6 (1.9), mem = 3190.2M
*info: Run optDesign holdfix with 4 threads.
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 nets with fixed/cover wires excluded.
Info: 358 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:32 real=0:00:46.0 totSessionCpu=0:28:29 mem=3395.8M density=78.546% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.039|    -6.88|     573|          0|       0(     0)|   78.55%|   0:00:00.0|  3514.6M|
|   1|  -0.039|    -6.88|     573|          0|       0(     0)|   78.55%|   0:00:00.0|  3514.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.039|    -6.88|     573|          0|       0(     0)|   78.55%|   0:00:00.0|  3514.6M|
|   1|  -0.001|    -0.00|       3|        571|       0(     0)|   78.69%|   0:00:01.0|  3637.9M|
|   2|   0.000|     0.00|       0|          3|       0(     0)|   78.69%|   0:00:01.0|  3637.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 574 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:01:50 real=0:00:58.0 totSessionCpu=0:28:47 mem=3683.7M density=78.689% ***

*info:
*info: Added a total of 574 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           19 cells of type 'BUFHX0P7MA10TR' used
*info:          506 cells of type 'BUFHX1MA10TR' used
*info:            1 cell  of type 'BUFHX1P7MA10TR' used
*info:           10 cells of type 'BUFX0P7MA10TR' used
*info:           38 cells of type 'DLY2X0P5MA10TR' used

*** Starting refinePlace (0:28:48 mem=3553.7M) ***
Total net bbox length = 2.291e+06 (1.245e+06 1.046e+06) (ext = 9.279e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 128022 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 3588.7MB
Summary Report:
Instances move: 0 (out of 115305 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.291e+06 (1.245e+06 1.046e+06) (ext = 9.279e+02)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3588.7MB
*** Finished refinePlace (0:28:51 mem=3588.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3555.7M) ***

*** Finish Physical Update (cpu=0:00:05.5 real=0:00:04.0 mem=3555.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:57 real=0:01:03 totSessionCpu=0:28:54 mem=3627.2M density=78.689%) ***
**INFO: total 56744 insts, 56075 nets marked don't touch
**INFO: total 56744 insts, 56075 nets marked don't touch DB property
**INFO: total 56744 insts, 56075 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:28.9/0:00:19.9 (1.5), totSession cpu/real = 0:28:54.3/0:15:41.5 (1.8), mem = 3128.0M
*** Steiner Routed Nets: 0.963%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0078
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 slowView
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] Read 17358 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 17358
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 76080
[NR-eGR] Read 118861 nets ( ignored 358 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 118503
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 118503 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.779914e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        36( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        45( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       192( 0.11%)        18( 0.01%)   ( 0.12%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       273( 0.03%)        19( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.36 sec, Real: 2.54 sec, Curr Mem: 3329.08 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:46, real = 0:01:52, mem = 2624.4M, totSessionCpu=0:29:03 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3117.44)
*** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
Total number of fetched objects 118932
End delay calculation. (MEM=3279.2 CPU=0:00:19.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=3279.2 CPU=0:00:24.1 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:28.5 real=0:00:09.0 totSessionCpu=0:29:38 mem=3310.2M)
Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3127.68)
*** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
Total number of fetched objects 118932
End delay calculation. (MEM=3275.89 CPU=0:00:19.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3275.89 CPU=0:00:23.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:28.3 real=0:00:09.0 totSessionCpu=0:30:16 mem=3306.9M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  | 32.697  | 28.460  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |  0.845  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:08, real = 0:02:26, mem = 2782.1M, totSessionCpu=0:30:25 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:04:08.1/0:02:25.3 (1.7), totSession cpu/real = 0:30:25.4/0:16:23.1 (1.9), mem = 3134.8M
<CMD> setFillerMode -core {"FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR"} -corePrefix FILL -merge true
<CMD> addFiller
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILL128A10TR / prefix FILL).
*INFO:   Added 128 filler insts (cell FILL64A10TR / prefix FILL).
*INFO:   Added 1523 filler insts (cell FILL32A10TR / prefix FILL).
*INFO:   Added 6593 filler insts (cell FILL16A10TR / prefix FILL).
*INFO:   Added 11129 filler insts (cell FILLCAP8A10TR / prefix FILL).
*INFO:   Added 13727 filler insts (cell FILL4A10TR / prefix FILL).
*INFO:   Added 15686 filler insts (cell FILL2A10TR / prefix FILL).
*INFO:   Added 16476 filler insts (cell FILL1A10TR / prefix FILL).
*INFO: Swapped 0 special filler inst. 
*INFO: Total 65264 filler insts added - prefix FILL (CPU: 0:00:02.8).
For 65264 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=12/21 23:38:35, mem=2714.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2714.23 (MB), peak = 3090.81 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               15.6
setNanoRouteMode -routeInsertAntennaDiode           false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              6
setDesignMode -topRoutingLayer                      M6
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3100.3M, init mem=3100.3M)
*info: Placed = 193286         (Fixed = 12718)
*info: Unplaced = 0           
Placement Density:100.00%(665298/665298)
Placement Density (including fixed std cells):100.00%(679800/679800)
Finished checkPlace (total: cpu=0:00:02.4, real=0:00:01.0; vio checks: cpu=0:00:02.1, real=0:00:01.0; mem=3104.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (358) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3104.3M) ***
% Begin globalDetailRoute (date=12/21 23:38:36, mem=2713.8M)

globalDetailRoute

#Start globalDetailRoute on Wed Dec 21 23:38:36 2022
#
#Generating timing data, please wait...
#118861 total nets, 118861 already routed, 118861 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 118932
End delay calculation. (MEM=3300.82 CPU=0:00:19.6 REAL=0:00:05.0)
#Generating timing data took: cpu time = 00:00:51, elapsed time = 00:00:30, memory = 2629.22 (MB), peak = 3090.81 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=122494)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_1806657.tif.gz ...
#Read in timing information for 21 ports, 115662 instances from timing file .timing_file_1806657.tif.gz.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 3631 (skipped).
#Total number of routable nets = 118863.
#Total number of nets in the design = 122494.
#118506 routable nets do not have any wires.
#357 routable nets have routed wires.
#118506 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#357 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 4 threads.
#Start routing data preparation on Wed Dec 21 23:39:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 122492 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2757.50 (MB), peak = 3090.81 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2763.27 (MB), peak = 3090.81 (MB)
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#358 routed net(s) are imported.
#118503 (96.74%) nets are without wires.
#3631 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 122494.
#
#
#Finished routing data preparation on Wed Dec 21 23:39:18 2022
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:05
#Increased memory = 25.88 (MB)
#Total memory = 2765.20 (MB)
#Peak memory = 3090.81 (MB)
#
#
#Start global routing on Wed Dec 21 23:39:18 2022
#
#
#Start global routing initialization on Wed Dec 21 23:39:18 2022
#
#Number of eco nets is 1
#
#Start global routing data preparation on Wed Dec 21 23:39:18 2022
#
#Start routing resource analysis on Wed Dec 21 23:39:19 2022
#
#Routing resource analysis is done on Wed Dec 21 23:39:19 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         106        4019       75625    90.39%
#  M2             V        3924         201       75625     0.00%
#  M3             H        3922         203       75625     0.00%
#  M4             V        3983         142       75625     0.00%
#  M5             H        3914         211       75625     5.09%
#  M6             V        4125           0       75625     0.00%
#  --------------------------------------------------------------
#  Total                  19975      19.29%      453750    15.91%
#
#  358 nets (0.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Dec 21 23:39:19 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2785.92 (MB), peak = 3090.81 (MB)
#
#
#Global routing initialization is done on Wed Dec 21 23:39:19 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2788.52 (MB), peak = 3090.81 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2795.62 (MB), peak = 3090.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:15, elapsed time = 00:00:07, memory = 2886.52 (MB), peak = 3090.81 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:12, elapsed time = 00:00:11, memory = 2884.16 (MB), peak = 3090.81 (MB)
#
#start global routing iteration 4...
#cpu time = 00:02:00, elapsed time = 00:00:54, memory = 2967.76 (MB), peak = 3090.81 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3631 (skipped).
#Total number of nets with skipped attribute = 2 (skipped).
#Total number of routable nets = 118861.
#Total number of nets in the design = 122494.
#
#118861 routable nets have routed wires.
#2 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#357 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1          118503  
#------------------------------------------------
#        Total                  1          118503  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                358          118505  
#------------------------------------------------
#        Total                358          118505  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M1            6(0.04%)      0(0.00%)      0(0.00%)   (0.04%)
#  M2           60(0.08%)     11(0.01%)      0(0.00%)   (0.09%)
#  M3          290(0.38%)     18(0.02%)      1(0.00%)   (0.41%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    358(0.09%)     29(0.01%)      1(0.00%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.08% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(V)    |          0.52 |          0.79 |   639.74   255.84   671.74   287.85 |
[hotspot] |   M3(H)    |          2.62 |          7.08 |   639.74   175.84   671.74   207.84 |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M3)     2.62 | (M3)     7.08 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          2.62 |          7.61 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 2.62/7.61 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   639.74   175.84   671.74   207.84 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   639.74   239.84   671.74   271.85 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   639.74   271.85   671.74   303.85 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   639.74   623.85   671.74   655.85 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   639.74   207.84   671.74   239.84 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 2863561 um.
#Total half perimeter of net bounding box = 2403284 um.
#Total wire length on LAYER M1 = 771 um.
#Total wire length on LAYER M2 = 698951 um.
#Total wire length on LAYER M3 = 1112236 um.
#Total wire length on LAYER M4 = 612686 um.
#Total wire length on LAYER M5 = 395219 um.
#Total wire length on LAYER M6 = 43698 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 905515
#Up-Via Summary (total 905515):
#           
#-----------------------
# M1             456092
# M2             345354
# M3              80617
# M4              22038
# M5               1414
#-----------------------
#                905515 
#
#Max overcon = 5 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.41%.
#
#Global routing statistics:
#Cpu time = 00:02:34
#Elapsed time = 00:01:17
#Increased memory = 198.72 (MB)
#Total memory = 2963.91 (MB)
#Peak memory = 3090.81 (MB)
#
#Finished global routing on Wed Dec 21 23:40:35 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2957.74 (MB), peak = 3090.81 (MB)
#Start Track Assignment.
#Done with 228898 horizontal wires in 9 hboxes and 210427 vertical wires in 9 hboxes.
#Done with 54486 horizontal wires in 9 hboxes and 43529 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           712.24 	101.53%  	  0.00% 	101.53%
# M2        673099.63 	  0.05%  	  0.00% 	  0.00%
# M3       1030257.28 	  0.09%  	  0.00% 	  0.01%
# M4        567518.71 	  0.01%  	  0.00% 	  0.00%
# M5        395166.22 	  0.00%  	  0.00% 	  0.00%
# M6         43698.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     2710452.08  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 2835629 um.
#Total half perimeter of net bounding box = 2403284 um.
#Total wire length on LAYER M1 = 704 um.
#Total wire length on LAYER M2 = 684851 um.
#Total wire length on LAYER M3 = 1101548 um.
#Total wire length on LAYER M4 = 610078 um.
#Total wire length on LAYER M5 = 394738 um.
#Total wire length on LAYER M6 = 43710 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 905515
#Up-Via Summary (total 905515):
#           
#-----------------------
# M1             456092
# M2             345354
# M3              80617
# M4              22038
# M5               1414
#-----------------------
#                905515 
#
#cpu time = 00:00:52, elapsed time = 00:00:19, memory = 2958.35 (MB), peak = 3090.81 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:03:40
#Elapsed time = 00:01:43
#Increased memory = 219.04 (MB)
#Total memory = 2958.35 (MB)
#Peak memory = 3090.81 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 2037 violations
#    elapsed time = 00:00:32, memory = 3099.15 (MB)
#    completing 20% with 4031 violations
#    elapsed time = 00:01:06, memory = 3112.18 (MB)
#    completing 30% with 5486 violations
#    elapsed time = 00:01:39, memory = 3114.15 (MB)
#    completing 40% with 6564 violations
#    elapsed time = 00:02:13, memory = 3122.28 (MB)
#    completing 50% with 7600 violations
#    elapsed time = 00:02:51, memory = 3125.64 (MB)
#    completing 60% with 9008 violations
#    elapsed time = 00:03:23, memory = 3115.46 (MB)
#    completing 70% with 10394 violations
#    elapsed time = 00:03:55, memory = 3129.23 (MB)
#    completing 80% with 11429 violations
#    elapsed time = 00:04:26, memory = 3125.15 (MB)
#    completing 90% with 12063 violations
#    elapsed time = 00:04:58, memory = 3130.80 (MB)
#    completing 100% with 12795 violations
#    elapsed time = 00:05:29, memory = 3131.79 (MB)
#   number of violations = 12795
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           11       17       20    11265        0    11313
#	M2          205      113     1109        0       49     1476
#	M3            0        0        6        0        0        6
#	Totals      216      130     1135    11265       49    12795
#67085 out of 193286 instances (34.7%) need to be verified(marked ipoed), dirty area = 26.5%.
#   number of violations = 12891
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           10       17       20    11350        0    11397
#	M2          211      118     1110        0       49     1488
#	M3            0        0        6        0        0        6
#	Totals      221      135     1136    11350       49    12891
#cpu time = 00:21:24, elapsed time = 00:05:48, memory = 2956.31 (MB), peak = 3175.14 (MB)
#start 1st optimization iteration ...
#    completing 10% with 10971 violations
#    elapsed time = 00:00:12, memory = 3094.10 (MB)
#    completing 20% with 9229 violations
#    elapsed time = 00:00:25, memory = 3095.62 (MB)
#    completing 30% with 7637 violations
#    elapsed time = 00:00:36, memory = 3112.27 (MB)
#    completing 40% with 6303 violations
#    elapsed time = 00:00:46, memory = 3109.19 (MB)
#    completing 50% with 4995 violations
#    elapsed time = 00:00:56, memory = 3111.54 (MB)
#    completing 60% with 3803 violations
#    elapsed time = 00:01:06, memory = 3110.15 (MB)
#    completing 70% with 2747 violations
#    elapsed time = 00:01:16, memory = 3111.60 (MB)
#    completing 80% with 1778 violations
#    elapsed time = 00:01:25, memory = 3114.11 (MB)
#    completing 90% with 1017 violations
#    elapsed time = 00:01:33, memory = 3109.28 (MB)
#    completing 100% with 216 violations
#    elapsed time = 00:01:41, memory = 3116.39 (MB)
#   number of violations = 216
#
#    By Layer and Type :
#	         EOLSpc    Short     Loop   CutSpc   Totals
#	M1            0        0        0      207      207
#	M2            3        1        4        0        8
#	M3            0        0        1        0        1
#	Totals        3        1        5      207      216
#cpu time = 00:06:19, elapsed time = 00:01:42, memory = 2976.40 (MB), peak = 3175.14 (MB)
#start 2nd optimization iteration ...
#   number of violations = 49
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1           49       49
#	Totals       49       49
#cpu time = 00:00:21, elapsed time = 00:00:06, memory = 2952.48 (MB), peak = 3175.14 (MB)
#start 3rd optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1           20       20
#	Totals       20       20
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2953.96 (MB), peak = 3175.14 (MB)
#start 4th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1           15       15
#	Totals       15       15
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2954.14 (MB), peak = 3175.14 (MB)
#start 5th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            8        8
#	Totals        8        8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2952.92 (MB), peak = 3175.14 (MB)
#start 6th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2953.30 (MB), peak = 3175.14 (MB)
#start 7th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2953.03 (MB), peak = 3175.14 (MB)
#start 8th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2952.34 (MB), peak = 3175.14 (MB)
#start 9th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2952.66 (MB), peak = 3175.14 (MB)
#start 10th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2953.17 (MB), peak = 3175.14 (MB)
#start 11th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2952.55 (MB), peak = 3175.14 (MB)
#start 12th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2952.04 (MB), peak = 3175.14 (MB)
#start 13th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2951.25 (MB), peak = 3175.14 (MB)
#start 14th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2951.24 (MB), peak = 3175.14 (MB)
#start 15th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2951.83 (MB), peak = 3175.14 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2951.20 (MB), peak = 3175.14 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2950.23 (MB), peak = 3175.14 (MB)
#start 18th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2950.29 (MB), peak = 3175.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2403284 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Cpu time = 00:28:51
#Elapsed time = 00:07:53
#Increased memory = -8.15 (MB)
#Total memory = 2950.20 (MB)
#Peak memory = 3175.14 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2950.16 (MB), peak = 3175.14 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2403284 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2403284 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:29:11
#Elapsed time = 00:07:59
#Increased memory = -7.93 (MB)
#Total memory = 2950.42 (MB)
#Peak memory = 3175.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:33:54
#Elapsed time = 00:10:20
#Increased memory = 90.60 (MB)
#Total memory = 2804.43 (MB)
#Peak memory = 3175.14 (MB)
#Number of warnings = 3
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 21 23:48:57 2022
#
% End globalDetailRoute (date=12/21 23:48:57, total cpu=0:33:55, real=0:10:21, peak res=3175.1M, current mem=2792.9M)
#Default setup view is reset to slowView.
#Default setup view is reset to slowView.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:33:57, elapsed time = 00:10:22, memory = 2749.97 (MB), peak = 3175.14 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=12/21 23:48:57, total cpu=0:33:57, real=0:10:22, peak res=3175.1M, current mem=2750.0M)
<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2750.0M, totSessionCpu=1:04:26 **
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           15.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeFillerInstPrefix                         FILL
setNanoRouteMode -routeInsertAntennaDiode                       false
setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
setNanoRouteMode -routeReInsertFillerCellListFromFile           false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setDesignMode -topRoutingLayer                                  M6
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { fastView }
setOptMode -activeSetupViews                                    { slowView }
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { fastView}
setOptMode -autoSetupViews                                      { slowView}
setOptMode -autoTDGRSetupViews                                  { slowView}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixHoldAllowSetupTnsDegrade                         false
setOptMode -leakagePowerEffort                                  none
setOptMode -preserveAllSequential                               false
setOptMode -preserveAssertions                                  false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       true
setPlaceMode -place_global_clock_gate_aware                     false
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #5 [begin] : totSession cpu/real = 1:04:29.9/0:26:51.9 (2.4), mem = 3262.1M
*** InitOpt #6 [begin] : totSession cpu/real = 1:04:29.9/0:26:51.9 (2.4), mem = 3262.1M
GigaOpt running with 4 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 2826.7M, totSessionCpu=1:04:36 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3276.1M, init mem=3276.1M)
*info: Placed = 193286         (Fixed = 12717)
*info: Unplaced = 0           
Placement Density:100.00%(665298/665298)
Placement Density (including fixed std cells):100.00%(679800/679800)
Finished checkPlace (total: cpu=0:00:03.3, real=0:00:02.0; vio checks: cpu=0:00:03.0, real=0:00:01.0; mem=3278.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
*** InitOpt #6 [finish] : cpu/real = 0:00:10.6/0:00:07.1 (1.5), totSession cpu/real = 1:04:40.5/0:26:58.9 (2.4), mem = 3278.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'toplevel_498' of instances=193286 and nets=122494 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1806657_ece-498hk-03.ece.illinois.edu_hfaroo9_5aol1e/toplevel_498_1806657_02agLE.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3278.1M)
Extracted 10.0002% (CPU Time= 0:00:04.7  MEM= 3333.6M)
Extracted 20.0002% (CPU Time= 0:00:06.3  MEM= 3333.6M)
Extracted 30.0001% (CPU Time= 0:00:07.9  MEM= 3333.6M)
Extracted 40.0001% (CPU Time= 0:00:09.5  MEM= 3337.6M)
Extracted 50.0001% (CPU Time= 0:00:13.9  MEM= 3337.6M)
Extracted 60.0001% (CPU Time= 0:00:15.9  MEM= 3337.6M)
Extracted 70.0001% (CPU Time= 0:00:18.3  MEM= 3337.6M)
Extracted 80.0001% (CPU Time= 0:00:20.3  MEM= 3337.6M)
Extracted 90.0001% (CPU Time= 0:00:22.0  MEM= 3337.6M)
Extracted 100% (CPU Time= 0:00:28.6  MEM= 3337.6M)
Number of Extracted Resistors     : 2450350
Number of Extracted Ground Cap.   : 2373360
Number of Extracted Coupling Cap. : 5295576
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3305.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:36.8  Real Time: 0:00:35.0  MEM: 3309.617M)
Initializing multi-corner resistance tables ...
Deleted 2 physical insts (cell FILL128A10TR / prefix FILL).
Deleted 128 physical insts (cell FILL64A10TR / prefix FILL).
Deleted 1523 physical insts (cell FILL32A10TR / prefix FILL).
Deleted 6593 physical insts (cell FILL16A10TR / prefix FILL).
Deleted 11129 physical insts (cell FILLCAP8A10TR / prefix FILL).
Deleted 13727 physical insts (cell FILL4A10TR / prefix FILL).
Deleted 15686 physical insts (cell FILL2A10TR / prefix FILL).
Deleted 16476 physical insts (cell FILL1A10TR / prefix FILL).
Total physical insts deleted = 65264.
*** BuildHoldData #2 [begin] : totSession cpu/real = 1:05:19.0/0:27:35.8 (2.4), mem = 3309.6M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3326.31 CPU=0:00:00.2 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3340.3)
*** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
Total number of fetched objects 118932
End delay calculation. (MEM=3606.37 CPU=0:00:21.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3606.37 CPU=0:00:24.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:11.0 totSessionCpu=1:05:58 mem=3605.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:38.6 real=0:00:13.0 totSessionCpu=1:05:58 mem=3605.4M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3584.16)
*** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3585.33 CPU=0:00:34.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3585.33 CPU=0:00:37.4 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3616.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3585.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3460.47)
Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118932. 
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3631.19 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3631.19 CPU=0:00:02.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:01:00 real=0:00:20.0 totSessionCpu=1:07:10 mem=3660.2M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.039  | 28.800  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:01:56.0/0:00:43.8 (2.6), totSession cpu/real = 1:07:15.0/0:28:19.6 (2.4), mem = 3659.7M
**optDesign ... cpu = 0:02:49, real = 0:01:32, mem = 3092.3M, totSessionCpu=1:07:15 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 1:07:26.4/0:28:23.6 (2.4), mem = 3517.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 122136 (unrouted=3633, trialRouted=0, noStatus=0, routed=118503, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3633, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 354 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        exclusive_sinks_rank is set for at least one object
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
    Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
      Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
      Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slowDC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.118ns
      Slew time target (trunk):   0.118ns
      Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.058ns
      Buffer max distance: 650.909um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
      Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
      Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Cell             Instance count    Source         Eligible library cells
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    BUFZX11MA10TR          1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
    NAND2X1BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
    NOR2X1MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
    NOR2X6AA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
      Sources:                     pin clk
      Total number of sinks:       9
      Delay constrained sinks:     9
      Constrains:                  default
      Non-leaf sinks:              3
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
      Sources:                     pin clk
      Total number of sinks:       6
      Delay constrained sinks:     6
      Constrains:                  default
      Non-leaf sinks:              3
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
      Sources:                     pin clk
      Total number of sinks:       6
      Delay constrained sinks:     6
      Constrains:                  default
      Non-leaf sinks:              3
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Clock tree balancer configuration for skew_group my_clk/mode:
      Sources:                     pin clk
      Total number of sinks:       30609
      Delay constrained sinks:     30586
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Primary reporting skew groups are:
    skew_group my_clk/mode with 30609 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
      hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ------------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ------------------------------------------------------------------------------
       0          0        356     [min=4, max=671, avg=111, sd=77, total=39429]
       0          1          2     [min=277, max=753, avg=515, sd=336, total=1030]
    ------------------------------------------------------------------------------
    
    Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 2
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    -----------------------
    Reason            Count
    -----------------------
    sdc_constraint      2
    -----------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm               0
    partition         0
    power_domain      0
    fence             0
    none              2
    ---------------------
    Total             2
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
    cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.471pF, leaf=16.446pF, total=17.917pF
    wire lengths     : top=0.000um, trunk=12224.200um, leaf=126780.265um, total=139004.465um
    hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 8 <= 0.094ns, 9 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {9 <= 0.071ns, 151 <= 0.094ns, 160 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.my_clk/mode: unconstrained
  Skew group summary PRO initial state:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.120, max=0.159, avg=0.145, sd=0.019], skew [0.040 vs 0.058], 100% {0.120, 0.159} (wid=0.051 ws=0.003) (gid=0.108 gs=0.037)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.159, avg=0.158, sd=0.001], skew [0.003 vs 0.058], 100% {0.157, 0.159} (wid=0.051 ws=0.000) (gid=0.108 gs=0.003)
    skew_group my_clk/mode: insertion delay [min=0.336, max=0.395, avg=0.370, sd=0.012], skew [0.059 vs 0.058*], 100% {0.337, 0.395} (wid=0.133 ws=0.122) (gid=0.337 gs=0.091)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 3 skew groups; 23 fragments, 34 fraglets and 35 vertices; 101 variables and 299 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
      cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.471pF, leaf=16.446pF, total=17.917pF
      wire lengths     : top=0.000um, trunk=12224.200um, leaf=126780.265um, total=139004.465um
      hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 8 <= 0.094ns, 9 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {9 <= 0.071ns, 151 <= 0.094ns, 160 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.my_clk/mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.120, max=0.159], skew [0.040 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.159], skew [0.003 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.336, max=0.395], skew [0.059 vs 0.058*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
    cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.471pF, leaf=16.446pF, total=17.917pF
    wire lengths     : top=0.000um, trunk=12224.200um, leaf=126780.265um, total=139004.465um
    hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 8 <= 0.094ns, 9 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {9 <= 0.071ns, 151 <= 0.094ns, 160 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.my_clk/mode: unconstrained
  Skew group summary PRO final:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.120, max=0.159, avg=0.145, sd=0.019], skew [0.040 vs 0.058], 100% {0.120, 0.159} (wid=0.051 ws=0.003) (gid=0.108 gs=0.037)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.159, avg=0.158, sd=0.001], skew [0.003 vs 0.058], 100% {0.157, 0.159} (wid=0.051 ws=0.000) (gid=0.108 gs=0.003)
    skew_group my_clk/mode: insertion delay [min=0.336, max=0.395, avg=0.370, sd=0.012], skew [0.059 vs 0.058*], 100% {0.337, 0.395} (wid=0.133 ws=0.122) (gid=0.337 gs=0.091)
PRO done.
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 122136 (unrouted=3633, trialRouted=0, noStatus=0, routed=118503, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3633, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:12.2 real=0:00:10.3)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] : cpu/real = 0:00:12.7/0:00:10.7 (1.2), totSession cpu/real = 1:07:39.0/0:28:34.3 (2.4), mem = 3652.1M
**INFO: Start fixing DRV (Mem = 3529.61M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #8 [begin] : totSession cpu/real = 1:07:43.3/0:28:36.4 (2.4), mem = 3529.6M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.17|     0.00|       0|       0|       0| 78.69%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.17|     0.00|       0|       0|       0| 78.69%| 0:00:00.0|  3896.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:04.0 mem=3896.9M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:12.3/0:00:10.7 (1.2), totSession cpu/real = 1:07:55.6/0:28:47.0 (2.4), mem = 3674.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:03:30, real = 0:02:00, mem = 3328.6M, totSessionCpu=1:07:56 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 3674.04M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.21min real=0.18min mem=3674.0M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.030  | 28.810  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:33, real = 0:02:02, mem = 3327.4M, totSessionCpu=1:07:59 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:37, real = 0:02:05, mem = 3279.5M, totSessionCpu=1:08:03 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=3632.94M, totSessionCpu=1:08:05).
**optDesign ... cpu = 0:03:40, real = 0:02:06, mem = 3280.0M, totSessionCpu=1:08:05 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 1.172 ns

Start Layer Assignment ...
WNS(1.172ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 122494.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 1.172 ns

Start Layer Assignment ...
WNS(1.172ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 122494.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.030  | 28.810  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:48, real = 0:02:13, mem = 3219.8M, totSessionCpu=1:08:14 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:08:14 mem=3586.1M) ***
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 128022 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3617.5MB
Summary Report:
Instances move: 0 (out of 115305 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3617.5MB
*** Finished refinePlace (1:08:17 mem=3617.5M) ***
*INFO: Total 65264 filler insts restored.
For 65264 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILL128A10TR / prefix FILL).
*INFO:   Added 128 filler insts (cell FILL64A10TR / prefix FILL).
*INFO:   Added 1523 filler insts (cell FILL32A10TR / prefix FILL).
*INFO:   Added 6593 filler insts (cell FILL16A10TR / prefix FILL).
*INFO:   Added 11129 filler insts (cell FILLCAP8A10TR / prefix FILL).
*INFO:   Added 13727 filler insts (cell FILL4A10TR / prefix FILL).
*INFO:   Added 15686 filler insts (cell FILL2A10TR / prefix FILL).
*INFO:   Added 16476 filler insts (cell FILL1A10TR / prefix FILL).
*INFO: Swapped 0 special filler inst. 
*INFO: Total 65264 filler insts added - prefix FILL (CPU: 0:00:03.6).
For 0 new insts, *** Applied 0 GNC rules.
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] : totSession cpu/real = 1:08:21.0/0:29:05.3 (2.3), mem = 3580.5M

globalDetailRoute

#Start globalDetailRoute on Wed Dec 21 23:51:15 2022
#
#num needed restored net=0
#need_extraction net=0 (total=122494)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3631 (skipped).
#Total number of routable nets = 118863.
#Total number of nets in the design = 122494.
#118863 routable nets have routed wires.
#358 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Wed Dec 21 23:51:19 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 122492 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3167.02 (MB), peak = 3371.81 (MB)
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3169.61 (MB), peak = 3371.81 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Dec 21 23:51:24 2022
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 7.33 (MB)
#Total memory = 3169.61 (MB)
#Peak memory = 3371.81 (MB)
#
#
#Start global routing on Wed Dec 21 23:51:24 2022
#
#
#Start global routing initialization on Wed Dec 21 23:51:24 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:10
#Increased memory = 7.54 (MB)
#Total memory = 3169.81 (MB)
#Peak memory = 3371.81 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3170.20 (MB)
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3169.89 (MB), peak = 3371.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2406578 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:04
#Increased memory = 0.08 (MB)
#Total memory = 3169.89 (MB)
#Peak memory = 3371.81 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:13, elapsed time = 00:00:04, memory = 3169.14 (MB), peak = 3371.81 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2406578 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2406578 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:12
#Increased memory = -1.33 (MB)
#Total memory = 3168.48 (MB)
#Peak memory = 3371.81 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:27
#Increased memory = -52.29 (MB)
#Total memory = 3158.23 (MB)
#Peak memory = 3371.81 (MB)
#Number of warnings = 3
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 21 23:51:42 2022
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:58.8/0:00:27.1 (2.2), totSession cpu/real = 1:09:19.8/0:29:32.4 (2.3), mem = 3563.9M
**optDesign ... cpu = 0:04:54, real = 0:02:45, mem = 3154.6M, totSessionCpu=1:09:20 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'toplevel_498' of instances=193286 and nets=122494 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1806657_ece-498hk-03.ece.illinois.edu_hfaroo9_5aol1e/toplevel_498_1806657_02agLE.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3563.9M)
Extracted 10.0002% (CPU Time= 0:00:04.8  MEM= 3619.4M)
Extracted 20.0002% (CPU Time= 0:00:06.5  MEM= 3619.4M)
Extracted 30.0001% (CPU Time= 0:00:08.1  MEM= 3619.4M)
Extracted 40.0001% (CPU Time= 0:00:09.8  MEM= 3623.4M)
Extracted 50.0001% (CPU Time= 0:00:14.4  MEM= 3623.4M)
Extracted 60.0001% (CPU Time= 0:00:16.4  MEM= 3623.4M)
Extracted 70.0001% (CPU Time= 0:00:18.8  MEM= 3623.4M)
Extracted 80.0001% (CPU Time= 0:00:20.8  MEM= 3623.4M)
Extracted 90.0001% (CPU Time= 0:00:22.6  MEM= 3623.4M)
Extracted 100% (CPU Time= 0:00:29.2  MEM= 3623.4M)
Number of Extracted Resistors     : 2450350
Number of Extracted Ground Cap.   : 2373360
Number of Extracted Coupling Cap. : 5295576
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3599.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:37.6  Real Time: 0:00:36.0  MEM: 3607.387M)
**optDesign ... cpu = 0:05:32, real = 0:03:22, mem = 2978.5M, totSessionCpu=1:09:58 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3490.74)
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3662.14 CPU=0:00:36.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3662.14 CPU=0:00:40.4 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3693.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3662.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3542.28)
Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118932. 
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3713.07 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3713.07 CPU=0:00:02.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:01:10 real=0:00:24.0 totSessionCpu=1:11:08 mem=3742.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.030  | 28.800  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:47, real = 0:03:49, mem = 3206.6M, totSessionCpu=1:11:12 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #5 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.1)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:06:47, real = 0:03:49, mem = 3206.6M, totSessionCpu=1:11:12 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=3572.95M, totSessionCpu=1:11:16).
**optDesign ... cpu = 0:06:50, real = 0:03:52, mem = 3206.6M, totSessionCpu=1:11:16 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:58, real = 0:03:54, mem = 3217.2M, totSessionCpu=1:11:24 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.039  | 28.800  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:07:10, real = 0:04:05, mem = 3205.3M, totSessionCpu=1:11:36 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:07:06.1/0:04:01.1 (1.8), totSession cpu/real = 1:11:36.0/0:30:52.9 (2.3), mem = 3573.8M
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3175.7M, totSessionCpu=1:11:36 **
**INFO: User settings:
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           15.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeFillerInstPrefix                         FILL
setNanoRouteMode -routeInsertAntennaDiode                       false
setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
setNanoRouteMode -routeReInsertFillerCellListFromFile           false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiPostRouteFix                       false
setDesignMode -topRoutingLayer                                  M6
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { slowView }
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { slowView}
setOptMode -autoTDGRSetupViews                                  { slowView}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixHoldAllowSetupTnsDegrade                         false
setOptMode -leakagePowerEffort                                  none
setOptMode -preserveAllSequential                               false
setOptMode -preserveAssertions                                  false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -place_design_floorplan_mode                       true
setPlaceMode -place_global_clock_gate_aware                     false
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #6 [begin] : totSession cpu/real = 1:11:38.1/0:30:55.0 (2.3), mem = 3571.8M
*** InitOpt #7 [begin] : totSession cpu/real = 1:11:38.1/0:30:55.0 (2.3), mem = 3571.8M
GigaOpt running with 4 threads.
**optDesign ... cpu = 0:00:16, real = 0:00:09, mem = 3215.9M, totSessionCpu=1:11:52 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3586.3M, init mem=3586.3M)
*info: Placed = 193286         (Fixed = 12717)
*info: Unplaced = 0           
Placement Density:100.00%(665298/665298)
Placement Density (including fixed std cells):100.00%(679800/679800)
Finished checkPlace (total: cpu=0:00:03.5, real=0:00:02.0; vio checks: cpu=0:00:03.2, real=0:00:01.0; mem=3580.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #7 [finish] : cpu/real = 0:00:18.2/0:00:09.5 (1.9), totSession cpu/real = 1:11:56.2/0:31:04.5 (2.3), mem = 3581.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
Extraction called for design 'toplevel_498' of instances=193286 and nets=122494 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1806657_ece-498hk-03.ece.illinois.edu_hfaroo9_5aol1e/toplevel_498_1806657_02agLE.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3581.3M)
Extracted 10.0002% (CPU Time= 0:00:04.8  MEM= 3629.3M)
Extracted 20.0002% (CPU Time= 0:00:06.5  MEM= 3629.3M)
Extracted 30.0001% (CPU Time= 0:00:08.1  MEM= 3629.3M)
Extracted 40.0001% (CPU Time= 0:00:09.7  MEM= 3633.3M)
Extracted 50.0001% (CPU Time= 0:00:14.2  MEM= 3633.3M)
Extracted 60.0001% (CPU Time= 0:00:16.3  MEM= 3633.3M)
Extracted 70.0001% (CPU Time= 0:00:18.7  MEM= 3633.3M)
Extracted 80.0001% (CPU Time= 0:00:20.8  MEM= 3633.3M)
Extracted 90.0001% (CPU Time= 0:00:22.5  MEM= 3633.3M)
Extracted 100% (CPU Time= 0:00:29.2  MEM= 3633.3M)
Number of Extracted Resistors     : 2450350
Number of Extracted Ground Cap.   : 2373360
Number of Extracted Coupling Cap. : 5295576
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3601.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:37.4  Real Time: 0:00:36.0  MEM: 3605.262M)
Initializing multi-corner resistance tables ...
Deleted 2 physical insts (cell FILL128A10TR / prefix FILL).
Deleted 128 physical insts (cell FILL64A10TR / prefix FILL).
Deleted 1523 physical insts (cell FILL32A10TR / prefix FILL).
Deleted 6593 physical insts (cell FILL16A10TR / prefix FILL).
Deleted 11129 physical insts (cell FILLCAP8A10TR / prefix FILL).
Deleted 13727 physical insts (cell FILL4A10TR / prefix FILL).
Deleted 15686 physical insts (cell FILL2A10TR / prefix FILL).
Deleted 16476 physical insts (cell FILL1A10TR / prefix FILL).
Total physical insts deleted = 65264.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3544.49)
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3677.73 CPU=0:00:36.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3677.73 CPU=0:00:39.1 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3708.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 3677.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3542.87)
Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118932. 
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3714.6 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3714.6 CPU=0:00:02.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:01:05 real=0:00:22.0 totSessionCpu=1:13:42 mem=3743.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.039  | 28.800  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:01:15, mem = 3203.5M, totSessionCpu=1:13:46 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #8 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #2 [begin] : totSession cpu/real = 1:13:57.6/0:32:12.5 (2.3), mem = 3602.7M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 122136 (unrouted=3633, trialRouted=0, noStatus=0, routed=118503, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3633, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 354 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        exclusive_sinks_rank is set for at least one object
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
**WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
    Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
      Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
      Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slowDC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.118ns
      Slew time target (trunk):   0.118ns
      Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.058ns
      Buffer max distance: 650.909um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
      Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
      Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Cell             Instance count    Source         Eligible library cells
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    BUFZX11MA10TR          1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
    NAND2X1BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
    NOR2X1MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
    NOR2X6AA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
      Sources:                     pin clk
      Total number of sinks:       9
      Delay constrained sinks:     9
      Constrains:                  default
      Non-leaf sinks:              3
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
      Sources:                     pin clk
      Total number of sinks:       6
      Delay constrained sinks:     6
      Constrains:                  default
      Non-leaf sinks:              3
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
      Sources:                     pin clk
      Total number of sinks:       6
      Delay constrained sinks:     6
      Constrains:                  default
      Non-leaf sinks:              3
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Clock tree balancer configuration for skew_group my_clk/mode:
      Sources:                     pin clk
      Total number of sinks:       30609
      Delay constrained sinks:     30586
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slowDC:setup.late:
      Skew target:                 0.058ns
    Primary reporting skew groups are:
    skew_group my_clk/mode with 30609 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
      hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ------------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ------------------------------------------------------------------------------
       0          0        356     [min=4, max=671, avg=111, sd=77, total=39429]
       0          1          2     [min=277, max=753, avg=515, sd=336, total=1030]
    ------------------------------------------------------------------------------
    
    Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 2
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    -----------------------
    Reason            Count
    -----------------------
    sdc_constraint      2
    -----------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm               0
    partition         0
    power_domain      0
    fence             0
    none              2
    ---------------------
    Total             2
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
    cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.471pF, leaf=16.446pF, total=17.917pF
    wire lengths     : top=0.000um, trunk=12224.200um, leaf=126780.265um, total=139004.465um
    hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 8 <= 0.094ns, 9 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {9 <= 0.071ns, 151 <= 0.094ns, 160 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.my_clk/mode: unconstrained
  Skew group summary PRO initial state:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.120, max=0.159, avg=0.145, sd=0.019], skew [0.040 vs 0.058], 100% {0.120, 0.159} (wid=0.051 ws=0.003) (gid=0.108 gs=0.037)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.159, avg=0.158, sd=0.001], skew [0.003 vs 0.058], 100% {0.157, 0.159} (wid=0.051 ws=0.000) (gid=0.108 gs=0.003)
    skew_group my_clk/mode: insertion delay [min=0.336, max=0.395, avg=0.370, sd=0.012], skew [0.059 vs 0.058*], 100% {0.337, 0.395} (wid=0.133 ws=0.122) (gid=0.337 gs=0.091)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 3 skew groups; 23 fragments, 34 fraglets and 35 vertices; 101 variables and 299 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
      misc counts      : r=4, pp=2
      cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
      cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
      sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
      wire capacitance : top=0.000pF, trunk=1.471pF, leaf=16.446pF, total=17.917pF
      wire lengths     : top=0.000um, trunk=12224.200um, leaf=126780.265um, total=139004.465um
      hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 8 <= 0.094ns, 9 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
      Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {9 <= 0.071ns, 151 <= 0.094ns, 160 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
       Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
      NICGs: AND2X6MA10TR: 1 
     Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.my_clk/mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.120, max=0.159], skew [0.040 vs 0.058]
      skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.159], skew [0.003 vs 0.058]
      skew_group my_clk/mode: insertion delay [min=0.336, max=0.395], skew [0.059 vs 0.058*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.7)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for slowDC:setup.late...
  Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
    misc counts      : r=4, pp=2
    cell areas       : b=3584.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=27.600um^2, total=3622.800um^2
    cell capacitance : b=2.234pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.037pF, total=2.284pF
    sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
    wire capacitance : top=0.000pF, trunk=1.471pF, leaf=16.446pF, total=17.917pF
    wire lengths     : top=0.000um, trunk=12224.200um, leaf=126780.265um, total=139004.465um
    hp wire lengths  : top=0.000um, trunk=8842.100um, leaf=30848.200um, total=39690.300um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.118ns count=41 avg=0.075ns sd=0.034ns min=0.000ns max=0.115ns {17 <= 0.071ns, 8 <= 0.094ns, 9 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
    Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {9 <= 0.071ns, 151 <= 0.094ns, 160 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFX16MA10TR: 23 FRICGX13BA10TR: 10 FRICGX11BA10TR: 304 BUFX5BA10TR: 10 
     Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
    NICGs: AND2X6MA10TR: 1 
   Logics: BUFZX11MA10TR: 1 NOR2X6AA10TR: 1 NAND2X1BA10TR: 1 NOR2X1MA10TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.my_clk/mode: unconstrained
  Skew group summary PRO final:
    skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.120, max=0.159, avg=0.145, sd=0.019], skew [0.040 vs 0.058], 100% {0.120, 0.159} (wid=0.051 ws=0.003) (gid=0.108 gs=0.037)
    skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.157, max=0.159, avg=0.158, sd=0.001], skew [0.003 vs 0.058], 100% {0.157, 0.159} (wid=0.051 ws=0.000) (gid=0.108 gs=0.003)
    skew_group my_clk/mode: insertion delay [min=0.336, max=0.395, avg=0.370, sd=0.012], skew [0.059 vs 0.058*], 100% {0.337, 0.395} (wid=0.133 ws=0.122) (gid=0.337 gs=0.091)
PRO done.
Net route status summary:
  Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 122136 (unrouted=3633, trialRouted=0, noStatus=0, routed=118503, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3633, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:12.2 real=0:00:10.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #2 [finish] : cpu/real = 0:00:12.6/0:00:10.7 (1.2), totSession cpu/real = 1:14:10.2/0:32:23.2 (2.3), mem = 3744.9M
**INFO: Start fixing DRV (Mem = 3621.37M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #9 [begin] : totSession cpu/real = 1:14:14.6/0:32:25.3 (2.3), mem = 3621.4M
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 358 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.17|     0.00|       0|       0|       0| 78.69%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.17|     0.00|       0|       0|       0| 78.69%| 0:00:00.0|  4011.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:04.0 mem=4011.8M) ***

*** DrvOpt #9 [finish] : cpu/real = 0:00:12.7/0:00:11.1 (1.1), totSession cpu/real = 1:14:27.3/0:32:36.3 (2.3), mem = 3783.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:51, real = 0:01:43, mem = 3408.9M, totSessionCpu=1:14:27 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3783.89M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.21min real=0.18min mem=3783.9M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.030  | 28.810  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:55, real = 0:01:45, mem = 3407.9M, totSessionCpu=1:14:31 **
**INFO: flowCheckPoint #9 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:59, real = 0:01:48, mem = 3366.4M, totSessionCpu=1:14:35 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=3745.87M, totSessionCpu=1:14:37).
**optDesign ... cpu = 0:03:01, real = 0:01:50, mem = 3366.8M, totSessionCpu=1:14:37 **

Skipping post route harden opt

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.030  | 28.810  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:07, real = 0:01:53, mem = 3367.1M, totSessionCpu=1:14:43 **
**INFO: flowCheckPoint #10 GlobalDetailRoute
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:14:43 mem=3746.3M) ***
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 128022 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 3779.4MB
Summary Report:
Instances move: 0 (out of 115305 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3779.4MB
*** Finished refinePlace (1:14:47 mem=3779.4M) ***
*INFO: Total 65264 filler insts restored.
For 65264 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILL128A10TR / prefix FILL).
*INFO:   Added 128 filler insts (cell FILL64A10TR / prefix FILL).
*INFO:   Added 1523 filler insts (cell FILL32A10TR / prefix FILL).
*INFO:   Added 6593 filler insts (cell FILL16A10TR / prefix FILL).
*INFO:   Added 11129 filler insts (cell FILLCAP8A10TR / prefix FILL).
*INFO:   Added 13727 filler insts (cell FILL4A10TR / prefix FILL).
*INFO:   Added 15686 filler insts (cell FILL2A10TR / prefix FILL).
*INFO:   Added 16476 filler insts (cell FILL1A10TR / prefix FILL).
*INFO: Swapped 0 special filler inst. 
*INFO: Total 65264 filler insts added - prefix FILL (CPU: 0:00:03.7).
For 0 new insts, *** Applied 0 GNC rules.
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #2 [begin] : totSession cpu/real = 1:14:50.6/0:32:52.4 (2.3), mem = 3749.4M

globalDetailRoute

#Start globalDetailRoute on Wed Dec 21 23:55:02 2022
#
#num needed restored net=0
#need_extraction net=0 (total=122494)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3631 (skipped).
#Total number of routable nets = 118863.
#Total number of nets in the design = 122494.
#118863 routable nets have routed wires.
#358 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Wed Dec 21 23:55:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 122492 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3325.57 (MB), peak = 3459.29 (MB)
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3328.76 (MB), peak = 3459.29 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Dec 21 23:55:12 2022
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 7.91 (MB)
#Total memory = 3328.76 (MB)
#Peak memory = 3459.29 (MB)
#
#
#Start global routing on Wed Dec 21 23:55:12 2022
#
#
#Start global routing initialization on Wed Dec 21 23:55:12 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:10
#Increased memory = 7.91 (MB)
#Total memory = 3328.76 (MB)
#Peak memory = 3459.29 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3329.24 (MB)
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3329.02 (MB), peak = 3459.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2406578 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:04
#Increased memory = 0.26 (MB)
#Total memory = 3329.02 (MB)
#Peak memory = 3459.29 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:13, elapsed time = 00:00:04, memory = 3328.27 (MB), peak = 3459.29 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2406578 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 3111373 um.
#Total half perimeter of net bounding box = 2406578 um.
#Total wire length on LAYER M1 = 17009 um.
#Total wire length on LAYER M2 = 741411 um.
#Total wire length on LAYER M3 = 1093603 um.
#Total wire length on LAYER M4 = 757515 um.
#Total wire length on LAYER M5 = 454501 um.
#Total wire length on LAYER M6 = 47333 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total number of vias = 1061101
#Up-Via Summary (total 1061101):
#           
#-----------------------
# M1             460077
# M2             426371
# M3             135527
# M4              36957
# M5               2169
#-----------------------
#               1061101 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:12
#Increased memory = -1.43 (MB)
#Total memory = 3327.33 (MB)
#Peak memory = 3459.29 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:27
#Increased memory = -58.66 (MB)
#Total memory = 3307.11 (MB)
#Peak memory = 3459.29 (MB)
#Number of warnings = 3
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 21 23:55:29 2022
#
*** EcoRoute #2 [finish] : cpu/real = 0:00:59.3/0:00:27.6 (2.2), totSession cpu/real = 1:15:49.9/0:33:20.0 (2.3), mem = 3735.6M
**optDesign ... cpu = 0:04:14, real = 0:02:27, mem = 3300.1M, totSessionCpu=1:15:50 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'toplevel_498' of instances=193286 and nets=122494 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1806657_ece-498hk-03.ece.illinois.edu_hfaroo9_5aol1e/toplevel_498_1806657_02agLE.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3735.6M)
Extracted 10.0002% (CPU Time= 0:00:04.8  MEM= 3791.1M)
Extracted 20.0002% (CPU Time= 0:00:06.4  MEM= 3791.1M)
Extracted 30.0001% (CPU Time= 0:00:08.1  MEM= 3791.1M)
Extracted 40.0001% (CPU Time= 0:00:09.8  MEM= 3795.1M)
Extracted 50.0001% (CPU Time= 0:00:14.4  MEM= 3795.1M)
Extracted 60.0001% (CPU Time= 0:00:16.4  MEM= 3795.1M)
Extracted 70.0001% (CPU Time= 0:00:18.8  MEM= 3795.1M)
Extracted 80.0001% (CPU Time= 0:00:20.9  MEM= 3795.1M)
Extracted 90.0001% (CPU Time= 0:00:22.7  MEM= 3795.1M)
Extracted 100% (CPU Time= 0:00:29.4  MEM= 3795.1M)
Number of Extracted Resistors     : 2450350
Number of Extracted Ground Cap.   : 2373360
Number of Extracted Coupling Cap. : 5295576
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3771.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:37.7  Real Time: 0:00:36.0  MEM: 3779.105M)
**optDesign ... cpu = 0:04:52, real = 0:03:04, mem = 3110.7M, totSessionCpu=1:16:28 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3657.46)
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3828.86 CPU=0:00:36.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3828.86 CPU=0:00:41.1 REAL=0:00:14.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3859.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3828.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3710)
Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118932. 
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3880.79 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3880.79 CPU=0:00:02.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:01:10 real=0:00:26.0 totSessionCpu=1:17:39 mem=3909.8M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.030  | 28.800  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:07, real = 0:03:33, mem = 3342.0M, totSessionCpu=1:17:43 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #11 OptimizationRecovery
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #12 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:16, real = 0:03:36, mem = 3353.1M, totSessionCpu=1:17:52 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.172  |  1.172  | 33.039  | 28.800  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.689%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:27, real = 0:03:47, mem = 3340.1M, totSessionCpu=1:18:03 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:06:25.8/0:03:45.8 (1.7), totSession cpu/real = 1:18:03.8/0:34:40.8 (2.3), mem = 3741.1M
<CMD> defOut -routing -floorplan final.def
Writing DEF file 'final.def', current time is Wed Dec 21 23:56:51 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'final.def' is written, current time is Wed Dec 21 23:56:55 2022 ...
<CMD> streamOut final.gds2 -mapFile tsmc065.map -libName DesignLib -merge /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 -stripes 1 -mode ALL
**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 17
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    39                                M9
    35                                M5
    32                                M2
    34                                M4
    38                                M8
    33                                M3
    31                                M1
    36                                M6
    58                              VIA8
    37                                M7
    57                              VIA7
    51                              VIA1
    52                              VIA2
    53                              VIA3
    54                              VIA4
    55                              VIA5
    56                              VIA6
    134                               M4
    135                               M5
    132                               M2
    133                               M3
    136                               M6
    137                               M7
    138                               M8


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         193286

Ports/Pins                            43
    metal layer M3                    19
    metal layer M5                    24

Nets                             1361982
    metal layer M1                 17621
    metal layer M2                766122
    metal layer M3                429873
    metal layer M4                122037
    metal layer M5                 24866
    metal layer M6                  1463

    Via Instances                1061101

Special Nets                         425
    metal layer M1                   413
    metal layer M5                    12

    Via Instances                   9912

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                              118906
    metal layer M1                  4805
    metal layer M2                 88557
    metal layer M3                 22823
    metal layer M4                  2232
    metal layer M5                   473
    metal layer M6                    16


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 to register cell name ......
Merging GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 ......
	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5.
	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has units: 1000 per micron.
	****** unit scaling factor = 2 ******
######Streamout is finished!
<CMD> saveNetlist .././vlogout/toplevel_498.pnr.v -flat -includePhysicalCell {FILLCAP16A10TR FILLCAP8A10TR} -excludeLeafCell -excludeCellInst {FILL128A10TR FILLTIE128A10TR FILL64A10TR FILLTIE64A10TR FILL32A10TR FILLTIE32A10TR FILL16A10TR FILLTIE16A10TR FILL8A10TR FILLTIE8A10TR FILL4A10TR FILLTIE4A10TR FILL2A10TR FILLTIE2A10TR FILL1A10TR}
Writing Netlist ".././vlogout/toplevel_498.pnr.v" ...
# of physical inst of cell toplevel_498 = 77624 but actual = 193286
<CMD> write_sdf -view slowView -min_period_edges posedge $env(SDF_OUT_DIR)/$env(TOP_LEVEL).pnr.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: toplevel_498
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3681.11)
**WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
**WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  97.1 percent of the nets selected for SI analysis
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3841.86 CPU=0:01:11 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3841.86 CPU=0:01:17 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3872.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 3841.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3715.09)
Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  0.4 percent of the nets selected for SI analysis
Glitch Analysis: View fastView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fastView -- Total Number of Nets Analyzed = 118932. 
Total number of fetched objects 118932
AAE_INFO-618: Total number of nets in the design is 122494,  25.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3894.86 CPU=0:00:09.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3894.86 CPU=0:00:10.0 REAL=0:00:03.0)
 *** Starting Verify Geometry (MEM: 3853.8) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
Multi-CPU acceleration using 4 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_1806657_ece-498hk-03.ece.illinois.edu_hfaroo9_5aol1e/vergQTmpdzr3Q0/qthread_src.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> clearDrc
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.


**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.


**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.


**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.


VG: elapsed time: 23.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:01:11  MEM: 284.5M)

<CMD> verifyConnectivity -type all -noAntenna
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec 21 23:58:02 2022

Design Name: toplevel_498
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (825.0000, 825.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 4 pthreads
Net rst: Found a geometry with bounding box (-0.26,2.05) (0.26,2.15) outside the design boundary.
Violations for such geometries will be reported.
Net gpio_pins[9]: Found a geometry with bounding box (824.74,16.05) (825.26,16.15) outside the design boundary.
Violations for such geometries will be reported.
Net clk: Found a geometry with bounding box (-0.26,1.05) (0.26,1.15) outside the design boundary.
Violations for such geometries will be reported.
Net gpio_pins[8]: Found a geometry with bounding box (824.74,15.05) (825.26,15.15) outside the design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec 21 23:58:03 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:05.7  MEM: 24.000M)

<CMD> saveDesign toplevel_498.finished.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/21 23:58:04, mem=3276.1M)
% Begin Save ccopt configuration ... (date=12/21 23:58:04, mem=3276.1M)
% End Save ccopt configuration ... (date=12/21 23:58:04, total cpu=0:00:00.8, real=0:00:01.0, peak res=3276.4M, current mem=3276.4M)
% Begin Save netlist data ... (date=12/21 23:58:05, mem=3276.4M)
Writing Binary DB to toplevel_498.finished.enc.dat/vbin/toplevel_498.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/21 23:58:05, total cpu=0:00:00.4, real=0:00:00.0, peak res=3276.4M, current mem=3276.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file toplevel_498.finished.enc.dat/toplevel_498.route.congmap.gz ...
% Begin Save AAE data ... (date=12/21 23:58:05, mem=3277.9M)
Saving AAE Data ...
% End Save AAE data ... (date=12/21 23:58:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3277.9M, current mem=3277.9M)
Saving preference file toplevel_498.finished.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/21 23:58:06, mem=3278.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.5 real=0:00:02.0 mem=3763.3M) ***
% End Save routing data ... (date=12/21 23:58:08, total cpu=0:00:01.5, real=0:00:02.0, peak res=3278.2M, current mem=3273.2M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file toplevel_498.finished.enc.dat/toplevel_498.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3785.3M) ***
#Saving pin access data to file toplevel_498.finished.enc.dat/toplevel_498.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/21 23:58:10, mem=3274.0M)
% End Save power constraints data ... (date=12/21 23:58:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3274.0M, current mem=3274.0M)
default_rc_corner
Generated self-contained design toplevel_498.finished.enc.dat
#% End save design ... (date=12/21 23:58:11, total cpu=0:00:05.9, real=0:00:07.0, peak res=3278.2M, current mem=3274.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> win

--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec 21 23:58:39 2022
  Total CPU time:     1:22:15
  Total real time:    0:36:33
  Peak memory (main): 3451.30MB


*** Memory Usage v#1 (Current mem = 3798.750M, initial mem = 316.102M) ***
*** Message Summary: 2257 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=1:21:48, real=0:36:31, mem=3798.8M) ---
