{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 14:38:12 2019 " "Info: Processing started: Fri Oct 04 14:38:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Info: Found entity 1: Lab1" {  } { { "Lab1.v" "" { Text "//homefs03/home/zo12/Digital Programming/Lab1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1_part2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab1_part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1a " "Info: Found entity 1: lab1a" {  } { { "Lab1_part2.v" "" { Text "//homefs03/home/zo12/Digital Programming/Lab1_part2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1a " "Info: Found entity 1: Lab1a" {  } { { "Lab1a.v" "" { Text "//homefs03/home/zo12/Digital Programming/Lab1a.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or \"end\", or an identifier, or a system task, or \"\{\", or a sequential statement LabB.v(16) " "Error (10170): Verilog HDL syntax error at LabB.v(16) near text \";\";  expecting \"@\", or \"end\", or an identifier, or a system task, or \"\{\", or a sequential statement" {  } { { "LabB.v" "" { Text "//homefs03/home/zo12/Digital Programming/LabB.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LabB LabB.v(1) " "Error (10112): Ignored design unit \"LabB\" at LabB.v(1) due to previous errors" {  } { { "LabB.v" "" { Text "//homefs03/home/zo12/Digital Programming/LabB.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LabB.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file LabB.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Allocated 251 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 14:38:13 2019 " "Error: Processing ended: Fri Oct 04 14:38:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
