
*** Running vivado
    with args -log image_filter_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source image_filter_0.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source image_filter_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sefo/devel/workspace_zynq/erode/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sefo/devel/svn/hw-accelerated-disparity-zynq/trunk/vivado-hls-project/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'image_filter_0' generated file not found '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/image_filter_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'image_filter_0' generated file not found '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/image_filter_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'image_filter_0' generated file not found '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/image_filter_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'image_filter_0' generated file not found '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/image_filter_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'image_filter_0' generated file not found '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/image_filter_0_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top image_filter_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 987.621 ; gain = 145.918 ; free physical = 3709 ; free virtual = 14485
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'image_filter_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/synth/image_filter_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_true bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_CONTROL_BUS_s_axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010100 
	Parameter ADDR_ROWS_CTRL bound to: 6'b011000 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011100 
	Parameter ADDR_COLS_CTRL bound to: 6'b100000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:201]
INFO: [Synth 8-256] done synthesizing module 'image_filter_CONTROL_BUS_s_axi' (1#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_AXIvideo2Mat' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_AXIvideo2Mat.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 7'b0000001 
	Parameter ap_ST_st2_fsm_1 bound to: 7'b0000010 
	Parameter ap_ST_st3_fsm_2 bound to: 7'b0000100 
	Parameter ap_ST_st4_fsm_3 bound to: 7'b0001000 
	Parameter ap_ST_pp1_stg0_fsm_4 bound to: 7'b0010000 
	Parameter ap_ST_st7_fsm_5 bound to: 7'b0100000 
	Parameter ap_ST_st8_fsm_6 bound to: 7'b1000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_AXIvideo2Mat.v:93]
INFO: [Synth 8-256] done synthesizing module 'image_filter_AXIvideo2Mat' (2#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Erode_16_16_1080_1920_s' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 5'b00001 
	Parameter ap_ST_st2_fsm_1 bound to: 5'b00010 
	Parameter ap_ST_st3_fsm_2 bound to: 5'b00100 
	Parameter ap_ST_pp0_stg0_fsm_3 bound to: 5'b01000 
	Parameter ap_ST_st11_fsm_4 bound to: 5'b10000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv11_2 bound to: 11'b00000000010 
	Parameter ap_const_lv11_7FF bound to: 11'b11111111111 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv12_FFF bound to: 12'b111111111111 
	Parameter ap_const_lv12_FFE bound to: 12'b111111111110 
	Parameter ap_const_lv12_FFD bound to: 12'b111111111101 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:92]
INFO: [Synth 8-638] synthesizing module 'image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram' (3#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3' (4#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_mux_3to1_sel2_8_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_mux_3to1_sel2_8_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_mux_3to1_sel2_8_1' (5#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_mux_3to1_sel2_8_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1474]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:1514]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Erode_16_16_1080_1920_s' (6#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Mat2AXIvideo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Mat2AXIvideo.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 4'b0001 
	Parameter ap_ST_st2_fsm_1 bound to: 4'b0010 
	Parameter ap_ST_pp0_stg0_fsm_2 bound to: 4'b0100 
	Parameter ap_ST_st5_fsm_3 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv11_7FF bound to: 11'b11111111111 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Mat2AXIvideo.v:88]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Mat2AXIvideo' (7#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V_shiftReg' (8#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V' (9#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V_shiftReg' (10#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V' (11#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V_shiftReg' (12#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V' (13#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V_shiftReg' (14#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V' (15#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (16#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'image_filter_0' (17#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/synth/image_filter_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.996 ; gain = 187.293 ; free physical = 3644 ; free virtual = 14422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.996 ; gain = 187.293 ; free physical = 3644 ; free virtual = 14422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter.xdc] for cell 'inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/image_filter_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/image_filter_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1377.730 ; gain = 0.000 ; free physical = 3352 ; free virtual = 14174
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7059 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3311 ; free virtual = 14134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3311 ; free virtual = 14134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3311 ; free virtual = 14134
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1510_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1504_reg[10:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:767]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1516_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1504_reg[10:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:768]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_3_addr_reg_1522_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1504_reg[10:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:769]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_4_addr_reg_1528_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1504_reg[10:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:770]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_5_addr_reg_1534_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1504_reg[10:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/hdl/verilog/image_filter_Erode_16_16_1080_1920_s.v:771]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_70_0_2_i_fu_445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_0_i_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3266 ; free virtual = 14089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 66    
+---RAMs : 
	              15K Bit         RAMs := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 60    
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module image_filter_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module image_filter_AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module image_filter_mux_3to1_sel2_8_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module image_filter_Erode_16_16_1080_1920_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 40    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module image_filter_Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_image_filter_img_0_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_image_filter_img_0_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_image_filter_img_0_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_image_filter_img_0_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_image_filter_img_1_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_image_filter_img_1_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_image_filter_img_1_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_image_filter_img_1_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3264 ; free virtual = 14087
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_70_0_i_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_0_2_i_fu_445_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3267 ; free virtual = 14089
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3267 ; free virtual = 14089

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------+
|Module Name    | RTL Object                                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                      | 
+---------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------+
|image_filter_0 | image_filter_Erode_16_16_1080_1920_U0/k_buf_0_val_3_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | image_filter_0/image_filter/extram__7  | 
|image_filter_0 | image_filter_Erode_16_16_1080_1920_U0/k_buf_0_val_4_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | image_filter_0/image_filter/extram__9  | 
|image_filter_0 | image_filter_Erode_16_16_1080_1920_U0/k_buf_0_val_5_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | image_filter_0/image_filter/extram__11 | 
|image_filter_0 | image_filter_Erode_16_16_1080_1920_U0/k_buf_1_val_3_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | image_filter_0/image_filter/extram__13 | 
|image_filter_0 | image_filter_Erode_16_16_1080_1920_U0/k_buf_1_val_4_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | image_filter_0/image_filter/extram__15 | 
|image_filter_0 | image_filter_Erode_16_16_1080_1920_U0/k_buf_1_val_5_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | image_filter_0/image_filter/extram__17 | 
+---------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3252 ; free virtual = 14077
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3252 ; free virtual = 14077

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1377.730 ; gain = 536.027 ; free physical = 3189 ; free virtual = 14022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1383.246 ; gain = 541.543 ; free physical = 3142 ; free virtual = 13975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\image_filter_AXIvideo2Mat_U0/ap_done_reg_reg ) is unused and will be removed from module image_filter.
WARNING: [Synth 8-3332] Sequential element (\image_filter_Erode_16_16_1080_1920_U0/ap_done_reg_reg ) is unused and will be removed from module image_filter.
WARNING: [Synth 8-3332] Sequential element (\image_filter_Mat2AXIvideo_U0/ap_done_reg_reg ) is unused and will be removed from module image_filter.
INFO: [Synth 8-4480] The timing for the instance \image_filter_Erode_16_16_1080_1920_U0/k_buf_0_val_3_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \image_filter_Erode_16_16_1080_1920_U0/k_buf_0_val_4_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \image_filter_Erode_16_16_1080_1920_U0/k_buf_0_val_5_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \image_filter_Erode_16_16_1080_1920_U0/k_buf_1_val_3_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \image_filter_Erode_16_16_1080_1920_U0/k_buf_1_val_4_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \image_filter_Erode_16_16_1080_1920_U0/k_buf_1_val_5_U/image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13964
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13964

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13964
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13964
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_filter | image_filter_Erode_16_16_1080_1920_U0/ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it4_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_filter | image_filter_Erode_16_16_1080_1920_U0/ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it4_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    35|
|2     |LUT1     |     9|
|3     |LUT2     |    54|
|4     |LUT3     |   261|
|5     |LUT4     |   191|
|6     |LUT5     |   192|
|7     |LUT6     |   307|
|8     |RAMB18E1 |     6|
|9     |SRL16E   |    16|
|10    |FDRE     |   761|
|11    |FDSE     |    11|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------+---------------------------------------------------------+------+
|      |Instance                                                         |Module                                                   |Cells |
+------+-----------------------------------------------------------------+---------------------------------------------------------+------+
|1     |top                                                              |                                                         |  1843|
|2     |  inst                                                           |image_filter                                             |  1843|
|3     |    image_filter_AXIvideo2Mat_U0                                 |image_filter_AXIvideo2Mat                                |   298|
|4     |    image_filter_CONTROL_BUS_s_axi_U                             |image_filter_CONTROL_BUS_s_axi                           |   304|
|5     |    image_filter_Erode_16_16_1080_1920_U0                        |image_filter_Erode_16_16_1080_1920_s                     |   979|
|6     |      k_buf_0_val_3_U                                            |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3       |    25|
|7     |        image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_9 |    25|
|8     |      k_buf_0_val_4_U                                            |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_0     |    25|
|9     |        image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_8 |    25|
|10    |      k_buf_0_val_5_U                                            |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_1     |    26|
|11    |        image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_7 |    26|
|12    |      k_buf_1_val_3_U                                            |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_2     |    31|
|13    |        image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_6 |    31|
|14    |      k_buf_1_val_4_U                                            |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_3     |    25|
|15    |        image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_5 |    25|
|16    |      k_buf_1_val_5_U                                            |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_4     |    19|
|17    |        image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram_U |image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3_ram   |    19|
|18    |    image_filter_Mat2AXIvideo_U0                                 |image_filter_Mat2AXIvideo                                |    97|
|19    |    img_0_data_stream_0_V_U                                      |FIFO_image_filter_img_0_data_stream_0_V                  |    50|
|20    |      U_FIFO_image_filter_img_0_data_stream_0_V_ram              |FIFO_image_filter_img_0_data_stream_0_V_shiftReg         |    41|
|21    |    img_0_data_stream_1_V_U                                      |FIFO_image_filter_img_0_data_stream_1_V                  |    50|
|22    |      U_FIFO_image_filter_img_0_data_stream_1_V_ram              |FIFO_image_filter_img_0_data_stream_1_V_shiftReg         |    41|
|23    |    img_1_data_stream_0_V_U                                      |FIFO_image_filter_img_1_data_stream_0_V                  |    32|
|24    |      U_FIFO_image_filter_img_1_data_stream_0_V_ram              |FIFO_image_filter_img_1_data_stream_0_V_shiftReg         |    24|
|25    |    img_1_data_stream_1_V_U                                      |FIFO_image_filter_img_1_data_stream_1_V                  |    33|
|26    |      U_FIFO_image_filter_img_1_data_stream_1_V_ram              |FIFO_image_filter_img_1_data_stream_1_V_shiftReg         |    24|
+------+-----------------------------------------------------------------+---------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13963
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1391.254 ; gain = 108.898 ; free physical = 3131 ; free virtual = 13963
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1391.254 ; gain = 549.551 ; free physical = 3131 ; free virtual = 13963
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ip/image_filter_0/constraints/image_filter.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1423.270 ; gain = 510.234 ; free physical = 3127 ; free virtual = 13962
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1455.285 ; gain = 0.000 ; free physical = 3125 ; free virtual = 13961
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 10:54:59 2017...
