static void shmob_drm_plane_compute_base(struct shmob_drm_plane *splane,\r\nstruct drm_framebuffer *fb,\r\nint x, int y)\r\n{\r\nstruct drm_gem_cma_object *gem;\r\nunsigned int bpp;\r\nbpp = splane->format->yuv ? 8 : splane->format->bpp;\r\ngem = drm_fb_cma_get_gem_obj(fb, 0);\r\nsplane->dma[0] = gem->paddr + fb->offsets[0]\r\n+ y * fb->pitches[0] + x * bpp / 8;\r\nif (splane->format->yuv) {\r\nbpp = splane->format->bpp - 8;\r\ngem = drm_fb_cma_get_gem_obj(fb, 1);\r\nsplane->dma[1] = gem->paddr + fb->offsets[1]\r\n+ y / (bpp == 4 ? 2 : 1) * fb->pitches[1]\r\n+ x * (bpp == 16 ? 2 : 1);\r\n}\r\n}\r\nstatic void __shmob_drm_plane_setup(struct shmob_drm_plane *splane,\r\nstruct drm_framebuffer *fb)\r\n{\r\nstruct shmob_drm_device *sdev = splane->plane.dev->dev_private;\r\nu32 format;\r\nformat = LDBBSIFR_EN | (splane->alpha << LDBBSIFR_LAY_SHIFT);\r\nswitch (splane->format->fourcc) {\r\ncase DRM_FORMAT_RGB565:\r\ncase DRM_FORMAT_NV21:\r\ncase DRM_FORMAT_NV61:\r\ncase DRM_FORMAT_NV42:\r\nformat |= LDBBSIFR_SWPL | LDBBSIFR_SWPW;\r\nbreak;\r\ncase DRM_FORMAT_RGB888:\r\ncase DRM_FORMAT_NV12:\r\ncase DRM_FORMAT_NV16:\r\ncase DRM_FORMAT_NV24:\r\nformat |= LDBBSIFR_SWPL | LDBBSIFR_SWPW | LDBBSIFR_SWPB;\r\nbreak;\r\ncase DRM_FORMAT_ARGB8888:\r\ndefault:\r\nformat |= LDBBSIFR_SWPL;\r\nbreak;\r\n}\r\nswitch (splane->format->fourcc) {\r\ncase DRM_FORMAT_RGB565:\r\nformat |= LDBBSIFR_AL_1 | LDBBSIFR_RY | LDBBSIFR_RPKF_RGB16;\r\nbreak;\r\ncase DRM_FORMAT_RGB888:\r\nformat |= LDBBSIFR_AL_1 | LDBBSIFR_RY | LDBBSIFR_RPKF_RGB24;\r\nbreak;\r\ncase DRM_FORMAT_ARGB8888:\r\nformat |= LDBBSIFR_AL_PK | LDBBSIFR_RY | LDDFR_PKF_ARGB32;\r\nbreak;\r\ncase DRM_FORMAT_NV12:\r\ncase DRM_FORMAT_NV21:\r\nformat |= LDBBSIFR_AL_1 | LDBBSIFR_CHRR_420;\r\nbreak;\r\ncase DRM_FORMAT_NV16:\r\ncase DRM_FORMAT_NV61:\r\nformat |= LDBBSIFR_AL_1 | LDBBSIFR_CHRR_422;\r\nbreak;\r\ncase DRM_FORMAT_NV24:\r\ncase DRM_FORMAT_NV42:\r\nformat |= LDBBSIFR_AL_1 | LDBBSIFR_CHRR_444;\r\nbreak;\r\n}\r\n#define plane_reg_dump(sdev, splane, reg) \\r\ndev_dbg(sdev->ddev->dev, "%s(%u): %s 0x%08x 0x%08x\n", __func__, \\r\nsplane->index, #reg, \\r\nlcdc_read(sdev, reg(splane->index)), \\r\nlcdc_read(sdev, reg(splane->index) + LCDC_SIDE_B_OFFSET))\r\nplane_reg_dump(sdev, splane, LDBnBSIFR);\r\nplane_reg_dump(sdev, splane, LDBnBSSZR);\r\nplane_reg_dump(sdev, splane, LDBnBLOCR);\r\nplane_reg_dump(sdev, splane, LDBnBSMWR);\r\nplane_reg_dump(sdev, splane, LDBnBSAYR);\r\nplane_reg_dump(sdev, splane, LDBnBSACR);\r\nlcdc_write(sdev, LDBCR, LDBCR_UPC(splane->index));\r\ndev_dbg(sdev->ddev->dev, "%s(%u): %s 0x%08x\n", __func__, splane->index,\r\n"LDBCR", lcdc_read(sdev, LDBCR));\r\nlcdc_write(sdev, LDBnBSIFR(splane->index), format);\r\nlcdc_write(sdev, LDBnBSSZR(splane->index),\r\n(splane->crtc_h << LDBBSSZR_BVSS_SHIFT) |\r\n(splane->crtc_w << LDBBSSZR_BHSS_SHIFT));\r\nlcdc_write(sdev, LDBnBLOCR(splane->index),\r\n(splane->crtc_y << LDBBLOCR_CVLC_SHIFT) |\r\n(splane->crtc_x << LDBBLOCR_CHLC_SHIFT));\r\nlcdc_write(sdev, LDBnBSMWR(splane->index),\r\nfb->pitches[0] << LDBBSMWR_BSMW_SHIFT);\r\nshmob_drm_plane_compute_base(splane, fb, splane->src_x, splane->src_y);\r\nlcdc_write(sdev, LDBnBSAYR(splane->index), splane->dma[0]);\r\nif (splane->format->yuv)\r\nlcdc_write(sdev, LDBnBSACR(splane->index), splane->dma[1]);\r\nlcdc_write(sdev, LDBCR,\r\nLDBCR_UPF(splane->index) | LDBCR_UPD(splane->index));\r\ndev_dbg(sdev->ddev->dev, "%s(%u): %s 0x%08x\n", __func__, splane->index,\r\n"LDBCR", lcdc_read(sdev, LDBCR));\r\nplane_reg_dump(sdev, splane, LDBnBSIFR);\r\nplane_reg_dump(sdev, splane, LDBnBSSZR);\r\nplane_reg_dump(sdev, splane, LDBnBLOCR);\r\nplane_reg_dump(sdev, splane, LDBnBSMWR);\r\nplane_reg_dump(sdev, splane, LDBnBSAYR);\r\nplane_reg_dump(sdev, splane, LDBnBSACR);\r\n}\r\nvoid shmob_drm_plane_setup(struct drm_plane *plane)\r\n{\r\nstruct shmob_drm_plane *splane = to_shmob_plane(plane);\r\nif (plane->fb == NULL)\r\nreturn;\r\n__shmob_drm_plane_setup(splane, plane->fb);\r\n}\r\nstatic int\r\nshmob_drm_plane_update(struct drm_plane *plane, struct drm_crtc *crtc,\r\nstruct drm_framebuffer *fb, int crtc_x, int crtc_y,\r\nunsigned int crtc_w, unsigned int crtc_h,\r\nuint32_t src_x, uint32_t src_y,\r\nuint32_t src_w, uint32_t src_h,\r\nstruct drm_modeset_acquire_ctx *ctx)\r\n{\r\nstruct shmob_drm_plane *splane = to_shmob_plane(plane);\r\nstruct shmob_drm_device *sdev = plane->dev->dev_private;\r\nconst struct shmob_drm_format_info *format;\r\nformat = shmob_drm_format_info(fb->format->format);\r\nif (format == NULL) {\r\ndev_dbg(sdev->dev, "update_plane: unsupported format %08x\n",\r\nfb->format->format);\r\nreturn -EINVAL;\r\n}\r\nif (src_w >> 16 != crtc_w || src_h >> 16 != crtc_h) {\r\ndev_dbg(sdev->dev, "%s: scaling not supported\n", __func__);\r\nreturn -EINVAL;\r\n}\r\nsplane->format = format;\r\nsplane->src_x = src_x >> 16;\r\nsplane->src_y = src_y >> 16;\r\nsplane->crtc_x = crtc_x;\r\nsplane->crtc_y = crtc_y;\r\nsplane->crtc_w = crtc_w;\r\nsplane->crtc_h = crtc_h;\r\n__shmob_drm_plane_setup(splane, fb);\r\nreturn 0;\r\n}\r\nstatic int shmob_drm_plane_disable(struct drm_plane *plane,\r\nstruct drm_modeset_acquire_ctx *ctx)\r\n{\r\nstruct shmob_drm_plane *splane = to_shmob_plane(plane);\r\nstruct shmob_drm_device *sdev = plane->dev->dev_private;\r\nsplane->format = NULL;\r\nlcdc_write(sdev, LDBnBSIFR(splane->index), 0);\r\nreturn 0;\r\n}\r\nstatic void shmob_drm_plane_destroy(struct drm_plane *plane)\r\n{\r\ndrm_plane_force_disable(plane);\r\ndrm_plane_cleanup(plane);\r\n}\r\nint shmob_drm_plane_create(struct shmob_drm_device *sdev, unsigned int index)\r\n{\r\nstruct shmob_drm_plane *splane;\r\nint ret;\r\nsplane = devm_kzalloc(sdev->dev, sizeof(*splane), GFP_KERNEL);\r\nif (splane == NULL)\r\nreturn -ENOMEM;\r\nsplane->index = index;\r\nsplane->alpha = 255;\r\nret = drm_plane_init(sdev->ddev, &splane->plane, 1,\r\n&shmob_drm_plane_funcs, formats,\r\nARRAY_SIZE(formats), false);\r\nreturn ret;\r\n}
