Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5b8c8da426f4a3582e17e73bbe5e704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_adder_behav xil_defaultlib.test_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PISO
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SIPO
Compiling module xil_defaultlib.PIPO
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_adder_behav
