// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CnnKernel_CnnKernel_YourCode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_g,
        weight_g,
        output_g
);

parameter    ap_ST_fsm_state1 = 316'd1;
parameter    ap_ST_fsm_state2 = 316'd2;
parameter    ap_ST_fsm_state3 = 316'd4;
parameter    ap_ST_fsm_state4 = 316'd8;
parameter    ap_ST_fsm_state5 = 316'd16;
parameter    ap_ST_fsm_state6 = 316'd32;
parameter    ap_ST_fsm_state7 = 316'd64;
parameter    ap_ST_fsm_state8 = 316'd128;
parameter    ap_ST_fsm_state9 = 316'd256;
parameter    ap_ST_fsm_state10 = 316'd512;
parameter    ap_ST_fsm_state11 = 316'd1024;
parameter    ap_ST_fsm_state12 = 316'd2048;
parameter    ap_ST_fsm_state13 = 316'd4096;
parameter    ap_ST_fsm_state14 = 316'd8192;
parameter    ap_ST_fsm_state15 = 316'd16384;
parameter    ap_ST_fsm_state16 = 316'd32768;
parameter    ap_ST_fsm_state17 = 316'd65536;
parameter    ap_ST_fsm_state18 = 316'd131072;
parameter    ap_ST_fsm_state19 = 316'd262144;
parameter    ap_ST_fsm_state20 = 316'd524288;
parameter    ap_ST_fsm_state21 = 316'd1048576;
parameter    ap_ST_fsm_state22 = 316'd2097152;
parameter    ap_ST_fsm_state23 = 316'd4194304;
parameter    ap_ST_fsm_state24 = 316'd8388608;
parameter    ap_ST_fsm_state25 = 316'd16777216;
parameter    ap_ST_fsm_state26 = 316'd33554432;
parameter    ap_ST_fsm_state27 = 316'd67108864;
parameter    ap_ST_fsm_state28 = 316'd134217728;
parameter    ap_ST_fsm_state29 = 316'd268435456;
parameter    ap_ST_fsm_state30 = 316'd536870912;
parameter    ap_ST_fsm_state31 = 316'd1073741824;
parameter    ap_ST_fsm_state32 = 316'd2147483648;
parameter    ap_ST_fsm_state33 = 316'd4294967296;
parameter    ap_ST_fsm_state34 = 316'd8589934592;
parameter    ap_ST_fsm_state35 = 316'd17179869184;
parameter    ap_ST_fsm_state36 = 316'd34359738368;
parameter    ap_ST_fsm_state37 = 316'd68719476736;
parameter    ap_ST_fsm_state38 = 316'd137438953472;
parameter    ap_ST_fsm_state39 = 316'd274877906944;
parameter    ap_ST_fsm_state40 = 316'd549755813888;
parameter    ap_ST_fsm_state41 = 316'd1099511627776;
parameter    ap_ST_fsm_state42 = 316'd2199023255552;
parameter    ap_ST_fsm_state43 = 316'd4398046511104;
parameter    ap_ST_fsm_state44 = 316'd8796093022208;
parameter    ap_ST_fsm_state45 = 316'd17592186044416;
parameter    ap_ST_fsm_state46 = 316'd35184372088832;
parameter    ap_ST_fsm_state47 = 316'd70368744177664;
parameter    ap_ST_fsm_state48 = 316'd140737488355328;
parameter    ap_ST_fsm_state49 = 316'd281474976710656;
parameter    ap_ST_fsm_state50 = 316'd562949953421312;
parameter    ap_ST_fsm_state51 = 316'd1125899906842624;
parameter    ap_ST_fsm_state52 = 316'd2251799813685248;
parameter    ap_ST_fsm_state53 = 316'd4503599627370496;
parameter    ap_ST_fsm_state54 = 316'd9007199254740992;
parameter    ap_ST_fsm_state55 = 316'd18014398509481984;
parameter    ap_ST_fsm_state56 = 316'd36028797018963968;
parameter    ap_ST_fsm_state57 = 316'd72057594037927936;
parameter    ap_ST_fsm_state58 = 316'd144115188075855872;
parameter    ap_ST_fsm_state59 = 316'd288230376151711744;
parameter    ap_ST_fsm_state60 = 316'd576460752303423488;
parameter    ap_ST_fsm_state61 = 316'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 316'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 316'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 316'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 316'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 316'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 316'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 316'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 316'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 316'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 316'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 316'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 316'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 316'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 316'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 316'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 316'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 316'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 316'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 316'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 316'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 316'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 316'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 316'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 316'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 316'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 316'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 316'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 316'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 316'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 316'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 316'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 316'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 316'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 316'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 316'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 316'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 316'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 316'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 316'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 316'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 316'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 316'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 316'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 316'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 316'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 316'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 316'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 316'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 316'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 316'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 316'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 316'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 316'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 316'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 316'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 316'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 316'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 316'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 316'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 316'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 316'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 316'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 316'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 316'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 316'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 316'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 316'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 316'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 316'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 316'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 316'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 316'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 316'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 316'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 316'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 316'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 316'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 316'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 316'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 316'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 316'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 316'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 316'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 316'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 316'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 316'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 316'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 316'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 316'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 316'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 316'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 316'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 316'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 316'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 316'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 316'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 316'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 316'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 316'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 316'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 316'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 316'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 316'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 316'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 316'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 316'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 316'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 316'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 316'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 316'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 316'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 316'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 316'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 316'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 316'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 316'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 316'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 316'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 316'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 316'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 316'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 316'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 316'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 316'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 316'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 316'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 316'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 316'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 316'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 316'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 316'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 316'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 316'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 316'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 316'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 316'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 316'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 316'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 316'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 316'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 316'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 316'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 316'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 316'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 316'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 316'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 316'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 316'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 316'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 316'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 316'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 316'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 316'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 316'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 316'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 316'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 316'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 316'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 316'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 316'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 316'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 316'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 316'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 316'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 316'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 316'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 316'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 316'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 316'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 316'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 316'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 316'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 316'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 316'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 316'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 316'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 316'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 316'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 316'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 316'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 316'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 316'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state244 = 316'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state245 = 316'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state246 = 316'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state247 = 316'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state248 = 316'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state249 = 316'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state250 = 316'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state251 = 316'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state252 = 316'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state253 = 316'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state254 = 316'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state255 = 316'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state256 = 316'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state257 = 316'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state258 = 316'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state259 = 316'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state260 = 316'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state261 = 316'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state262 = 316'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state263 = 316'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state264 = 316'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state265 = 316'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state266 = 316'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state267 = 316'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state268 = 316'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state269 = 316'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state270 = 316'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state271 = 316'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state272 = 316'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state273 = 316'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;
parameter    ap_ST_fsm_state274 = 316'd15177100720513508366558296147058741458143803430094840009779784451085189728165691392;
parameter    ap_ST_fsm_state275 = 316'd30354201441027016733116592294117482916287606860189680019559568902170379456331382784;
parameter    ap_ST_fsm_state276 = 316'd60708402882054033466233184588234965832575213720379360039119137804340758912662765568;
parameter    ap_ST_fsm_state277 = 316'd121416805764108066932466369176469931665150427440758720078238275608681517825325531136;
parameter    ap_ST_fsm_state278 = 316'd242833611528216133864932738352939863330300854881517440156476551217363035650651062272;
parameter    ap_ST_fsm_state279 = 316'd485667223056432267729865476705879726660601709763034880312953102434726071301302124544;
parameter    ap_ST_fsm_state280 = 316'd971334446112864535459730953411759453321203419526069760625906204869452142602604249088;
parameter    ap_ST_fsm_state281 = 316'd1942668892225729070919461906823518906642406839052139521251812409738904285205208498176;
parameter    ap_ST_fsm_state282 = 316'd3885337784451458141838923813647037813284813678104279042503624819477808570410416996352;
parameter    ap_ST_fsm_state283 = 316'd7770675568902916283677847627294075626569627356208558085007249638955617140820833992704;
parameter    ap_ST_fsm_state284 = 316'd15541351137805832567355695254588151253139254712417116170014499277911234281641667985408;
parameter    ap_ST_fsm_state285 = 316'd31082702275611665134711390509176302506278509424834232340028998555822468563283335970816;
parameter    ap_ST_fsm_state286 = 316'd62165404551223330269422781018352605012557018849668464680057997111644937126566671941632;
parameter    ap_ST_fsm_state287 = 316'd124330809102446660538845562036705210025114037699336929360115994223289874253133343883264;
parameter    ap_ST_fsm_state288 = 316'd248661618204893321077691124073410420050228075398673858720231988446579748506266687766528;
parameter    ap_ST_fsm_state289 = 316'd497323236409786642155382248146820840100456150797347717440463976893159497012533375533056;
parameter    ap_ST_fsm_state290 = 316'd994646472819573284310764496293641680200912301594695434880927953786318994025066751066112;
parameter    ap_ST_fsm_state291 = 316'd1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224;
parameter    ap_ST_fsm_state292 = 316'd3978585891278293137243057985174566720803649206378781739523711815145275976100267004264448;
parameter    ap_ST_fsm_state293 = 316'd7957171782556586274486115970349133441607298412757563479047423630290551952200534008528896;
parameter    ap_ST_fsm_state294 = 316'd15914343565113172548972231940698266883214596825515126958094847260581103904401068017057792;
parameter    ap_ST_fsm_state295 = 316'd31828687130226345097944463881396533766429193651030253916189694521162207808802136034115584;
parameter    ap_ST_fsm_state296 = 316'd63657374260452690195888927762793067532858387302060507832379389042324415617604272068231168;
parameter    ap_ST_fsm_state297 = 316'd127314748520905380391777855525586135065716774604121015664758778084648831235208544136462336;
parameter    ap_ST_fsm_state298 = 316'd254629497041810760783555711051172270131433549208242031329517556169297662470417088272924672;
parameter    ap_ST_fsm_state299 = 316'd509258994083621521567111422102344540262867098416484062659035112338595324940834176545849344;
parameter    ap_ST_fsm_state300 = 316'd1018517988167243043134222844204689080525734196832968125318070224677190649881668353091698688;
parameter    ap_ST_fsm_state301 = 316'd2037035976334486086268445688409378161051468393665936250636140449354381299763336706183397376;
parameter    ap_ST_fsm_state302 = 316'd4074071952668972172536891376818756322102936787331872501272280898708762599526673412366794752;
parameter    ap_ST_fsm_state303 = 316'd8148143905337944345073782753637512644205873574663745002544561797417525199053346824733589504;
parameter    ap_ST_fsm_state304 = 316'd16296287810675888690147565507275025288411747149327490005089123594835050398106693649467179008;
parameter    ap_ST_fsm_state305 = 316'd32592575621351777380295131014550050576823494298654980010178247189670100796213387298934358016;
parameter    ap_ST_fsm_state306 = 316'd65185151242703554760590262029100101153646988597309960020356494379340201592426774597868716032;
parameter    ap_ST_fsm_state307 = 316'd130370302485407109521180524058200202307293977194619920040712988758680403184853549195737432064;
parameter    ap_ST_fsm_state308 = 316'd260740604970814219042361048116400404614587954389239840081425977517360806369707098391474864128;
parameter    ap_ST_fsm_state309 = 316'd521481209941628438084722096232800809229175908778479680162851955034721612739414196782949728256;
parameter    ap_ST_fsm_state310 = 316'd1042962419883256876169444192465601618458351817556959360325703910069443225478828393565899456512;
parameter    ap_ST_fsm_state311 = 316'd2085924839766513752338888384931203236916703635113918720651407820138886450957656787131798913024;
parameter    ap_ST_fsm_state312 = 316'd4171849679533027504677776769862406473833407270227837441302815640277772901915313574263597826048;
parameter    ap_ST_fsm_state313 = 316'd8343699359066055009355553539724812947666814540455674882605631280555545803830627148527195652096;
parameter    ap_ST_fsm_state314 = 316'd16687398718132110018711107079449625895333629080911349765211262561111091607661254297054391304192;
parameter    ap_ST_fsm_state315 = 316'd33374797436264220037422214158899251790667258161822699530422525122222183215322508594108782608384;
parameter    ap_ST_fsm_state316 = 316'd66749594872528440074844428317798503581334516323645399060845050244444366430645017188217565216768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_g;
input  [63:0] weight_g;
input  [63:0] output_g;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[31:0] m_axi_gmem_ARLEN;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [315:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] weight_V_0_0_address0;
reg    weight_V_0_0_ce0;
reg    weight_V_0_0_we0;
wire   [7:0] weight_V_0_0_q0;
reg   [15:0] weight_V_0_1_address0;
reg    weight_V_0_1_ce0;
reg    weight_V_0_1_we0;
wire   [7:0] weight_V_0_1_q0;
reg   [15:0] weight_V_0_2_address0;
reg    weight_V_0_2_ce0;
reg    weight_V_0_2_we0;
wire   [7:0] weight_V_0_2_q0;
reg   [15:0] weight_V_0_3_address0;
reg    weight_V_0_3_ce0;
reg    weight_V_0_3_we0;
wire   [7:0] weight_V_0_3_q0;
reg   [15:0] weight_V_0_4_address0;
reg    weight_V_0_4_ce0;
reg    weight_V_0_4_we0;
wire   [7:0] weight_V_0_4_q0;
reg   [15:0] weight_V_1_0_address0;
reg    weight_V_1_0_ce0;
reg    weight_V_1_0_we0;
wire   [7:0] weight_V_1_0_q0;
reg   [15:0] weight_V_1_1_address0;
reg    weight_V_1_1_ce0;
reg    weight_V_1_1_we0;
wire   [7:0] weight_V_1_1_q0;
reg   [15:0] weight_V_1_2_address0;
reg    weight_V_1_2_ce0;
reg    weight_V_1_2_we0;
wire   [7:0] weight_V_1_2_q0;
reg   [15:0] weight_V_1_3_address0;
reg    weight_V_1_3_ce0;
reg    weight_V_1_3_we0;
wire   [7:0] weight_V_1_3_q0;
reg   [15:0] weight_V_1_4_address0;
reg    weight_V_1_4_ce0;
reg    weight_V_1_4_we0;
wire   [7:0] weight_V_1_4_q0;
reg   [15:0] weight_V_2_0_address0;
reg    weight_V_2_0_ce0;
reg    weight_V_2_0_we0;
wire   [7:0] weight_V_2_0_q0;
reg   [15:0] weight_V_2_1_address0;
reg    weight_V_2_1_ce0;
reg    weight_V_2_1_we0;
wire   [7:0] weight_V_2_1_q0;
reg   [15:0] weight_V_2_2_address0;
reg    weight_V_2_2_ce0;
reg    weight_V_2_2_we0;
wire   [7:0] weight_V_2_2_q0;
reg   [15:0] weight_V_2_3_address0;
reg    weight_V_2_3_ce0;
reg    weight_V_2_3_we0;
wire   [7:0] weight_V_2_3_q0;
reg   [15:0] weight_V_2_4_address0;
reg    weight_V_2_4_ce0;
reg    weight_V_2_4_we0;
wire   [7:0] weight_V_2_4_q0;
reg   [15:0] weight_V_3_0_address0;
reg    weight_V_3_0_ce0;
reg    weight_V_3_0_we0;
wire   [7:0] weight_V_3_0_q0;
reg   [15:0] weight_V_3_1_address0;
reg    weight_V_3_1_ce0;
reg    weight_V_3_1_we0;
wire   [7:0] weight_V_3_1_q0;
reg   [15:0] weight_V_3_2_address0;
reg    weight_V_3_2_ce0;
reg    weight_V_3_2_we0;
wire   [7:0] weight_V_3_2_q0;
reg   [15:0] weight_V_3_3_address0;
reg    weight_V_3_3_ce0;
reg    weight_V_3_3_we0;
wire   [7:0] weight_V_3_3_q0;
reg   [15:0] weight_V_3_4_address0;
reg    weight_V_3_4_ce0;
reg    weight_V_3_4_we0;
wire   [7:0] weight_V_3_4_q0;
reg   [15:0] weight_V_4_0_address0;
reg    weight_V_4_0_ce0;
reg    weight_V_4_0_we0;
wire   [7:0] weight_V_4_0_q0;
reg   [15:0] weight_V_4_1_address0;
reg    weight_V_4_1_ce0;
reg    weight_V_4_1_we0;
wire   [7:0] weight_V_4_1_q0;
reg   [15:0] weight_V_4_2_address0;
reg    weight_V_4_2_ce0;
reg    weight_V_4_2_we0;
wire   [7:0] weight_V_4_2_q0;
reg   [15:0] weight_V_4_3_address0;
reg    weight_V_4_3_ce0;
reg    weight_V_4_3_we0;
wire   [7:0] weight_V_4_3_q0;
reg   [15:0] weight_V_4_4_address0;
reg    weight_V_4_4_ce0;
reg    weight_V_4_4_we0;
wire   [7:0] weight_V_4_4_q0;
reg   [17:0] input_V_0_0_address0;
reg    input_V_0_0_ce0;
reg    input_V_0_0_we0;
wire   [7:0] input_V_0_0_q0;
reg   [17:0] input_V_0_1_address0;
reg    input_V_0_1_ce0;
reg    input_V_0_1_we0;
wire   [7:0] input_V_0_1_q0;
reg   [17:0] input_V_0_2_address0;
reg    input_V_0_2_ce0;
reg    input_V_0_2_we0;
wire   [7:0] input_V_0_2_q0;
reg   [17:0] input_V_0_3_address0;
reg    input_V_0_3_ce0;
reg    input_V_0_3_we0;
wire   [7:0] input_V_0_3_q0;
reg   [17:0] input_V_0_4_address0;
reg    input_V_0_4_ce0;
reg    input_V_0_4_we0;
wire   [7:0] input_V_0_4_q0;
reg   [17:0] input_V_1_0_address0;
reg    input_V_1_0_ce0;
reg    input_V_1_0_we0;
wire   [7:0] input_V_1_0_q0;
reg   [17:0] input_V_1_1_address0;
reg    input_V_1_1_ce0;
reg    input_V_1_1_we0;
wire   [7:0] input_V_1_1_q0;
reg   [17:0] input_V_1_2_address0;
reg    input_V_1_2_ce0;
reg    input_V_1_2_we0;
wire   [7:0] input_V_1_2_q0;
reg   [17:0] input_V_1_3_address0;
reg    input_V_1_3_ce0;
reg    input_V_1_3_we0;
wire   [7:0] input_V_1_3_q0;
reg   [17:0] input_V_1_4_address0;
reg    input_V_1_4_ce0;
reg    input_V_1_4_we0;
wire   [7:0] input_V_1_4_q0;
reg   [17:0] input_V_2_0_address0;
reg    input_V_2_0_ce0;
reg    input_V_2_0_we0;
wire   [7:0] input_V_2_0_q0;
reg   [17:0] input_V_2_1_address0;
reg    input_V_2_1_ce0;
reg    input_V_2_1_we0;
wire   [7:0] input_V_2_1_q0;
reg   [17:0] input_V_2_2_address0;
reg    input_V_2_2_ce0;
reg    input_V_2_2_we0;
wire   [7:0] input_V_2_2_q0;
reg   [17:0] input_V_2_3_address0;
reg    input_V_2_3_ce0;
reg    input_V_2_3_we0;
wire   [7:0] input_V_2_3_q0;
reg   [17:0] input_V_2_4_address0;
reg    input_V_2_4_ce0;
reg    input_V_2_4_we0;
wire   [7:0] input_V_2_4_q0;
reg   [17:0] input_V_3_0_address0;
reg    input_V_3_0_ce0;
reg    input_V_3_0_we0;
wire   [7:0] input_V_3_0_q0;
reg   [17:0] input_V_3_1_address0;
reg    input_V_3_1_ce0;
reg    input_V_3_1_we0;
wire   [7:0] input_V_3_1_q0;
reg   [17:0] input_V_3_2_address0;
reg    input_V_3_2_ce0;
reg    input_V_3_2_we0;
wire   [7:0] input_V_3_2_q0;
reg   [17:0] input_V_3_3_address0;
reg    input_V_3_3_ce0;
reg    input_V_3_3_we0;
wire   [7:0] input_V_3_3_q0;
reg   [17:0] input_V_3_4_address0;
reg    input_V_3_4_ce0;
reg    input_V_3_4_we0;
wire   [7:0] input_V_3_4_q0;
reg   [17:0] input_V_4_0_address0;
reg    input_V_4_0_ce0;
reg    input_V_4_0_we0;
wire   [7:0] input_V_4_0_q0;
reg   [17:0] input_V_4_1_address0;
reg    input_V_4_1_ce0;
reg    input_V_4_1_we0;
wire   [7:0] input_V_4_1_q0;
reg   [17:0] input_V_4_2_address0;
reg    input_V_4_2_ce0;
reg    input_V_4_2_we0;
wire   [7:0] input_V_4_2_q0;
reg   [17:0] input_V_4_3_address0;
reg    input_V_4_3_ce0;
reg    input_V_4_3_we0;
wire   [7:0] input_V_4_3_q0;
reg   [17:0] input_V_4_4_address0;
reg    input_V_4_4_ce0;
reg    input_V_4_4_we0;
wire   [7:0] input_V_4_4_q0;
reg   [13:0] C_V_address0;
reg    C_V_ce0;
reg    C_V_we0;
reg   [16:0] C_V_d0;
wire   [16:0] C_V_q0;
reg   [13:0] C_V_address1;
reg    C_V_ce1;
wire   [16:0] C_V_q1;
reg   [19:0] output_V_address0;
reg    output_V_ce0;
reg    output_V_we0;
wire   [7:0] output_V_q0;
reg    gmem_blk_n_AR;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state83;
reg   [0:0] icmp_ln171_reg_2312;
wire    ap_CS_fsm_state154;
wire    ap_CS_fsm_state175;
wire    ap_CS_fsm_state245;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state246;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state248;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state316;
reg   [14:0] idx_2_reg_2106;
wire    ap_CS_fsm_state71;
reg   [511:0] data_V_reg_2142;
wire   [20:0] tmp_fu_934_p3;
reg   [20:0] tmp_reg_2147;
wire    ap_CS_fsm_state73;
wire   [14:0] add_ln33_3_fu_948_p2;
reg   [14:0] add_ln33_3_reg_2152;
wire    ap_CS_fsm_state75;
wire   [1:0] add_ln33_2_fu_960_p2;
reg   [1:0] add_ln33_2_reg_2160;
wire   [14:0] trunc_ln33_fu_966_p1;
wire   [0:0] icmp_ln33_fu_954_p2;
wire   [15:0] p_cast9_cast_fu_970_p1;
reg   [15:0] p_cast9_cast_reg_2170;
wire   [6:0] zext_ln36_fu_984_p1;
reg   [6:0] zext_ln36_reg_2175;
wire   [1:0] add_ln36_2_fu_994_p2;
reg   [1:0] add_ln36_2_reg_2183;
wire    ap_CS_fsm_state76;
wire   [6:0] trunc_ln36_fu_1000_p1;
reg   [6:0] trunc_ln36_reg_2188;
wire   [0:0] icmp_ln36_fu_988_p2;
wire   [23:0] zext_ln36_1_fu_1004_p1;
wire   [15:0] zext_ln36_2_fu_1008_p1;
reg   [15:0] zext_ln36_2_reg_2199;
wire  signed [23:0] sext_ln166_fu_1055_p1;
reg  signed [23:0] sext_ln166_reg_2204;
wire  signed [24:0] sext_ln166_1_fu_1059_p1;
reg  signed [24:0] sext_ln166_1_reg_2209;
wire   [14:0] add_ln163_2_fu_1099_p2;
reg   [14:0] add_ln163_2_reg_2217;
wire    ap_CS_fsm_state77;
wire   [23:0] select_ln163_fu_1123_p3;
reg   [23:0] select_ln163_reg_2222;
wire   [0:0] icmp_ln163_fu_1093_p2;
wire   [6:0] select_ln163_1_fu_1131_p3;
reg   [6:0] select_ln163_1_reg_2227;
wire   [8:0] select_ln163_2_fu_1139_p3;
reg   [8:0] select_ln163_2_reg_2235;
wire   [23:0] select_ln163_3_fu_1147_p3;
reg   [23:0] select_ln163_3_reg_2244;
reg   [17:0] trunc_ln166_2_reg_2249;
wire    ap_CS_fsm_state78;
wire   [14:0] zext_ln164_1_fu_1171_p1;
reg   [14:0] zext_ln164_1_reg_2259;
wire    ap_CS_fsm_state80;
wire   [14:0] mul_ln166_fu_1174_p2;
reg   [14:0] mul_ln166_reg_2264;
wire  signed [23:0] grp_fu_2034_p2;
reg   [23:0] mul_ln163_reg_2270;
wire    ap_CS_fsm_state81;
reg   [17:0] trunc_ln4_reg_2275;
reg  signed [18:0] trunc_ln166_1_reg_2280;
wire   [15:0] grp_fu_2042_p4;
reg   [15:0] add_ln166_10_reg_2286;
wire   [26:0] sub_ln171_fu_1252_p2;
reg   [26:0] sub_ln171_reg_2291;
wire    ap_CS_fsm_state82;
wire   [63:0] add_ln166_2_fu_1273_p2;
reg   [63:0] add_ln166_2_reg_2296;
(* use_dsp48 = "no" *) wire   [23:0] add_ln166_6_fu_1281_p2;
reg   [23:0] add_ln166_6_reg_2301;
wire   [17:0] start_fu_1286_p4;
reg   [17:0] start_reg_2307;
wire   [0:0] icmp_ln171_fu_1312_p2;
wire  signed [15:0] sext_ln189_fu_1349_p1;
reg  signed [15:0] sext_ln189_reg_2316;
wire   [13:0] mul_ln189_fu_1353_p2;
reg   [13:0] mul_ln189_reg_2321;
wire  signed [31:0] sext_ln166_3_fu_1359_p1;
wire   [63:0] zext_ln166_5_fu_1368_p1;
reg   [63:0] zext_ln166_5_reg_2331;
wire   [23:0] add_ln167_fu_1372_p2;
reg   [23:0] add_ln167_reg_2336;
reg   [4:0] tmp_27_reg_2347;
wire    ap_CS_fsm_state149;
wire   [17:0] sub_ln189_1_fu_1456_p2;
reg   [17:0] sub_ln189_1_reg_2358;
wire   [17:0] sub_ln189_2_fu_1495_p2;
reg   [17:0] sub_ln189_2_reg_2368;
wire   [63:0] zext_ln171_fu_1501_p1;
wire    ap_CS_fsm_state152;
wire   [2:0] trunc_ln189_fu_1504_p1;
reg   [2:0] trunc_ln189_reg_2378;
wire  signed [17:0] grp_fu_2051_p2;
reg   [17:0] mul_ln189_2_reg_2383;
wire  signed [17:0] grp_fu_2057_p2;
reg   [17:0] mul_ln171_reg_2388;
wire   [25:0] empty_142_fu_1513_p1;
reg   [25:0] empty_142_reg_2396;
wire    ap_CS_fsm_state153;
wire   [0:0] icmp_ln171_1_fu_1508_p2;
wire   [63:0] add_ln171_1_fu_1517_p2;
reg   [63:0] add_ln171_1_reg_2402;
wire   [6:0] add_ln164_fu_1523_p2;
wire   [23:0] add_ln164_1_fu_1528_p2;
reg   [511:0] data_V_1_reg_2417;
wire   [31:0] tmp_20_fu_1533_p3;
reg   [31:0] tmp_20_reg_2422;
wire    ap_CS_fsm_state155;
wire   [8:0] add_ln42_fu_1547_p2;
reg   [8:0] add_ln42_reg_2430;
wire    ap_CS_fsm_state157;
wire   [5:0] tmp_15_fu_1553_p4;
reg   [5:0] tmp_15_reg_2435;
wire   [0:0] icmp_ln42_fu_1541_p2;
wire   [6:0] tmp_15_cast_fu_1563_p1;
reg   [6:0] tmp_15_cast_reg_2440;
wire   [15:0] tmp_18_cast_fu_1571_p3;
reg   [15:0] tmp_18_cast_reg_2446;
wire    ap_CS_fsm_state159;
wire   [15:0] sub_ln85_fu_1604_p2;
reg   [15:0] sub_ln85_reg_2451;
wire    ap_CS_fsm_state163;
wire    ap_CS_fsm_state165;
wire   [21:0] trunc_ln206_1_fu_1624_p3;
reg   [21:0] trunc_ln206_1_reg_2461;
wire    ap_CS_fsm_state168;
wire   [13:0] add_ln203_1_fu_1637_p2;
reg   [13:0] add_ln203_1_reg_2469;
wire   [0:0] icmp_ln204_fu_1643_p2;
reg   [0:0] icmp_ln204_reg_2474;
wire   [0:0] icmp_ln203_fu_1631_p2;
wire   [5:0] select_ln203_fu_1649_p3;
reg   [5:0] select_ln203_reg_2480;
wire   [7:0] add_ln36_fu_1657_p2;
wire   [14:0] add_ln36_1_fu_1663_p2;
wire   [8:0] select_ln203_1_fu_1675_p3;
reg   [8:0] select_ln203_1_reg_2497;
wire    ap_CS_fsm_state169;
wire   [22:0] add_ln206_1_fu_1754_p2;
reg   [22:0] add_ln206_1_reg_2509;
wire    ap_CS_fsm_state172;
reg   [0:0] tmp_30_reg_2518;
reg   [16:0] trunc_ln208_2_reg_2523;
wire   [19:0] sub_ln225_1_fu_1839_p2;
reg   [19:0] sub_ln225_1_reg_2528;
wire    ap_CS_fsm_state173;
wire   [22:0] add_ln207_fu_1845_p2;
reg   [22:0] add_ln207_reg_2533;
wire   [63:0] zext_ln211_fu_1949_p1;
wire   [63:0] zext_ln211_2_fu_1967_p1;
reg   [63:0] zext_ln211_2_reg_2543;
reg   [57:0] trunc_ln2_reg_2551;
wire    ap_CS_fsm_state174;
wire   [0:0] icmp_ln211_fu_1971_p2;
wire   [25:0] empty_144_fu_1997_p1;
reg   [25:0] empty_144_reg_2556;
wire   [63:0] add_ln211_1_fu_2001_p2;
reg   [63:0] add_ln211_1_reg_2562;
wire   [5:0] add_ln204_fu_2007_p2;
reg   [63:0] gmem_addr_2_reg_2572;
reg   [511:0] data_V_2_reg_2579;
wire   [31:0] tmp_29_fu_2022_p3;
reg   [31:0] tmp_29_reg_2584;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_ready;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_d0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_d0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_ready;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_d0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_d0;
wire   [31:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_din0;
wire   [33:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_din1;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_ce;
wire    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_ready;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_address0;
wire    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_we0;
wire   [16:0] grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_d0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_ready;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_we0;
wire   [16:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_d0;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_address1;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_ce1;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_4_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_3_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_2_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_1_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_0_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_0_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_1_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_2_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_3_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_4_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_0_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_1_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_2_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_3_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_4_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_0_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_1_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_2_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_3_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_4_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_0_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_1_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_2_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_3_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_4_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_0_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_1_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_2_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_3_ce0;
wire   [15:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_4_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_0_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_1_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_2_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_3_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_4_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_0_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_1_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_2_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_3_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_4_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_0_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_1_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_2_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_3_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_4_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_0_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_0_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_1_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_1_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_2_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_2_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_3_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_3_ce0;
wire   [17:0] grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_4_address0;
wire    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_4_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_ready;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_address0;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_we0;
wire   [16:0] grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_d0;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_address1;
wire    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_ce1;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_ready;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_address0;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_ce0;
wire   [13:0] grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_address1;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_ce1;
wire   [19:0] grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_address0;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_ce0;
wire    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_we0;
wire   [7:0] grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_d0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_done;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_idle;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_ready;
wire   [511:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_data_V_6_out;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_data_V_6_out_ap_vld;
wire   [19:0] grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_output_V_address0;
wire    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_output_V_ce0;
reg   [1:0] indvar1_reg_451;
reg   [14:0] indvars_iv471_reg_462;
reg   [7:0] ww_reg_472;
reg   [14:0] indvar_flatten_reg_484;
reg   [23:0] indvars_iv473_reg_495;
reg   [8:0] j_reg_504;
reg   [23:0] indvars_iv475_reg_515;
reg   [6:0] h_reg_524;
reg   [63:0] idx_1_reg_535;
wire    ap_CS_fsm_state156;
reg   [8:0] i_reg_544;
wire    ap_CS_fsm_state164;
reg   [8:0] i_1_reg_556;
reg   [13:0] indvar_flatten176_reg_568;
reg   [5:0] h_2_reg_579;
reg   [63:0] idx_3_reg_590;
reg    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg;
wire    ap_CS_fsm_state74;
reg    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg;
reg    grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg;
wire    ap_CS_fsm_state158;
reg    grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg;
wire    ap_CS_fsm_state160;
reg    grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state162;
reg    grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg;
reg    grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg;
wire    ap_CS_fsm_state247;
wire  signed [63:0] sext_ln122_fu_878_p1;
wire  signed [63:0] sext_ln171_fu_1386_p1;
wire  signed [63:0] sext_ln218_fu_2012_p1;
reg    ap_block_state83_io;
reg   [14:0] idx_fu_364;
wire   [14:0] add_ln122_fu_903_p2;
wire   [0:0] icmp_ln122_fu_897_p2;
reg   [14:0] phi_mul_fu_372;
reg   [7:0] hh_fu_376;
wire   [7:0] add_ln33_fu_1063_p2;
reg   [15:0] indvars_iv469_fu_380;
wire   [15:0] add_ln33_1_fu_1069_p2;
reg   [1:0] indvar_fu_384;
wire   [57:0] trunc_ln_fu_868_p4;
wire   [5:0] trunc_ln1_fu_974_p4;
wire   [0:0] trunc_ln163_fu_1012_p1;
wire   [7:0] shl_ln_fu_1016_p3;
wire   [4:0] shl_ln163_1_fu_1028_p3;
wire   [8:0] zext_ln163_fu_1024_p1;
wire   [8:0] zext_ln163_1_fu_1036_p1;
wire   [8:0] sub_ln163_fu_1040_p2;
wire  signed [15:0] sub_ln163_cast_fu_1046_p1;
wire  signed [15:0] add_ln166_fu_1050_p2;
wire   [0:0] icmp_ln164_fu_1117_p2;
wire   [23:0] add_ln163_1_fu_1111_p2;
wire   [8:0] add_ln163_fu_1105_p2;
wire   [6:0] mul_ln166_fu_1174_p0;
wire   [8:0] mul_ln166_fu_1174_p1;
wire   [14:0] add_ln166_1_fu_1183_p2;
wire   [23:0] zext_ln166_1_fu_1188_p1;
wire   [23:0] add_ln166_5_fu_1192_p1;
(* use_dsp48 = "no" *) wire   [23:0] add_ln166_5_fu_1192_p2;
wire   [23:0] add_ln166_7_fu_1197_p2;
wire   [23:0] add_ln166_8_fu_1212_p0;
wire   [23:0] zext_ln166_fu_1180_p1;
(* use_dsp48 = "no" *) wire   [23:0] add_ln166_8_fu_1212_p2;
wire   [24:0] zext_ln166_2_fu_1217_p1;
wire   [24:0] add_ln166_9_fu_1221_p2;
wire  signed [25:0] sext_ln166_2_fu_1236_p1;
wire   [17:0] add_ln171_fu_1243_p2;
wire   [26:0] zext_ln171_1_fu_1248_p1;
wire   [26:0] zext_ln166_3_fu_1239_p1;
wire   [24:0] tmp_10_fu_1258_p3;
wire  signed [31:0] sext_ln166_4_fu_1265_p1;
wire   [63:0] zext_ln166_4_fu_1269_p1;
wire   [23:0] zext_ln166_7_fu_1278_p1;
wire   [23:0] add_ln169_fu_1296_p2;
wire   [17:0] trunc_ln6_fu_1302_p4;
wire   [13:0] tmp_7_fu_1321_p3;
wire   [11:0] tmp_8_fu_1332_p3;
wire   [14:0] zext_ln189_5_fu_1328_p1;
wire   [14:0] zext_ln189_6_fu_1339_p1;
wire   [14:0] sub_ln189_fu_1343_p2;
wire   [8:0] mul_ln189_fu_1353_p0;
wire   [5:0] mul_ln189_fu_1353_p1;
wire   [17:0] add_ln166_3_fu_1363_p2;
wire   [57:0] trunc_ln7_fu_1377_p4;
wire   [6:0] mul_ln189_1_fu_1397_p0;
wire   [8:0] mul_ln189_1_fu_1397_p1;
wire   [14:0] mul_ln189_1_fu_1397_p2;
wire   [3:0] grp_fu_1412_p1;
wire    ap_CS_fsm_state142;
wire   [15:0] zext_ln189_8_fu_1420_p1;
wire  signed [15:0] add_ln189_fu_1423_p2;
wire   [12:0] trunc_ln189_1_fu_1432_p1;
wire   [14:0] trunc_ln189_2_fu_1444_p1;
wire   [17:0] p_shl_cast_fu_1436_p3;
wire   [17:0] p_shl1_cast_fu_1448_p3;
wire   [13:0] zext_ln189_7_fu_1417_p1;
wire   [13:0] add_ln189_1_fu_1462_p2;
wire   [12:0] trunc_ln189_3_fu_1471_p1;
wire   [16:0] tmp_28_fu_1483_p3;
wire   [17:0] p_shl2_cast_fu_1475_p3;
wire   [17:0] zext_ln189_9_fu_1491_p1;
wire   [2:0] grp_fu_1412_p2;
wire   [7:0] empty_143_fu_1567_p1;
wire   [14:0] tmp_16_fu_1580_p3;
wire   [11:0] tmp_17_fu_1592_p3;
wire   [15:0] zext_ln85_fu_1588_p1;
wire   [15:0] zext_ln85_3_fu_1600_p1;
wire   [21:0] tmp_1_fu_1615_p1;
wire  signed [21:0] grp_fu_2063_p2;
wire   [14:0] tmp_1_fu_1615_p4;
wire   [8:0] add_ln203_fu_1669_p2;
wire   [21:0] tmp_1_mid1_fu_1686_p1;
wire  signed [21:0] grp_fu_2070_p2;
wire   [14:0] tmp_1_mid1_fu_1686_p4;
wire   [21:0] trunc_ln206_1_mid1_fu_1695_p3;
wire   [21:0] select_ln203_2_fu_1702_p3;
wire   [6:0] zext_ln204_fu_1712_p1;
wire   [6:0] add_ln206_fu_1715_p2;
wire   [13:0] shl_ln1_fu_1720_p3;
wire   [10:0] shl_ln206_1_fu_1732_p3;
wire   [14:0] zext_ln206_2_fu_1728_p1;
wire   [14:0] zext_ln206_3_fu_1740_p1;
wire   [14:0] sub_ln206_fu_1744_p2;
wire   [22:0] zext_ln203_fu_1708_p1;
wire  signed [22:0] sext_ln206_fu_1750_p1;
wire   [14:0] tmp_21_fu_1778_p3;
wire   [11:0] tmp_22_fu_1789_p3;
wire   [15:0] zext_ln225_fu_1785_p1;
wire   [15:0] zext_ln225_2_fu_1796_p1;
wire   [15:0] sub_ln225_fu_1800_p2;
wire  signed [16:0] sext_ln206_1_fu_1806_p1;
wire   [16:0] zext_ln225_3_fu_1810_p1;
wire   [16:0] add_ln225_fu_1813_p2;
wire   [13:0] trunc_ln225_fu_1819_p1;
wire   [19:0] p_shl4_cast_fu_1823_p3;
wire   [19:0] p_shl5_cast_fu_1831_p3;
wire   [22:0] sub_ln208_fu_1850_p2;
wire   [16:0] trunc_ln208_1_fu_1855_p4;
wire   [17:0] zext_ln208_fu_1865_p1;
wire   [17:0] sub_ln208_1_fu_1869_p2;
wire   [17:0] zext_ln208_1_fu_1875_p1;
wire   [22:0] add_ln209_fu_1885_p2;
wire   [22:0] sub_ln209_fu_1898_p2;
wire   [16:0] trunc_ln209_1_fu_1903_p4;
wire   [17:0] zext_ln209_fu_1913_p1;
wire   [16:0] trunc_ln209_2_fu_1923_p4;
wire   [0:0] tmp_31_fu_1890_p3;
wire   [17:0] sub_ln209_1_fu_1917_p2;
wire   [17:0] zext_ln209_1_fu_1933_p1;
wire   [17:0] start_2_fu_1878_p3;
wire  signed [31:0] sext_ln211_fu_1945_p1;
wire   [17:0] till_fu_1937_p3;
wire  signed [31:0] sext_ln211_1_fu_1953_p1;
wire   [32:0] zext_ln211_1_fu_1957_p1;
wire   [32:0] add_ln211_fu_1961_p2;
wire   [63:0] shl_ln218_fu_1976_p2;
wire   [63:0] add_ln218_fu_1982_p2;
wire   [8:0] grp_fu_2034_p0;
wire   [15:0] grp_fu_2034_p1;
wire   [6:0] grp_fu_2042_p0;
wire   [7:0] grp_fu_2042_p2;
wire   [7:0] grp_fu_2042_p3;
wire   [4:0] grp_fu_2051_p1;
wire   [13:0] grp_fu_2057_p0;
wire   [4:0] grp_fu_2057_p1;
wire   [8:0] grp_fu_2063_p0;
wire   [13:0] grp_fu_2063_p1;
wire   [8:0] grp_fu_2070_p0;
wire   [13:0] grp_fu_2070_p1;
reg    grp_fu_1412_ap_start;
wire    grp_fu_1412_ap_done;
wire   [64:0] grp_fu_2589_p2;
reg    grp_fu_2589_ce;
reg   [315:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
reg    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
reg    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
reg    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
reg    ap_ST_fsm_state160_blk;
wire    ap_ST_fsm_state161_blk;
reg    ap_ST_fsm_state162_blk;
wire    ap_ST_fsm_state163_blk;
reg    ap_ST_fsm_state164_blk;
wire    ap_ST_fsm_state165_blk;
wire    ap_ST_fsm_state166_blk;
wire    ap_ST_fsm_state167_blk;
wire    ap_ST_fsm_state168_blk;
wire    ap_ST_fsm_state169_blk;
wire    ap_ST_fsm_state170_blk;
wire    ap_ST_fsm_state171_blk;
wire    ap_ST_fsm_state172_blk;
wire    ap_ST_fsm_state173_blk;
wire    ap_ST_fsm_state174_blk;
reg    ap_ST_fsm_state175_blk;
wire    ap_ST_fsm_state176_blk;
wire    ap_ST_fsm_state177_blk;
wire    ap_ST_fsm_state178_blk;
wire    ap_ST_fsm_state179_blk;
wire    ap_ST_fsm_state180_blk;
wire    ap_ST_fsm_state181_blk;
wire    ap_ST_fsm_state182_blk;
wire    ap_ST_fsm_state183_blk;
wire    ap_ST_fsm_state184_blk;
wire    ap_ST_fsm_state185_blk;
wire    ap_ST_fsm_state186_blk;
wire    ap_ST_fsm_state187_blk;
wire    ap_ST_fsm_state188_blk;
wire    ap_ST_fsm_state189_blk;
wire    ap_ST_fsm_state190_blk;
wire    ap_ST_fsm_state191_blk;
wire    ap_ST_fsm_state192_blk;
wire    ap_ST_fsm_state193_blk;
wire    ap_ST_fsm_state194_blk;
wire    ap_ST_fsm_state195_blk;
wire    ap_ST_fsm_state196_blk;
wire    ap_ST_fsm_state197_blk;
wire    ap_ST_fsm_state198_blk;
wire    ap_ST_fsm_state199_blk;
wire    ap_ST_fsm_state200_blk;
wire    ap_ST_fsm_state201_blk;
wire    ap_ST_fsm_state202_blk;
wire    ap_ST_fsm_state203_blk;
wire    ap_ST_fsm_state204_blk;
wire    ap_ST_fsm_state205_blk;
wire    ap_ST_fsm_state206_blk;
wire    ap_ST_fsm_state207_blk;
wire    ap_ST_fsm_state208_blk;
wire    ap_ST_fsm_state209_blk;
wire    ap_ST_fsm_state210_blk;
wire    ap_ST_fsm_state211_blk;
wire    ap_ST_fsm_state212_blk;
wire    ap_ST_fsm_state213_blk;
wire    ap_ST_fsm_state214_blk;
wire    ap_ST_fsm_state215_blk;
wire    ap_ST_fsm_state216_blk;
wire    ap_ST_fsm_state217_blk;
wire    ap_ST_fsm_state218_blk;
wire    ap_ST_fsm_state219_blk;
wire    ap_ST_fsm_state220_blk;
wire    ap_ST_fsm_state221_blk;
wire    ap_ST_fsm_state222_blk;
wire    ap_ST_fsm_state223_blk;
wire    ap_ST_fsm_state224_blk;
wire    ap_ST_fsm_state225_blk;
wire    ap_ST_fsm_state226_blk;
wire    ap_ST_fsm_state227_blk;
wire    ap_ST_fsm_state228_blk;
wire    ap_ST_fsm_state229_blk;
wire    ap_ST_fsm_state230_blk;
wire    ap_ST_fsm_state231_blk;
wire    ap_ST_fsm_state232_blk;
wire    ap_ST_fsm_state233_blk;
wire    ap_ST_fsm_state234_blk;
wire    ap_ST_fsm_state235_blk;
wire    ap_ST_fsm_state236_blk;
wire    ap_ST_fsm_state237_blk;
wire    ap_ST_fsm_state238_blk;
wire    ap_ST_fsm_state239_blk;
wire    ap_ST_fsm_state240_blk;
wire    ap_ST_fsm_state241_blk;
wire    ap_ST_fsm_state242_blk;
wire    ap_ST_fsm_state243_blk;
wire    ap_ST_fsm_state244_blk;
reg    ap_ST_fsm_state245_blk;
reg    ap_ST_fsm_state246_blk;
reg    ap_ST_fsm_state247_blk;
reg    ap_ST_fsm_state248_blk;
wire    ap_ST_fsm_state249_blk;
wire    ap_ST_fsm_state250_blk;
wire    ap_ST_fsm_state251_blk;
wire    ap_ST_fsm_state252_blk;
wire    ap_ST_fsm_state253_blk;
wire    ap_ST_fsm_state254_blk;
wire    ap_ST_fsm_state255_blk;
wire    ap_ST_fsm_state256_blk;
wire    ap_ST_fsm_state257_blk;
wire    ap_ST_fsm_state258_blk;
wire    ap_ST_fsm_state259_blk;
wire    ap_ST_fsm_state260_blk;
wire    ap_ST_fsm_state261_blk;
wire    ap_ST_fsm_state262_blk;
wire    ap_ST_fsm_state263_blk;
wire    ap_ST_fsm_state264_blk;
wire    ap_ST_fsm_state265_blk;
wire    ap_ST_fsm_state266_blk;
wire    ap_ST_fsm_state267_blk;
wire    ap_ST_fsm_state268_blk;
wire    ap_ST_fsm_state269_blk;
wire    ap_ST_fsm_state270_blk;
wire    ap_ST_fsm_state271_blk;
wire    ap_ST_fsm_state272_blk;
wire    ap_ST_fsm_state273_blk;
wire    ap_ST_fsm_state274_blk;
wire    ap_ST_fsm_state275_blk;
wire    ap_ST_fsm_state276_blk;
wire    ap_ST_fsm_state277_blk;
wire    ap_ST_fsm_state278_blk;
wire    ap_ST_fsm_state279_blk;
wire    ap_ST_fsm_state280_blk;
wire    ap_ST_fsm_state281_blk;
wire    ap_ST_fsm_state282_blk;
wire    ap_ST_fsm_state283_blk;
wire    ap_ST_fsm_state284_blk;
wire    ap_ST_fsm_state285_blk;
wire    ap_ST_fsm_state286_blk;
wire    ap_ST_fsm_state287_blk;
wire    ap_ST_fsm_state288_blk;
wire    ap_ST_fsm_state289_blk;
wire    ap_ST_fsm_state290_blk;
wire    ap_ST_fsm_state291_blk;
wire    ap_ST_fsm_state292_blk;
wire    ap_ST_fsm_state293_blk;
wire    ap_ST_fsm_state294_blk;
wire    ap_ST_fsm_state295_blk;
wire    ap_ST_fsm_state296_blk;
wire    ap_ST_fsm_state297_blk;
wire    ap_ST_fsm_state298_blk;
wire    ap_ST_fsm_state299_blk;
wire    ap_ST_fsm_state300_blk;
wire    ap_ST_fsm_state301_blk;
wire    ap_ST_fsm_state302_blk;
wire    ap_ST_fsm_state303_blk;
wire    ap_ST_fsm_state304_blk;
wire    ap_ST_fsm_state305_blk;
wire    ap_ST_fsm_state306_blk;
wire    ap_ST_fsm_state307_blk;
wire    ap_ST_fsm_state308_blk;
wire    ap_ST_fsm_state309_blk;
wire    ap_ST_fsm_state310_blk;
wire    ap_ST_fsm_state311_blk;
wire    ap_ST_fsm_state312_blk;
wire    ap_ST_fsm_state313_blk;
wire    ap_ST_fsm_state314_blk;
wire    ap_ST_fsm_state315_blk;
reg    ap_ST_fsm_state316_blk;
wire   [23:0] grp_fu_2034_p00;
wire   [7:0] grp_fu_2042_p00;
wire   [17:0] grp_fu_2057_p00;
wire   [21:0] grp_fu_2063_p00;
wire   [21:0] grp_fu_2070_p00;
wire   [14:0] mul_ln166_fu_1174_p00;
wire   [13:0] mul_ln189_fu_1353_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 316'd1;
#0 grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg = 1'b0;
#0 grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg = 1'b0;
#0 grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg = 1'b0;
#0 grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg = 1'b0;
#0 grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg = 1'b0;
#0 grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg = 1'b0;
#0 grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg = 1'b0;
end

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_0_0_address0),
    .ce0(weight_V_0_0_ce0),
    .we0(weight_V_0_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_d0),
    .q0(weight_V_0_0_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_0_1_address0),
    .ce0(weight_V_0_1_ce0),
    .we0(weight_V_0_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_d0),
    .q0(weight_V_0_1_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_0_2_address0),
    .ce0(weight_V_0_2_ce0),
    .we0(weight_V_0_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_d0),
    .q0(weight_V_0_2_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_0_3_address0),
    .ce0(weight_V_0_3_ce0),
    .we0(weight_V_0_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_d0),
    .q0(weight_V_0_3_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_0_4_address0),
    .ce0(weight_V_0_4_ce0),
    .we0(weight_V_0_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_d0),
    .q0(weight_V_0_4_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_1_0_address0),
    .ce0(weight_V_1_0_ce0),
    .we0(weight_V_1_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_d0),
    .q0(weight_V_1_0_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_1_1_address0),
    .ce0(weight_V_1_1_ce0),
    .we0(weight_V_1_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_d0),
    .q0(weight_V_1_1_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_1_2_address0),
    .ce0(weight_V_1_2_ce0),
    .we0(weight_V_1_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_d0),
    .q0(weight_V_1_2_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_1_3_address0),
    .ce0(weight_V_1_3_ce0),
    .we0(weight_V_1_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_d0),
    .q0(weight_V_1_3_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_1_4_address0),
    .ce0(weight_V_1_4_ce0),
    .we0(weight_V_1_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_d0),
    .q0(weight_V_1_4_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_2_0_address0),
    .ce0(weight_V_2_0_ce0),
    .we0(weight_V_2_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_d0),
    .q0(weight_V_2_0_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_2_1_address0),
    .ce0(weight_V_2_1_ce0),
    .we0(weight_V_2_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_d0),
    .q0(weight_V_2_1_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_2_2_address0),
    .ce0(weight_V_2_2_ce0),
    .we0(weight_V_2_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_d0),
    .q0(weight_V_2_2_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_2_3_address0),
    .ce0(weight_V_2_3_ce0),
    .we0(weight_V_2_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_d0),
    .q0(weight_V_2_3_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_2_4_address0),
    .ce0(weight_V_2_4_ce0),
    .we0(weight_V_2_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_d0),
    .q0(weight_V_2_4_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_3_0_address0),
    .ce0(weight_V_3_0_ce0),
    .we0(weight_V_3_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_d0),
    .q0(weight_V_3_0_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_3_1_address0),
    .ce0(weight_V_3_1_ce0),
    .we0(weight_V_3_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_d0),
    .q0(weight_V_3_1_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_3_2_address0),
    .ce0(weight_V_3_2_ce0),
    .we0(weight_V_3_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_d0),
    .q0(weight_V_3_2_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_3_3_address0),
    .ce0(weight_V_3_3_ce0),
    .we0(weight_V_3_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_d0),
    .q0(weight_V_3_3_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_3_4_address0),
    .ce0(weight_V_3_4_ce0),
    .we0(weight_V_3_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_d0),
    .q0(weight_V_3_4_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_4_0_address0),
    .ce0(weight_V_4_0_ce0),
    .we0(weight_V_4_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_d0),
    .q0(weight_V_4_0_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_4_1_address0),
    .ce0(weight_V_4_1_ce0),
    .we0(weight_V_4_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_d0),
    .q0(weight_V_4_1_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_4_2_address0),
    .ce0(weight_V_4_2_ce0),
    .we0(weight_V_4_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_d0),
    .q0(weight_V_4_2_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_4_3_address0),
    .ce0(weight_V_4_3_ce0),
    .we0(weight_V_4_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_d0),
    .q0(weight_V_4_3_q0)
);

CnnKernel_CnnKernel_YourCode_weight_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
weight_V_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_V_4_4_address0),
    .ce0(weight_V_4_4_ce0),
    .we0(weight_V_4_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_d0),
    .q0(weight_V_4_4_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 147456 ),
    .AddressWidth( 18 ))
input_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_0_0_address0),
    .ce0(input_V_0_0_ce0),
    .we0(input_V_0_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_d0),
    .q0(input_V_0_0_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_0_1_address0),
    .ce0(input_V_0_1_ce0),
    .we0(input_V_0_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_d0),
    .q0(input_V_0_1_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_0_2_address0),
    .ce0(input_V_0_2_ce0),
    .we0(input_V_0_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_d0),
    .q0(input_V_0_2_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_0_3_address0),
    .ce0(input_V_0_3_ce0),
    .we0(input_V_0_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_d0),
    .q0(input_V_0_3_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_0_4_address0),
    .ce0(input_V_0_4_ce0),
    .we0(input_V_0_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_d0),
    .q0(input_V_0_4_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_1_0_address0),
    .ce0(input_V_1_0_ce0),
    .we0(input_V_1_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_d0),
    .q0(input_V_1_0_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_1_1_address0),
    .ce0(input_V_1_1_ce0),
    .we0(input_V_1_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_d0),
    .q0(input_V_1_1_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_1_2_address0),
    .ce0(input_V_1_2_ce0),
    .we0(input_V_1_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_d0),
    .q0(input_V_1_2_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_1_3_address0),
    .ce0(input_V_1_3_ce0),
    .we0(input_V_1_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_d0),
    .q0(input_V_1_3_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_1_4_address0),
    .ce0(input_V_1_4_ce0),
    .we0(input_V_1_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_d0),
    .q0(input_V_1_4_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_2_0_address0),
    .ce0(input_V_2_0_ce0),
    .we0(input_V_2_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_d0),
    .q0(input_V_2_0_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_2_1_address0),
    .ce0(input_V_2_1_ce0),
    .we0(input_V_2_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_d0),
    .q0(input_V_2_1_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_2_2_address0),
    .ce0(input_V_2_2_ce0),
    .we0(input_V_2_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_d0),
    .q0(input_V_2_2_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_2_3_address0),
    .ce0(input_V_2_3_ce0),
    .we0(input_V_2_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_d0),
    .q0(input_V_2_3_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_2_4_address0),
    .ce0(input_V_2_4_ce0),
    .we0(input_V_2_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_d0),
    .q0(input_V_2_4_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_3_0_address0),
    .ce0(input_V_3_0_ce0),
    .we0(input_V_3_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_d0),
    .q0(input_V_3_0_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_3_1_address0),
    .ce0(input_V_3_1_ce0),
    .we0(input_V_3_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_d0),
    .q0(input_V_3_1_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_3_2_address0),
    .ce0(input_V_3_2_ce0),
    .we0(input_V_3_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_d0),
    .q0(input_V_3_2_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_3_3_address0),
    .ce0(input_V_3_3_ce0),
    .we0(input_V_3_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_d0),
    .q0(input_V_3_3_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_3_4_address0),
    .ce0(input_V_3_4_ce0),
    .we0(input_V_3_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_d0),
    .q0(input_V_3_4_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 141312 ),
    .AddressWidth( 18 ))
input_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_4_0_address0),
    .ce0(input_V_4_0_ce0),
    .we0(input_V_4_0_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_d0),
    .q0(input_V_4_0_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_4_1_address0),
    .ce0(input_V_4_1_ce0),
    .we0(input_V_4_1_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_d0),
    .q0(input_V_4_1_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_4_2_address0),
    .ce0(input_V_4_2_ce0),
    .we0(input_V_4_2_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_d0),
    .q0(input_V_4_2_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_4_3_address0),
    .ce0(input_V_4_3_ce0),
    .we0(input_V_4_3_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_d0),
    .q0(input_V_4_3_q0)
);

CnnKernel_CnnKernel_YourCode_input_V_1_1 #(
    .DataWidth( 8 ),
    .AddressRange( 135424 ),
    .AddressWidth( 18 ))
input_V_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_V_4_4_address0),
    .ce0(input_V_4_4_ce0),
    .we0(input_V_4_4_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_d0),
    .q0(input_V_4_4_q0)
);

CnnKernel_CnnKernel_YourCode_C_V #(
    .DataWidth( 17 ),
    .AddressRange( 12544 ),
    .AddressWidth( 14 ))
C_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_V_address0),
    .ce0(C_V_ce0),
    .we0(C_V_we0),
    .d0(C_V_d0),
    .q0(C_V_q0),
    .address1(C_V_address1),
    .ce1(C_V_ce1),
    .q1(C_V_q1)
);

CnnKernel_CnnKernel_YourCode_output_V #(
    .DataWidth( 8 ),
    .AddressRange( 802816 ),
    .AddressWidth( 20 ))
output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_V_address0),
    .ce0(output_V_ce0),
    .we0(output_V_we0),
    .d0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_d0),
    .q0(output_V_q0)
);

CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1 grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_ready),
    .tmp(tmp_reg_2147),
    .data_V(data_V_reg_2142),
    .weight_V_0_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_address0),
    .weight_V_0_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_ce0),
    .weight_V_0_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_we0),
    .weight_V_0_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_d0),
    .weight_V_0_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_address0),
    .weight_V_0_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_ce0),
    .weight_V_0_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_we0),
    .weight_V_0_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_d0),
    .weight_V_0_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_address0),
    .weight_V_0_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_ce0),
    .weight_V_0_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_we0),
    .weight_V_0_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_d0),
    .weight_V_0_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_address0),
    .weight_V_0_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_ce0),
    .weight_V_0_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_we0),
    .weight_V_0_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_d0),
    .weight_V_0_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_address0),
    .weight_V_0_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_ce0),
    .weight_V_0_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_we0),
    .weight_V_0_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_d0),
    .weight_V_1_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_address0),
    .weight_V_1_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_ce0),
    .weight_V_1_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_we0),
    .weight_V_1_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_d0),
    .weight_V_1_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_address0),
    .weight_V_1_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_ce0),
    .weight_V_1_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_we0),
    .weight_V_1_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_d0),
    .weight_V_1_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_address0),
    .weight_V_1_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_ce0),
    .weight_V_1_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_we0),
    .weight_V_1_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_d0),
    .weight_V_1_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_address0),
    .weight_V_1_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_ce0),
    .weight_V_1_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_we0),
    .weight_V_1_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_d0),
    .weight_V_1_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_address0),
    .weight_V_1_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_ce0),
    .weight_V_1_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_we0),
    .weight_V_1_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_d0),
    .weight_V_2_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_address0),
    .weight_V_2_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_ce0),
    .weight_V_2_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_we0),
    .weight_V_2_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_d0),
    .weight_V_2_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_address0),
    .weight_V_2_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_ce0),
    .weight_V_2_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_we0),
    .weight_V_2_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_d0),
    .weight_V_2_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_address0),
    .weight_V_2_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_ce0),
    .weight_V_2_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_we0),
    .weight_V_2_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_d0),
    .weight_V_2_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_address0),
    .weight_V_2_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_ce0),
    .weight_V_2_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_we0),
    .weight_V_2_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_d0),
    .weight_V_2_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_address0),
    .weight_V_2_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_ce0),
    .weight_V_2_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_we0),
    .weight_V_2_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_d0),
    .weight_V_3_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_address0),
    .weight_V_3_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_ce0),
    .weight_V_3_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_we0),
    .weight_V_3_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_d0),
    .weight_V_3_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_address0),
    .weight_V_3_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_ce0),
    .weight_V_3_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_we0),
    .weight_V_3_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_d0),
    .weight_V_3_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_address0),
    .weight_V_3_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_ce0),
    .weight_V_3_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_we0),
    .weight_V_3_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_d0),
    .weight_V_3_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_address0),
    .weight_V_3_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_ce0),
    .weight_V_3_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_we0),
    .weight_V_3_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_d0),
    .weight_V_3_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_address0),
    .weight_V_3_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_ce0),
    .weight_V_3_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_we0),
    .weight_V_3_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_d0),
    .weight_V_4_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_address0),
    .weight_V_4_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_ce0),
    .weight_V_4_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_we0),
    .weight_V_4_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_d0),
    .weight_V_4_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_address0),
    .weight_V_4_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_ce0),
    .weight_V_4_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_we0),
    .weight_V_4_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_d0),
    .weight_V_4_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_address0),
    .weight_V_4_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_ce0),
    .weight_V_4_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_we0),
    .weight_V_4_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_d0),
    .weight_V_4_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_address0),
    .weight_V_4_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_ce0),
    .weight_V_4_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_we0),
    .weight_V_4_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_d0),
    .weight_V_4_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_address0),
    .weight_V_4_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_ce0),
    .weight_V_4_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_we0),
    .weight_V_4_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_d0)
);

CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3 grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_ready),
    .sext_ln183(tmp_20_reg_2422),
    .add_ln167_cast(add_ln167_reg_2336),
    .zext_ln167(add_ln166_6_reg_2301),
    .idx_2_cast(empty_142_reg_2396),
    .data_V_1(data_V_1_reg_2417),
    .zext_ln163_2(trunc_ln36_reg_2188),
    .sub_ln189_2(sub_ln189_1_reg_2358),
    .mul_ln189_2(mul_ln189_2_reg_2383),
    .sub_ln189_3(sub_ln189_2_reg_2368),
    .mul_ln189_3(mul_ln171_reg_2388),
    .trunc_ln8(trunc_ln189_reg_2378),
    .input_V_0_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_address0),
    .input_V_0_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_ce0),
    .input_V_0_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_we0),
    .input_V_0_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_d0),
    .input_V_0_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_address0),
    .input_V_0_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_ce0),
    .input_V_0_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_we0),
    .input_V_0_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_d0),
    .input_V_0_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_address0),
    .input_V_0_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_ce0),
    .input_V_0_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_we0),
    .input_V_0_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_d0),
    .input_V_0_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_address0),
    .input_V_0_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_ce0),
    .input_V_0_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_we0),
    .input_V_0_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_d0),
    .input_V_0_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_address0),
    .input_V_0_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_ce0),
    .input_V_0_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_we0),
    .input_V_0_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_d0),
    .input_V_1_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_address0),
    .input_V_1_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_ce0),
    .input_V_1_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_we0),
    .input_V_1_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_d0),
    .input_V_1_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_address0),
    .input_V_1_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_ce0),
    .input_V_1_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_we0),
    .input_V_1_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_d0),
    .input_V_1_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_address0),
    .input_V_1_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_ce0),
    .input_V_1_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_we0),
    .input_V_1_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_d0),
    .input_V_1_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_address0),
    .input_V_1_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_ce0),
    .input_V_1_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_we0),
    .input_V_1_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_d0),
    .input_V_1_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_address0),
    .input_V_1_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_ce0),
    .input_V_1_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_we0),
    .input_V_1_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_d0),
    .input_V_2_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_address0),
    .input_V_2_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_ce0),
    .input_V_2_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_we0),
    .input_V_2_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_d0),
    .input_V_2_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_address0),
    .input_V_2_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_ce0),
    .input_V_2_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_we0),
    .input_V_2_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_d0),
    .input_V_2_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_address0),
    .input_V_2_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_ce0),
    .input_V_2_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_we0),
    .input_V_2_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_d0),
    .input_V_2_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_address0),
    .input_V_2_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_ce0),
    .input_V_2_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_we0),
    .input_V_2_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_d0),
    .input_V_2_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_address0),
    .input_V_2_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_ce0),
    .input_V_2_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_we0),
    .input_V_2_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_d0),
    .input_V_3_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_address0),
    .input_V_3_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_ce0),
    .input_V_3_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_we0),
    .input_V_3_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_d0),
    .input_V_3_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_address0),
    .input_V_3_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_ce0),
    .input_V_3_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_we0),
    .input_V_3_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_d0),
    .input_V_3_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_address0),
    .input_V_3_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_ce0),
    .input_V_3_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_we0),
    .input_V_3_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_d0),
    .input_V_3_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_address0),
    .input_V_3_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_ce0),
    .input_V_3_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_we0),
    .input_V_3_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_d0),
    .input_V_3_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_address0),
    .input_V_3_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_ce0),
    .input_V_3_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_we0),
    .input_V_3_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_d0),
    .input_V_4_0_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_address0),
    .input_V_4_0_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_ce0),
    .input_V_4_0_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_we0),
    .input_V_4_0_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_d0),
    .input_V_4_1_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_address0),
    .input_V_4_1_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_ce0),
    .input_V_4_1_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_we0),
    .input_V_4_1_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_d0),
    .input_V_4_2_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_address0),
    .input_V_4_2_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_ce0),
    .input_V_4_2_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_we0),
    .input_V_4_2_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_d0),
    .input_V_4_3_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_address0),
    .input_V_4_3_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_ce0),
    .input_V_4_3_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_we0),
    .input_V_4_3_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_d0),
    .input_V_4_4_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_address0),
    .input_V_4_4_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_ce0),
    .input_V_4_4_we0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_we0),
    .input_V_4_4_d0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_d0),
    .grp_fu_2589_p_din0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_din0),
    .grp_fu_2589_p_din1(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_din1),
    .grp_fu_2589_p_dout0(grp_fu_2589_p2),
    .grp_fu_2589_p_ce(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_ce)
);

CnnKernel_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1 grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_ready),
    .C_V_address0(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_address0),
    .C_V_ce0(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_ce0),
    .C_V_we0(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_we0),
    .C_V_d0(grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_d0)
);

CnnKernel_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3 grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_ready),
    .empty(tmp_18_cast_reg_2446),
    .C_V_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_address0),
    .C_V_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_ce0),
    .C_V_we0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_we0),
    .C_V_d0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_d0),
    .C_V_address1(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_address1),
    .C_V_ce1(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_ce1),
    .C_V_q1(C_V_q1),
    .input_V_0_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_4_address0),
    .input_V_0_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_4_ce0),
    .input_V_0_4_q0(input_V_0_4_q0),
    .input_V_0_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_3_address0),
    .input_V_0_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_3_ce0),
    .input_V_0_3_q0(input_V_0_3_q0),
    .input_V_0_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_2_address0),
    .input_V_0_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_2_ce0),
    .input_V_0_2_q0(input_V_0_2_q0),
    .input_V_0_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_1_address0),
    .input_V_0_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_1_ce0),
    .input_V_0_1_q0(input_V_0_1_q0),
    .input_V_0_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_0_address0),
    .input_V_0_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_0_ce0),
    .input_V_0_0_q0(input_V_0_0_q0),
    .weight_V_0_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_0_address0),
    .weight_V_0_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_0_ce0),
    .weight_V_0_0_q0(weight_V_0_0_q0),
    .weight_V_0_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_1_address0),
    .weight_V_0_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_1_ce0),
    .weight_V_0_1_q0(weight_V_0_1_q0),
    .weight_V_0_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_2_address0),
    .weight_V_0_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_2_ce0),
    .weight_V_0_2_q0(weight_V_0_2_q0),
    .weight_V_0_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_3_address0),
    .weight_V_0_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_3_ce0),
    .weight_V_0_3_q0(weight_V_0_3_q0),
    .weight_V_0_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_4_address0),
    .weight_V_0_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_4_ce0),
    .weight_V_0_4_q0(weight_V_0_4_q0),
    .weight_V_1_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_0_address0),
    .weight_V_1_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_0_ce0),
    .weight_V_1_0_q0(weight_V_1_0_q0),
    .weight_V_1_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_1_address0),
    .weight_V_1_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_1_ce0),
    .weight_V_1_1_q0(weight_V_1_1_q0),
    .weight_V_1_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_2_address0),
    .weight_V_1_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_2_ce0),
    .weight_V_1_2_q0(weight_V_1_2_q0),
    .weight_V_1_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_3_address0),
    .weight_V_1_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_3_ce0),
    .weight_V_1_3_q0(weight_V_1_3_q0),
    .weight_V_1_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_4_address0),
    .weight_V_1_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_4_ce0),
    .weight_V_1_4_q0(weight_V_1_4_q0),
    .weight_V_2_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_0_address0),
    .weight_V_2_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_0_ce0),
    .weight_V_2_0_q0(weight_V_2_0_q0),
    .weight_V_2_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_1_address0),
    .weight_V_2_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_1_ce0),
    .weight_V_2_1_q0(weight_V_2_1_q0),
    .weight_V_2_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_2_address0),
    .weight_V_2_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_2_ce0),
    .weight_V_2_2_q0(weight_V_2_2_q0),
    .weight_V_2_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_3_address0),
    .weight_V_2_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_3_ce0),
    .weight_V_2_3_q0(weight_V_2_3_q0),
    .weight_V_2_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_4_address0),
    .weight_V_2_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_4_ce0),
    .weight_V_2_4_q0(weight_V_2_4_q0),
    .weight_V_3_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_0_address0),
    .weight_V_3_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_0_ce0),
    .weight_V_3_0_q0(weight_V_3_0_q0),
    .weight_V_3_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_1_address0),
    .weight_V_3_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_1_ce0),
    .weight_V_3_1_q0(weight_V_3_1_q0),
    .weight_V_3_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_2_address0),
    .weight_V_3_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_2_ce0),
    .weight_V_3_2_q0(weight_V_3_2_q0),
    .weight_V_3_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_3_address0),
    .weight_V_3_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_3_ce0),
    .weight_V_3_3_q0(weight_V_3_3_q0),
    .weight_V_3_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_4_address0),
    .weight_V_3_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_4_ce0),
    .weight_V_3_4_q0(weight_V_3_4_q0),
    .weight_V_4_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_0_address0),
    .weight_V_4_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_0_ce0),
    .weight_V_4_0_q0(weight_V_4_0_q0),
    .weight_V_4_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_1_address0),
    .weight_V_4_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_1_ce0),
    .weight_V_4_1_q0(weight_V_4_1_q0),
    .weight_V_4_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_2_address0),
    .weight_V_4_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_2_ce0),
    .weight_V_4_2_q0(weight_V_4_2_q0),
    .weight_V_4_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_3_address0),
    .weight_V_4_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_3_ce0),
    .weight_V_4_3_q0(weight_V_4_3_q0),
    .weight_V_4_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_4_address0),
    .weight_V_4_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_4_ce0),
    .weight_V_4_4_q0(weight_V_4_4_q0),
    .input_V_1_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_0_address0),
    .input_V_1_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_0_ce0),
    .input_V_1_0_q0(input_V_1_0_q0),
    .input_V_1_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_1_address0),
    .input_V_1_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_1_ce0),
    .input_V_1_1_q0(input_V_1_1_q0),
    .input_V_1_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_2_address0),
    .input_V_1_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_2_ce0),
    .input_V_1_2_q0(input_V_1_2_q0),
    .input_V_1_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_3_address0),
    .input_V_1_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_3_ce0),
    .input_V_1_3_q0(input_V_1_3_q0),
    .input_V_1_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_4_address0),
    .input_V_1_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_4_ce0),
    .input_V_1_4_q0(input_V_1_4_q0),
    .input_V_2_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_0_address0),
    .input_V_2_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_0_ce0),
    .input_V_2_0_q0(input_V_2_0_q0),
    .input_V_2_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_1_address0),
    .input_V_2_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_1_ce0),
    .input_V_2_1_q0(input_V_2_1_q0),
    .input_V_2_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_2_address0),
    .input_V_2_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_2_ce0),
    .input_V_2_2_q0(input_V_2_2_q0),
    .input_V_2_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_3_address0),
    .input_V_2_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_3_ce0),
    .input_V_2_3_q0(input_V_2_3_q0),
    .input_V_2_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_4_address0),
    .input_V_2_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_4_ce0),
    .input_V_2_4_q0(input_V_2_4_q0),
    .input_V_3_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_0_address0),
    .input_V_3_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_0_ce0),
    .input_V_3_0_q0(input_V_3_0_q0),
    .input_V_3_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_1_address0),
    .input_V_3_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_1_ce0),
    .input_V_3_1_q0(input_V_3_1_q0),
    .input_V_3_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_2_address0),
    .input_V_3_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_2_ce0),
    .input_V_3_2_q0(input_V_3_2_q0),
    .input_V_3_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_3_address0),
    .input_V_3_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_3_ce0),
    .input_V_3_3_q0(input_V_3_3_q0),
    .input_V_3_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_4_address0),
    .input_V_3_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_4_ce0),
    .input_V_3_4_q0(input_V_3_4_q0),
    .input_V_4_0_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_0_address0),
    .input_V_4_0_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_0_ce0),
    .input_V_4_0_q0(input_V_4_0_q0),
    .input_V_4_1_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_1_address0),
    .input_V_4_1_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_1_ce0),
    .input_V_4_1_q0(input_V_4_1_q0),
    .input_V_4_2_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_2_address0),
    .input_V_4_2_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_2_ce0),
    .input_V_4_2_q0(input_V_4_2_q0),
    .input_V_4_3_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_3_address0),
    .input_V_4_3_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_3_ce0),
    .input_V_4_3_q0(input_V_4_3_q0),
    .input_V_4_4_address0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_4_address0),
    .input_V_4_4_ce0(grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_4_ce0),
    .input_V_4_4_q0(input_V_4_4_q0)
);

CnnKernel_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6 grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_ready),
    .C_V_address0(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_address0),
    .C_V_ce0(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_ce0),
    .C_V_we0(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_we0),
    .C_V_d0(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_d0),
    .C_V_address1(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_address1),
    .C_V_ce1(grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_ce1),
    .C_V_q1(C_V_q1)
);

CnnKernel_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7 grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_ready),
    .sub_ln85(sub_ln85_reg_2451),
    .C_V_address0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_address0),
    .C_V_ce0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_ce0),
    .C_V_q0(C_V_q0),
    .C_V_address1(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_address1),
    .C_V_ce1(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_ce1),
    .C_V_q1(C_V_q1),
    .output_V_address0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_address0),
    .output_V_ce0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_ce0),
    .output_V_we0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_we0),
    .output_V_d0(grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_d0)
);

CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3 grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start),
    .ap_done(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_done),
    .ap_idle(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_idle),
    .ap_ready(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_ready),
    .data_V_2(data_V_2_reg_2579),
    .sext_ln220(tmp_29_reg_2584),
    .sext_ln208(add_ln207_reg_2533),
    .sext_ln207(add_ln206_1_reg_2509),
    .idx_4_cast(empty_144_reg_2556),
    .zext_ln203(tmp_15_reg_2435),
    .sub_ln225_2(sub_ln225_1_reg_2528),
    .data_V_6_out(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_data_V_6_out),
    .data_V_6_out_ap_vld(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_data_V_6_out_ap_vld),
    .output_V_address0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_output_V_address0),
    .output_V_ce0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_output_V_ce0),
    .output_V_q0(output_V_q0)
);

CnnKernel_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U205(
    .din0(mul_ln166_fu_1174_p0),
    .din1(mul_ln166_fu_1174_p1),
    .dout(mul_ln166_fu_1174_p2)
);

CnnKernel_mul_9ns_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_9ns_6ns_14_1_1_U206(
    .din0(mul_ln189_fu_1353_p0),
    .din1(mul_ln189_fu_1353_p1),
    .dout(mul_ln189_fu_1353_p2)
);

CnnKernel_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U207(
    .din0(mul_ln189_1_fu_1397_p0),
    .din1(mul_ln189_1_fu_1397_p1),
    .dout(mul_ln189_1_fu_1397_p2)
);

CnnKernel_urem_7ns_4ns_3_11_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_7ns_4ns_3_11_seq_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1412_ap_start),
    .done(grp_fu_1412_ap_done),
    .din0(select_ln163_1_reg_2227),
    .din1(grp_fu_1412_p1),
    .ce(1'b1),
    .dout(grp_fu_1412_p2)
);

CnnKernel_mul_mul_9ns_16ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_9ns_16ns_24_4_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2034_p0),
    .din1(grp_fu_2034_p1),
    .ce(1'b1),
    .dout(grp_fu_2034_p2)
);

CnnKernel_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2042_p0),
    .din1(hh_fu_376),
    .din2(grp_fu_2042_p2),
    .din3(grp_fu_2042_p3),
    .ce(1'b1),
    .dout(grp_fu_2042_p4)
);

CnnKernel_mul_mul_16s_5ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 18 ))
mul_mul_16s_5ns_18_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln189_fu_1423_p2),
    .din1(grp_fu_2051_p1),
    .ce(1'b1),
    .dout(grp_fu_2051_p2)
);

CnnKernel_mul_mul_14ns_5ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 18 ))
mul_mul_14ns_5ns_18_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2057_p0),
    .din1(grp_fu_2057_p1),
    .ce(1'b1),
    .dout(grp_fu_2057_p2)
);

CnnKernel_mul_mul_9ns_14ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
mul_mul_9ns_14ns_22_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2063_p0),
    .din1(grp_fu_2063_p1),
    .ce(1'b1),
    .dout(grp_fu_2063_p2)
);

CnnKernel_mul_mul_9ns_14ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
mul_mul_9ns_14ns_22_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2070_p0),
    .din1(grp_fu_2070_p1),
    .ce(1'b1),
    .dout(grp_fu_2070_p2)
);

CnnKernel_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_din0),
    .din1(grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_din1),
    .ce(grp_fu_2589_ce),
    .dout(grp_fu_2589_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state155)) begin
            grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg <= 1'b0;
    end else begin
        if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state246))) begin
            grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state159)) begin
            grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state163)) begin
            grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state161)) begin
            grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln42_fu_1541_p2 == 1'd0))) begin
            grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg <= 1'b1;
        end else if ((grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_ready == 1'b1)) begin
            grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state174) & (icmp_ln211_fu_1971_p2 == 1'd0))) begin
        h_2_reg_579 <= add_ln204_fu_2007_p2;
    end else if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln42_fu_1541_p2 == 1'd1))) begin
        h_2_reg_579 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & ((icmp_ln171_reg_2312 == 1'd1) | (icmp_ln171_1_fu_1508_p2 == 1'd1)))) begin
        h_reg_524 <= add_ln164_fu_1523_p2;
    end else if (((icmp_ln36_fu_988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        h_reg_524 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln122_fu_897_p2 == 1'd1))) begin
        hh_fu_376 <= 8'd0;
    end else if (((icmp_ln36_fu_988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        hh_fu_376 <= add_ln33_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state174) & (icmp_ln211_fu_1971_p2 == 1'd0))) begin
        i_1_reg_556 <= select_ln203_1_reg_2497;
    end else if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln42_fu_1541_p2 == 1'd1))) begin
        i_1_reg_556 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln163_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        i_reg_544 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state164) & (grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_done == 1'b1))) begin
        i_reg_544 <= add_ln42_reg_2430;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        idx_1_reg_535 <= zext_ln171_fu_1501_p1;
    end else if (((1'b1 == ap_CS_fsm_state156) & (grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_done == 1'b1))) begin
        idx_1_reg_535 <= add_ln171_1_reg_2402;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state173)) begin
        idx_3_reg_590 <= zext_ln211_fu_1949_p1;
    end else if (((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state316))) begin
        idx_3_reg_590 <= add_ln211_1_reg_2562;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        idx_fu_364 <= 15'd0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln122_fu_897_p2 == 1'd0))) begin
        idx_fu_364 <= add_ln122_fu_903_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        indvar1_reg_451 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state168) & (icmp_ln203_fu_1631_p2 == 1'd1))) begin
        indvar1_reg_451 <= add_ln36_2_reg_2183;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state174) & (icmp_ln211_fu_1971_p2 == 1'd0))) begin
        indvar_flatten176_reg_568 <= add_ln203_1_reg_2469;
    end else if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln42_fu_1541_p2 == 1'd1))) begin
        indvar_flatten176_reg_568 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & ((icmp_ln171_reg_2312 == 1'd1) | (icmp_ln171_1_fu_1508_p2 == 1'd1)))) begin
        indvar_flatten_reg_484 <= add_ln163_2_reg_2217;
    end else if (((icmp_ln36_fu_988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        indvar_flatten_reg_484 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln122_fu_897_p2 == 1'd1))) begin
        indvar_fu_384 <= 2'd0;
    end else if (((icmp_ln36_fu_988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        indvar_fu_384 <= add_ln33_2_reg_2160;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln122_fu_897_p2 == 1'd1))) begin
        indvars_iv469_fu_380 <= 16'd115;
    end else if (((icmp_ln36_fu_988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        indvars_iv469_fu_380 <= add_ln33_1_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        indvars_iv471_reg_462 <= trunc_ln33_fu_966_p1;
    end else if (((1'b1 == ap_CS_fsm_state168) & (icmp_ln203_fu_1631_p2 == 1'd1))) begin
        indvars_iv471_reg_462 <= add_ln36_1_fu_1663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & ((icmp_ln171_reg_2312 == 1'd1) | (icmp_ln171_1_fu_1508_p2 == 1'd1)))) begin
        indvars_iv473_reg_495 <= select_ln163_3_reg_2244;
    end else if (((icmp_ln36_fu_988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        indvars_iv473_reg_495 <= zext_ln36_1_fu_1004_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & ((icmp_ln171_reg_2312 == 1'd1) | (icmp_ln171_1_fu_1508_p2 == 1'd1)))) begin
        indvars_iv475_reg_515 <= add_ln164_1_fu_1528_p2;
    end else if (((icmp_ln36_fu_988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        indvars_iv475_reg_515 <= zext_ln36_1_fu_1004_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & ((icmp_ln171_reg_2312 == 1'd1) | (icmp_ln171_1_fu_1508_p2 == 1'd1)))) begin
        j_reg_504 <= select_ln163_2_reg_2235;
    end else if (((icmp_ln36_fu_988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        j_reg_504 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln122_fu_897_p2 == 1'd1))) begin
        phi_mul_fu_372 <= 15'd0;
    end else if (((icmp_ln36_fu_988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        phi_mul_fu_372 <= add_ln33_3_reg_2152;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        ww_reg_472 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state168) & (icmp_ln203_fu_1631_p2 == 1'd1))) begin
        ww_reg_472 <= add_ln36_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        add_ln163_2_reg_2217 <= add_ln163_2_fu_1099_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        add_ln166_10_reg_2286 <= grp_fu_2042_p4;
        mul_ln163_reg_2270 <= grp_fu_2034_p2;
        trunc_ln166_1_reg_2280 <= {{add_ln166_9_fu_1221_p2[24:6]}};
        trunc_ln4_reg_2275 <= {{add_ln166_7_fu_1197_p2[23:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        add_ln166_2_reg_2296 <= add_ln166_2_fu_1273_p2;
        add_ln166_6_reg_2301 <= add_ln166_6_fu_1281_p2;
        icmp_ln171_reg_2312 <= icmp_ln171_fu_1312_p2;
        start_reg_2307 <= {{add_ln166_6_fu_1281_p2[23:6]}};
        sub_ln171_reg_2291 <= sub_ln171_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        add_ln167_reg_2336 <= add_ln167_fu_1372_p2;
        mul_ln189_reg_2321 <= mul_ln189_fu_1353_p2;
        sext_ln189_reg_2316[15 : 3] <= sext_ln189_fu_1349_p1[15 : 3];
        zext_ln166_5_reg_2331[17 : 0] <= zext_ln166_5_fu_1368_p1[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state153) & (icmp_ln171_1_fu_1508_p2 == 1'd0))) begin
        add_ln171_1_reg_2402 <= add_ln171_1_fu_1517_p2;
        empty_142_reg_2396 <= empty_142_fu_1513_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        add_ln203_1_reg_2469 <= add_ln203_1_fu_1637_p2;
        trunc_ln206_1_reg_2461[5 : 0] <= trunc_ln206_1_fu_1624_p3[5 : 0];
trunc_ln206_1_reg_2461[21 : 7] <= trunc_ln206_1_fu_1624_p3[21 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        add_ln206_1_reg_2509 <= add_ln206_1_fu_1754_p2;
        tmp_30_reg_2518 <= add_ln206_1_fu_1754_p2[32'd22];
        trunc_ln208_2_reg_2523 <= {{add_ln206_1_fu_1754_p2[22:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state173)) begin
        add_ln207_reg_2533 <= add_ln207_fu_1845_p2;
        sub_ln225_1_reg_2528[19 : 3] <= sub_ln225_1_fu_1839_p2[19 : 3];
        zext_ln211_2_reg_2543[32 : 0] <= zext_ln211_2_fu_1967_p1[32 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state174) & (icmp_ln211_fu_1971_p2 == 1'd1))) begin
        add_ln211_1_reg_2562 <= add_ln211_1_fu_2001_p2;
        empty_144_reg_2556 <= empty_144_fu_1997_p1;
        trunc_ln2_reg_2551 <= {{add_ln218_fu_1982_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        add_ln33_2_reg_2160 <= add_ln33_2_fu_960_p2;
        add_ln33_3_reg_2152 <= add_ln33_3_fu_948_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        add_ln36_2_reg_2183 <= add_ln36_2_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        add_ln42_reg_2430 <= add_ln42_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        data_V_1_reg_2417 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state245)) begin
        data_V_2_reg_2579 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        data_V_reg_2142 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state175)) begin
        gmem_addr_2_reg_2572 <= sext_ln218_fu_2012_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state168) & (icmp_ln203_fu_1631_p2 == 1'd0))) begin
        icmp_ln204_reg_2474 <= icmp_ln204_fu_1643_p2;
        select_ln203_reg_2480 <= select_ln203_fu_1649_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        idx_2_reg_2106 <= idx_fu_364;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        mul_ln166_reg_2264 <= mul_ln166_fu_1174_p2;
        zext_ln164_1_reg_2259[6 : 0] <= zext_ln164_1_fu_1171_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        mul_ln171_reg_2388 <= grp_fu_2057_p2;
        mul_ln189_2_reg_2383 <= grp_fu_2051_p2;
        trunc_ln189_reg_2378 <= trunc_ln189_fu_1504_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        p_cast9_cast_reg_2170[14 : 0] <= p_cast9_cast_fu_970_p1[14 : 0];
        zext_ln36_reg_2175[5 : 0] <= zext_ln36_fu_984_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln163_fu_1093_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        select_ln163_1_reg_2227 <= select_ln163_1_fu_1131_p3;
        select_ln163_2_reg_2235 <= select_ln163_2_fu_1139_p3;
        select_ln163_3_reg_2244 <= select_ln163_3_fu_1147_p3;
        select_ln163_reg_2222 <= select_ln163_fu_1123_p3;
        trunc_ln166_2_reg_2249 <= {{select_ln163_fu_1123_p3[23:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        select_ln203_1_reg_2497 <= select_ln203_1_fu_1675_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        sext_ln166_1_reg_2209 <= sext_ln166_1_fu_1059_p1;
        sext_ln166_reg_2204 <= sext_ln166_fu_1055_p1;
        trunc_ln36_reg_2188 <= trunc_ln36_fu_1000_p1;
        zext_ln36_2_reg_2199[7 : 0] <= zext_ln36_2_fu_1008_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        sub_ln189_1_reg_2358[17 : 3] <= sub_ln189_1_fu_1456_p2[17 : 3];
        sub_ln189_2_reg_2368[17 : 3] <= sub_ln189_2_fu_1495_p2[17 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state163)) begin
        sub_ln85_reg_2451[15 : 3] <= sub_ln85_fu_1604_p2[15 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln42_fu_1541_p2 == 1'd1))) begin
        tmp_15_cast_reg_2440[5 : 0] <= tmp_15_cast_fu_1563_p1[5 : 0];
        tmp_15_reg_2435 <= {{ww_reg_472[6:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state159)) begin
        tmp_18_cast_reg_2446[15 : 8] <= tmp_18_cast_fu_1571_p3[15 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        tmp_20_reg_2422[31 : 6] <= tmp_20_fu_1533_p3[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state83))) begin
        tmp_27_reg_2347 <= {{mul_ln189_1_fu_1397_p2[14:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state246)) begin
        tmp_29_reg_2584[31 : 6] <= tmp_29_fu_2022_p3[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        tmp_reg_2147[20 : 6] <= tmp_fu_934_p3[20 : 6];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        C_V_address0 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        C_V_address0 = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        C_V_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        C_V_address0 = grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_address0;
    end else begin
        C_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        C_V_address1 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        C_V_address1 = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        C_V_address1 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_address1;
    end else begin
        C_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        C_V_ce0 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        C_V_ce0 = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        C_V_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        C_V_ce0 = grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_ce0;
    end else begin
        C_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        C_V_ce1 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_C_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        C_V_ce1 = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        C_V_ce1 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_ce1;
    end else begin
        C_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state162)) begin
        C_V_d0 = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        C_V_d0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        C_V_d0 = grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_d0;
    end else begin
        C_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state162)) begin
        C_V_we0 = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_C_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        C_V_we0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_C_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        C_V_we0 = grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_C_V_we0;
    end else begin
        C_V_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state154_blk = 1'b1;
    end else begin
        ap_ST_fsm_state154_blk = 1'b0;
    end
end

assign ap_ST_fsm_state155_blk = 1'b0;

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_done == 1'b0)) begin
        ap_ST_fsm_state156_blk = 1'b1;
    end else begin
        ap_ST_fsm_state156_blk = 1'b0;
    end
end

assign ap_ST_fsm_state157_blk = 1'b0;

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_done == 1'b0)) begin
        ap_ST_fsm_state158_blk = 1'b1;
    end else begin
        ap_ST_fsm_state158_blk = 1'b0;
    end
end

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_done == 1'b0)) begin
        ap_ST_fsm_state160_blk = 1'b1;
    end else begin
        ap_ST_fsm_state160_blk = 1'b0;
    end
end

assign ap_ST_fsm_state161_blk = 1'b0;

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_done == 1'b0)) begin
        ap_ST_fsm_state162_blk = 1'b1;
    end else begin
        ap_ST_fsm_state162_blk = 1'b0;
    end
end

assign ap_ST_fsm_state163_blk = 1'b0;

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_done == 1'b0)) begin
        ap_ST_fsm_state164_blk = 1'b1;
    end else begin
        ap_ST_fsm_state164_blk = 1'b0;
    end
end

assign ap_ST_fsm_state165_blk = 1'b0;

assign ap_ST_fsm_state166_blk = 1'b0;

assign ap_ST_fsm_state167_blk = 1'b0;

assign ap_ST_fsm_state168_blk = 1'b0;

assign ap_ST_fsm_state169_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state170_blk = 1'b0;

assign ap_ST_fsm_state171_blk = 1'b0;

assign ap_ST_fsm_state172_blk = 1'b0;

assign ap_ST_fsm_state173_blk = 1'b0;

assign ap_ST_fsm_state174_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state175_blk = 1'b1;
    end else begin
        ap_ST_fsm_state175_blk = 1'b0;
    end
end

assign ap_ST_fsm_state176_blk = 1'b0;

assign ap_ST_fsm_state177_blk = 1'b0;

assign ap_ST_fsm_state178_blk = 1'b0;

assign ap_ST_fsm_state179_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state180_blk = 1'b0;

assign ap_ST_fsm_state181_blk = 1'b0;

assign ap_ST_fsm_state182_blk = 1'b0;

assign ap_ST_fsm_state183_blk = 1'b0;

assign ap_ST_fsm_state184_blk = 1'b0;

assign ap_ST_fsm_state185_blk = 1'b0;

assign ap_ST_fsm_state186_blk = 1'b0;

assign ap_ST_fsm_state187_blk = 1'b0;

assign ap_ST_fsm_state188_blk = 1'b0;

assign ap_ST_fsm_state189_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state190_blk = 1'b0;

assign ap_ST_fsm_state191_blk = 1'b0;

assign ap_ST_fsm_state192_blk = 1'b0;

assign ap_ST_fsm_state193_blk = 1'b0;

assign ap_ST_fsm_state194_blk = 1'b0;

assign ap_ST_fsm_state195_blk = 1'b0;

assign ap_ST_fsm_state196_blk = 1'b0;

assign ap_ST_fsm_state197_blk = 1'b0;

assign ap_ST_fsm_state198_blk = 1'b0;

assign ap_ST_fsm_state199_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state200_blk = 1'b0;

assign ap_ST_fsm_state201_blk = 1'b0;

assign ap_ST_fsm_state202_blk = 1'b0;

assign ap_ST_fsm_state203_blk = 1'b0;

assign ap_ST_fsm_state204_blk = 1'b0;

assign ap_ST_fsm_state205_blk = 1'b0;

assign ap_ST_fsm_state206_blk = 1'b0;

assign ap_ST_fsm_state207_blk = 1'b0;

assign ap_ST_fsm_state208_blk = 1'b0;

assign ap_ST_fsm_state209_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state210_blk = 1'b0;

assign ap_ST_fsm_state211_blk = 1'b0;

assign ap_ST_fsm_state212_blk = 1'b0;

assign ap_ST_fsm_state213_blk = 1'b0;

assign ap_ST_fsm_state214_blk = 1'b0;

assign ap_ST_fsm_state215_blk = 1'b0;

assign ap_ST_fsm_state216_blk = 1'b0;

assign ap_ST_fsm_state217_blk = 1'b0;

assign ap_ST_fsm_state218_blk = 1'b0;

assign ap_ST_fsm_state219_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state220_blk = 1'b0;

assign ap_ST_fsm_state221_blk = 1'b0;

assign ap_ST_fsm_state222_blk = 1'b0;

assign ap_ST_fsm_state223_blk = 1'b0;

assign ap_ST_fsm_state224_blk = 1'b0;

assign ap_ST_fsm_state225_blk = 1'b0;

assign ap_ST_fsm_state226_blk = 1'b0;

assign ap_ST_fsm_state227_blk = 1'b0;

assign ap_ST_fsm_state228_blk = 1'b0;

assign ap_ST_fsm_state229_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state230_blk = 1'b0;

assign ap_ST_fsm_state231_blk = 1'b0;

assign ap_ST_fsm_state232_blk = 1'b0;

assign ap_ST_fsm_state233_blk = 1'b0;

assign ap_ST_fsm_state234_blk = 1'b0;

assign ap_ST_fsm_state235_blk = 1'b0;

assign ap_ST_fsm_state236_blk = 1'b0;

assign ap_ST_fsm_state237_blk = 1'b0;

assign ap_ST_fsm_state238_blk = 1'b0;

assign ap_ST_fsm_state239_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state240_blk = 1'b0;

assign ap_ST_fsm_state241_blk = 1'b0;

assign ap_ST_fsm_state242_blk = 1'b0;

assign ap_ST_fsm_state243_blk = 1'b0;

assign ap_ST_fsm_state244_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state245_blk = 1'b1;
    end else begin
        ap_ST_fsm_state245_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state246_blk = 1'b1;
    end else begin
        ap_ST_fsm_state246_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_done == 1'b0)) begin
        ap_ST_fsm_state247_blk = 1'b1;
    end else begin
        ap_ST_fsm_state247_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state248_blk = 1'b1;
    end else begin
        ap_ST_fsm_state248_blk = 1'b0;
    end
end

assign ap_ST_fsm_state249_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state250_blk = 1'b0;

assign ap_ST_fsm_state251_blk = 1'b0;

assign ap_ST_fsm_state252_blk = 1'b0;

assign ap_ST_fsm_state253_blk = 1'b0;

assign ap_ST_fsm_state254_blk = 1'b0;

assign ap_ST_fsm_state255_blk = 1'b0;

assign ap_ST_fsm_state256_blk = 1'b0;

assign ap_ST_fsm_state257_blk = 1'b0;

assign ap_ST_fsm_state258_blk = 1'b0;

assign ap_ST_fsm_state259_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state260_blk = 1'b0;

assign ap_ST_fsm_state261_blk = 1'b0;

assign ap_ST_fsm_state262_blk = 1'b0;

assign ap_ST_fsm_state263_blk = 1'b0;

assign ap_ST_fsm_state264_blk = 1'b0;

assign ap_ST_fsm_state265_blk = 1'b0;

assign ap_ST_fsm_state266_blk = 1'b0;

assign ap_ST_fsm_state267_blk = 1'b0;

assign ap_ST_fsm_state268_blk = 1'b0;

assign ap_ST_fsm_state269_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state270_blk = 1'b0;

assign ap_ST_fsm_state271_blk = 1'b0;

assign ap_ST_fsm_state272_blk = 1'b0;

assign ap_ST_fsm_state273_blk = 1'b0;

assign ap_ST_fsm_state274_blk = 1'b0;

assign ap_ST_fsm_state275_blk = 1'b0;

assign ap_ST_fsm_state276_blk = 1'b0;

assign ap_ST_fsm_state277_blk = 1'b0;

assign ap_ST_fsm_state278_blk = 1'b0;

assign ap_ST_fsm_state279_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state280_blk = 1'b0;

assign ap_ST_fsm_state281_blk = 1'b0;

assign ap_ST_fsm_state282_blk = 1'b0;

assign ap_ST_fsm_state283_blk = 1'b0;

assign ap_ST_fsm_state284_blk = 1'b0;

assign ap_ST_fsm_state285_blk = 1'b0;

assign ap_ST_fsm_state286_blk = 1'b0;

assign ap_ST_fsm_state287_blk = 1'b0;

assign ap_ST_fsm_state288_blk = 1'b0;

assign ap_ST_fsm_state289_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state290_blk = 1'b0;

assign ap_ST_fsm_state291_blk = 1'b0;

assign ap_ST_fsm_state292_blk = 1'b0;

assign ap_ST_fsm_state293_blk = 1'b0;

assign ap_ST_fsm_state294_blk = 1'b0;

assign ap_ST_fsm_state295_blk = 1'b0;

assign ap_ST_fsm_state296_blk = 1'b0;

assign ap_ST_fsm_state297_blk = 1'b0;

assign ap_ST_fsm_state298_blk = 1'b0;

assign ap_ST_fsm_state299_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state300_blk = 1'b0;

assign ap_ST_fsm_state301_blk = 1'b0;

assign ap_ST_fsm_state302_blk = 1'b0;

assign ap_ST_fsm_state303_blk = 1'b0;

assign ap_ST_fsm_state304_blk = 1'b0;

assign ap_ST_fsm_state305_blk = 1'b0;

assign ap_ST_fsm_state306_blk = 1'b0;

assign ap_ST_fsm_state307_blk = 1'b0;

assign ap_ST_fsm_state308_blk = 1'b0;

assign ap_ST_fsm_state309_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state310_blk = 1'b0;

assign ap_ST_fsm_state311_blk = 1'b0;

assign ap_ST_fsm_state312_blk = 1'b0;

assign ap_ST_fsm_state313_blk = 1'b0;

assign ap_ST_fsm_state314_blk = 1'b0;

assign ap_ST_fsm_state315_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state316_blk = 1'b1;
    end else begin
        ap_ST_fsm_state316_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state83_io)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln33_fu_954_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_fu_954_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state175) | ((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state83)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state246)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state316)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state245) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state248)) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        grp_fu_1412_ap_start = 1'b1;
    end else begin
        grp_fu_1412_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state155))) begin
        grp_fu_2589_ce = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_grp_fu_2589_p_ce;
    end else begin
        grp_fu_2589_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_address0;
    end else begin
        input_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_ce0;
    end else begin
        input_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_0_we0;
    end else begin
        input_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_address0;
    end else begin
        input_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_ce0;
    end else begin
        input_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_1_we0;
    end else begin
        input_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_address0;
    end else begin
        input_V_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_ce0;
    end else begin
        input_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_2_we0;
    end else begin
        input_V_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_address0;
    end else begin
        input_V_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_ce0;
    end else begin
        input_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_3_we0;
    end else begin
        input_V_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_address0;
    end else begin
        input_V_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_0_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_0_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_ce0;
    end else begin
        input_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_0_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_0_4_we0;
    end else begin
        input_V_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_address0;
    end else begin
        input_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_ce0;
    end else begin
        input_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_0_we0;
    end else begin
        input_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_address0;
    end else begin
        input_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_ce0;
    end else begin
        input_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_1_we0;
    end else begin
        input_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_address0;
    end else begin
        input_V_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_ce0;
    end else begin
        input_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_2_we0;
    end else begin
        input_V_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_address0;
    end else begin
        input_V_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_ce0;
    end else begin
        input_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_3_we0;
    end else begin
        input_V_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_address0;
    end else begin
        input_V_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_1_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_1_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_ce0;
    end else begin
        input_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_1_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_1_4_we0;
    end else begin
        input_V_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_address0;
    end else begin
        input_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_ce0;
    end else begin
        input_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_0_we0;
    end else begin
        input_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_address0;
    end else begin
        input_V_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_ce0;
    end else begin
        input_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_1_we0;
    end else begin
        input_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_address0;
    end else begin
        input_V_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_ce0;
    end else begin
        input_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_2_we0;
    end else begin
        input_V_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_address0;
    end else begin
        input_V_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_ce0;
    end else begin
        input_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_3_we0;
    end else begin
        input_V_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_address0;
    end else begin
        input_V_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_2_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_ce0;
    end else begin
        input_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_2_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_2_4_we0;
    end else begin
        input_V_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_address0;
    end else begin
        input_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_ce0;
    end else begin
        input_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_0_we0;
    end else begin
        input_V_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_address0;
    end else begin
        input_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_ce0;
    end else begin
        input_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_1_we0;
    end else begin
        input_V_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_address0;
    end else begin
        input_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_ce0;
    end else begin
        input_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_2_we0;
    end else begin
        input_V_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_address0;
    end else begin
        input_V_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_ce0;
    end else begin
        input_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_3_we0;
    end else begin
        input_V_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_address0;
    end else begin
        input_V_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_3_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_3_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_ce0;
    end else begin
        input_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_3_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_3_4_we0;
    end else begin
        input_V_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_address0;
    end else begin
        input_V_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_ce0;
    end else begin
        input_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_0_we0;
    end else begin
        input_V_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_address0;
    end else begin
        input_V_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_ce0;
    end else begin
        input_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_1_we0;
    end else begin
        input_V_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_address0;
    end else begin
        input_V_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_ce0;
    end else begin
        input_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_2_we0;
    end else begin
        input_V_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_address0;
    end else begin
        input_V_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_ce0;
    end else begin
        input_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_3_we0;
    end else begin
        input_V_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_address0;
    end else begin
        input_V_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        input_V_4_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_input_V_4_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_ce0;
    end else begin
        input_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        input_V_4_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_input_V_4_4_we0;
    end else begin
        input_V_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state175))) begin
        m_axi_gmem_ARADDR = sext_ln218_fu_2012_p1;
    end else if (((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state83) & (1'b0 == ap_block_state83_io))) begin
        m_axi_gmem_ARADDR = sext_ln171_fu_1386_p1;
    end else if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARADDR = sext_ln122_fu_878_p1;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state175))) begin
        m_axi_gmem_ARLEN = 32'd1;
    end else if (((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state83) & (1'b0 == ap_block_state83_io))) begin
        m_axi_gmem_ARLEN = sext_ln166_3_fu_1359_p1;
    end else if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARLEN = 32'd25600;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state83) & (1'b0 == ap_block_state83_io)) | ((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state175)) | (~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state246))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state316))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state245)) | ((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state154)) | ((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state248))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state247)) begin
        output_V_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state164)) begin
        output_V_address0 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_address0;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state247)) begin
        output_V_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state164)) begin
        output_V_ce0 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_ce0;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        output_V_we0 = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_output_V_we0;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_address0;
    end else begin
        weight_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_ce0;
    end else begin
        weight_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_0_we0;
    end else begin
        weight_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_address0;
    end else begin
        weight_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_ce0;
    end else begin
        weight_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_1_we0;
    end else begin
        weight_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_address0;
    end else begin
        weight_V_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_ce0;
    end else begin
        weight_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_2_we0;
    end else begin
        weight_V_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_address0;
    end else begin
        weight_V_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_ce0;
    end else begin
        weight_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_3_we0;
    end else begin
        weight_V_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_address0;
    end else begin
        weight_V_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_0_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_0_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_ce0;
    end else begin
        weight_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_0_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_0_4_we0;
    end else begin
        weight_V_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_address0;
    end else begin
        weight_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_ce0;
    end else begin
        weight_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_0_we0;
    end else begin
        weight_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_address0;
    end else begin
        weight_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_ce0;
    end else begin
        weight_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_1_we0;
    end else begin
        weight_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_address0;
    end else begin
        weight_V_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_ce0;
    end else begin
        weight_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_2_we0;
    end else begin
        weight_V_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_address0;
    end else begin
        weight_V_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_ce0;
    end else begin
        weight_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_3_we0;
    end else begin
        weight_V_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_address0;
    end else begin
        weight_V_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_1_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_1_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_ce0;
    end else begin
        weight_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_1_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_1_4_we0;
    end else begin
        weight_V_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_address0;
    end else begin
        weight_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_ce0;
    end else begin
        weight_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_0_we0;
    end else begin
        weight_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_address0;
    end else begin
        weight_V_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_ce0;
    end else begin
        weight_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_1_we0;
    end else begin
        weight_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_address0;
    end else begin
        weight_V_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_ce0;
    end else begin
        weight_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_2_we0;
    end else begin
        weight_V_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_address0;
    end else begin
        weight_V_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_ce0;
    end else begin
        weight_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_3_we0;
    end else begin
        weight_V_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_address0;
    end else begin
        weight_V_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_2_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_ce0;
    end else begin
        weight_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_2_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_2_4_we0;
    end else begin
        weight_V_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_address0;
    end else begin
        weight_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_ce0;
    end else begin
        weight_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_0_we0;
    end else begin
        weight_V_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_address0;
    end else begin
        weight_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_ce0;
    end else begin
        weight_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_1_we0;
    end else begin
        weight_V_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_address0;
    end else begin
        weight_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_ce0;
    end else begin
        weight_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_2_we0;
    end else begin
        weight_V_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_address0;
    end else begin
        weight_V_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_ce0;
    end else begin
        weight_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_3_we0;
    end else begin
        weight_V_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_address0;
    end else begin
        weight_V_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_3_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_3_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_ce0;
    end else begin
        weight_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_3_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_3_4_we0;
    end else begin
        weight_V_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_0_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_0_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_address0;
    end else begin
        weight_V_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_0_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_0_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_ce0;
    end else begin
        weight_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_0_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_0_we0;
    end else begin
        weight_V_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_1_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_1_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_address0;
    end else begin
        weight_V_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_1_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_1_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_ce0;
    end else begin
        weight_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_1_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_1_we0;
    end else begin
        weight_V_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_2_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_2_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_address0;
    end else begin
        weight_V_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_2_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_2_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_ce0;
    end else begin
        weight_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_2_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_2_we0;
    end else begin
        weight_V_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_3_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_3_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_address0;
    end else begin
        weight_V_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_3_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_3_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_ce0;
    end else begin
        weight_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_3_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_3_we0;
    end else begin
        weight_V_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_4_address0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_4_address0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_address0;
    end else begin
        weight_V_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        weight_V_4_4_ce0 = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_weight_V_4_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_4_ce0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_ce0;
    end else begin
        weight_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        weight_V_4_4_we0 = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_weight_V_4_4_we0;
    end else begin
        weight_V_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln122_fu_897_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((icmp_ln33_fu_954_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((icmp_ln36_fu_988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((icmp_ln163_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((icmp_ln171_reg_2312 == 1'd1) & (1'b1 == ap_CS_fsm_state83) & (1'b0 == ap_block_state83_io))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else if (((icmp_ln171_reg_2312 == 1'd0) & (1'b1 == ap_CS_fsm_state83) & (1'b0 == ap_block_state83_io))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            if (((1'b1 == ap_CS_fsm_state153) & ((icmp_ln171_reg_2312 == 1'd1) | (icmp_ln171_1_fu_1508_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state154 : begin
            if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state154))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            if (((1'b1 == ap_CS_fsm_state156) & (grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end
        end
        ap_ST_fsm_state157 : begin
            if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln42_fu_1541_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state165;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end
        end
        ap_ST_fsm_state158 : begin
            if (((1'b1 == ap_CS_fsm_state158) & (grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state159;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            if (((1'b1 == ap_CS_fsm_state160) & (grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            if (((1'b1 == ap_CS_fsm_state162) & (grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            if (((1'b1 == ap_CS_fsm_state164) & (grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state164;
            end
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            if (((1'b1 == ap_CS_fsm_state168) & (icmp_ln203_fu_1631_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state169;
            end
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            if (((1'b1 == ap_CS_fsm_state174) & (icmp_ln211_fu_1971_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state165;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state175;
            end
        end
        ap_ST_fsm_state175 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state175))) begin
                ap_NS_fsm = ap_ST_fsm_state176;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state175;
            end
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            ap_NS_fsm = ap_ST_fsm_state234;
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            ap_NS_fsm = ap_ST_fsm_state240;
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            ap_NS_fsm = ap_ST_fsm_state245;
        end
        ap_ST_fsm_state245 : begin
            if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state245))) begin
                ap_NS_fsm = ap_ST_fsm_state246;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state245;
            end
        end
        ap_ST_fsm_state246 : begin
            if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state246))) begin
                ap_NS_fsm = ap_ST_fsm_state247;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state246;
            end
        end
        ap_ST_fsm_state247 : begin
            if (((1'b1 == ap_CS_fsm_state247) & (grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state248;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state247;
            end
        end
        ap_ST_fsm_state248 : begin
            if (((m_axi_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state248))) begin
                ap_NS_fsm = ap_ST_fsm_state249;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state248;
            end
        end
        ap_ST_fsm_state249 : begin
            ap_NS_fsm = ap_ST_fsm_state250;
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            ap_NS_fsm = ap_ST_fsm_state252;
        end
        ap_ST_fsm_state252 : begin
            ap_NS_fsm = ap_ST_fsm_state253;
        end
        ap_ST_fsm_state253 : begin
            ap_NS_fsm = ap_ST_fsm_state254;
        end
        ap_ST_fsm_state254 : begin
            ap_NS_fsm = ap_ST_fsm_state255;
        end
        ap_ST_fsm_state255 : begin
            ap_NS_fsm = ap_ST_fsm_state256;
        end
        ap_ST_fsm_state256 : begin
            ap_NS_fsm = ap_ST_fsm_state257;
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state258;
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            ap_NS_fsm = ap_ST_fsm_state261;
        end
        ap_ST_fsm_state261 : begin
            ap_NS_fsm = ap_ST_fsm_state262;
        end
        ap_ST_fsm_state262 : begin
            ap_NS_fsm = ap_ST_fsm_state263;
        end
        ap_ST_fsm_state263 : begin
            ap_NS_fsm = ap_ST_fsm_state264;
        end
        ap_ST_fsm_state264 : begin
            ap_NS_fsm = ap_ST_fsm_state265;
        end
        ap_ST_fsm_state265 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state266 : begin
            ap_NS_fsm = ap_ST_fsm_state267;
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state268;
        end
        ap_ST_fsm_state268 : begin
            ap_NS_fsm = ap_ST_fsm_state269;
        end
        ap_ST_fsm_state269 : begin
            ap_NS_fsm = ap_ST_fsm_state270;
        end
        ap_ST_fsm_state270 : begin
            ap_NS_fsm = ap_ST_fsm_state271;
        end
        ap_ST_fsm_state271 : begin
            ap_NS_fsm = ap_ST_fsm_state272;
        end
        ap_ST_fsm_state272 : begin
            ap_NS_fsm = ap_ST_fsm_state273;
        end
        ap_ST_fsm_state273 : begin
            ap_NS_fsm = ap_ST_fsm_state274;
        end
        ap_ST_fsm_state274 : begin
            ap_NS_fsm = ap_ST_fsm_state275;
        end
        ap_ST_fsm_state275 : begin
            ap_NS_fsm = ap_ST_fsm_state276;
        end
        ap_ST_fsm_state276 : begin
            ap_NS_fsm = ap_ST_fsm_state277;
        end
        ap_ST_fsm_state277 : begin
            ap_NS_fsm = ap_ST_fsm_state278;
        end
        ap_ST_fsm_state278 : begin
            ap_NS_fsm = ap_ST_fsm_state279;
        end
        ap_ST_fsm_state279 : begin
            ap_NS_fsm = ap_ST_fsm_state280;
        end
        ap_ST_fsm_state280 : begin
            ap_NS_fsm = ap_ST_fsm_state281;
        end
        ap_ST_fsm_state281 : begin
            ap_NS_fsm = ap_ST_fsm_state282;
        end
        ap_ST_fsm_state282 : begin
            ap_NS_fsm = ap_ST_fsm_state283;
        end
        ap_ST_fsm_state283 : begin
            ap_NS_fsm = ap_ST_fsm_state284;
        end
        ap_ST_fsm_state284 : begin
            ap_NS_fsm = ap_ST_fsm_state285;
        end
        ap_ST_fsm_state285 : begin
            ap_NS_fsm = ap_ST_fsm_state286;
        end
        ap_ST_fsm_state286 : begin
            ap_NS_fsm = ap_ST_fsm_state287;
        end
        ap_ST_fsm_state287 : begin
            ap_NS_fsm = ap_ST_fsm_state288;
        end
        ap_ST_fsm_state288 : begin
            ap_NS_fsm = ap_ST_fsm_state289;
        end
        ap_ST_fsm_state289 : begin
            ap_NS_fsm = ap_ST_fsm_state290;
        end
        ap_ST_fsm_state290 : begin
            ap_NS_fsm = ap_ST_fsm_state291;
        end
        ap_ST_fsm_state291 : begin
            ap_NS_fsm = ap_ST_fsm_state292;
        end
        ap_ST_fsm_state292 : begin
            ap_NS_fsm = ap_ST_fsm_state293;
        end
        ap_ST_fsm_state293 : begin
            ap_NS_fsm = ap_ST_fsm_state294;
        end
        ap_ST_fsm_state294 : begin
            ap_NS_fsm = ap_ST_fsm_state295;
        end
        ap_ST_fsm_state295 : begin
            ap_NS_fsm = ap_ST_fsm_state296;
        end
        ap_ST_fsm_state296 : begin
            ap_NS_fsm = ap_ST_fsm_state297;
        end
        ap_ST_fsm_state297 : begin
            ap_NS_fsm = ap_ST_fsm_state298;
        end
        ap_ST_fsm_state298 : begin
            ap_NS_fsm = ap_ST_fsm_state299;
        end
        ap_ST_fsm_state299 : begin
            ap_NS_fsm = ap_ST_fsm_state300;
        end
        ap_ST_fsm_state300 : begin
            ap_NS_fsm = ap_ST_fsm_state301;
        end
        ap_ST_fsm_state301 : begin
            ap_NS_fsm = ap_ST_fsm_state302;
        end
        ap_ST_fsm_state302 : begin
            ap_NS_fsm = ap_ST_fsm_state303;
        end
        ap_ST_fsm_state303 : begin
            ap_NS_fsm = ap_ST_fsm_state304;
        end
        ap_ST_fsm_state304 : begin
            ap_NS_fsm = ap_ST_fsm_state305;
        end
        ap_ST_fsm_state305 : begin
            ap_NS_fsm = ap_ST_fsm_state306;
        end
        ap_ST_fsm_state306 : begin
            ap_NS_fsm = ap_ST_fsm_state307;
        end
        ap_ST_fsm_state307 : begin
            ap_NS_fsm = ap_ST_fsm_state308;
        end
        ap_ST_fsm_state308 : begin
            ap_NS_fsm = ap_ST_fsm_state309;
        end
        ap_ST_fsm_state309 : begin
            ap_NS_fsm = ap_ST_fsm_state310;
        end
        ap_ST_fsm_state310 : begin
            ap_NS_fsm = ap_ST_fsm_state311;
        end
        ap_ST_fsm_state311 : begin
            ap_NS_fsm = ap_ST_fsm_state312;
        end
        ap_ST_fsm_state312 : begin
            ap_NS_fsm = ap_ST_fsm_state313;
        end
        ap_ST_fsm_state313 : begin
            ap_NS_fsm = ap_ST_fsm_state314;
        end
        ap_ST_fsm_state314 : begin
            ap_NS_fsm = ap_ST_fsm_state315;
        end
        ap_ST_fsm_state315 : begin
            ap_NS_fsm = ap_ST_fsm_state316;
        end
        ap_ST_fsm_state316 : begin
            if (((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state316))) begin
                ap_NS_fsm = ap_ST_fsm_state174;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state316;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln122_fu_903_p2 = (idx_fu_364 + 15'd1);

assign add_ln163_1_fu_1111_p2 = (indvars_iv473_reg_495 + 24'd51984);

assign add_ln163_2_fu_1099_p2 = (indvar_flatten_reg_484 + 15'd1);

assign add_ln163_fu_1105_p2 = (j_reg_504 + 9'd1);

assign add_ln164_1_fu_1528_p2 = (select_ln163_reg_2222 + 24'd228);

assign add_ln164_fu_1523_p2 = (select_ln163_1_reg_2227 + 7'd1);

assign add_ln166_1_fu_1183_p2 = (mul_ln166_reg_2264 + 15'd115);

assign add_ln166_2_fu_1273_p2 = (zext_ln166_4_fu_1269_p1 + input_g);

assign add_ln166_3_fu_1363_p2 = (trunc_ln166_2_reg_2249 + 18'd1);

assign add_ln166_5_fu_1192_p1 = grp_fu_2034_p2;

assign add_ln166_5_fu_1192_p2 = (zext_ln166_1_fu_1188_p1 + add_ln166_5_fu_1192_p1);

assign add_ln166_6_fu_1281_p2 = (zext_ln166_7_fu_1278_p1 + mul_ln163_reg_2270);

assign add_ln166_7_fu_1197_p2 = ($signed(add_ln166_5_fu_1192_p2) + $signed(sext_ln166_reg_2204));

assign add_ln166_8_fu_1212_p0 = grp_fu_2034_p2;

assign add_ln166_8_fu_1212_p2 = (add_ln166_8_fu_1212_p0 + zext_ln166_fu_1180_p1);

assign add_ln166_9_fu_1221_p2 = ($signed(zext_ln166_2_fu_1217_p1) + $signed(sext_ln166_1_reg_2209));

assign add_ln166_fu_1050_p2 = ($signed(p_cast9_cast_reg_2170) + $signed(sub_ln163_cast_fu_1046_p1));

assign add_ln167_fu_1372_p2 = (add_ln166_6_reg_2301 + 24'd116);

assign add_ln169_fu_1296_p2 = (add_ln166_6_fu_1281_p2 + 24'd115);

assign add_ln171_1_fu_1517_p2 = (idx_1_reg_535 + 64'd1);

assign add_ln171_fu_1243_p2 = (trunc_ln4_reg_2275 + 18'd1);

assign add_ln189_1_fu_1462_p2 = (mul_ln189_reg_2321 + zext_ln189_7_fu_1417_p1);

assign add_ln189_fu_1423_p2 = ($signed(sext_ln189_reg_2316) + $signed(zext_ln189_8_fu_1420_p1));

assign add_ln203_1_fu_1637_p2 = (indvar_flatten176_reg_568 + 14'd1);

assign add_ln203_fu_1669_p2 = (i_1_reg_556 + 9'd1);

assign add_ln204_fu_2007_p2 = (select_ln203_reg_2480 + 6'd1);

assign add_ln206_1_fu_1754_p2 = ($signed(zext_ln203_fu_1708_p1) + $signed(sext_ln206_fu_1750_p1));

assign add_ln206_fu_1715_p2 = (zext_ln204_fu_1712_p1 + zext_ln36_reg_2175);

assign add_ln207_fu_1845_p2 = (add_ln206_1_reg_2509 + 23'd56);

assign add_ln209_fu_1885_p2 = (add_ln206_1_reg_2509 + 23'd55);

assign add_ln211_1_fu_2001_p2 = (idx_3_reg_590 + 64'd1);

assign add_ln211_fu_1961_p2 = (zext_ln211_1_fu_1957_p1 + 33'd1);

assign add_ln218_fu_1982_p2 = (shl_ln218_fu_1976_p2 + output_g);

assign add_ln225_fu_1813_p2 = ($signed(sext_ln206_1_fu_1806_p1) + $signed(zext_ln225_3_fu_1810_p1));

assign add_ln33_1_fu_1069_p2 = (indvars_iv469_fu_380 + 16'd25536);

assign add_ln33_2_fu_960_p2 = (indvar_fu_384 + 2'd1);

assign add_ln33_3_fu_948_p2 = ($signed(phi_mul_fu_372) + $signed(15'd25536));

assign add_ln33_fu_1063_p2 = (hh_fu_376 + 8'd112);

assign add_ln36_1_fu_1663_p2 = (indvars_iv471_reg_462 + 15'd112);

assign add_ln36_2_fu_994_p2 = (indvar1_reg_451 + 2'd1);

assign add_ln36_fu_1657_p2 = (ww_reg_472 + 8'd112);

assign add_ln42_fu_1547_p2 = (i_reg_544 + 9'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd155];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd156];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd157];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd158];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd163];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state168 = ap_CS_fsm[32'd167];

assign ap_CS_fsm_state169 = ap_CS_fsm[32'd168];

assign ap_CS_fsm_state172 = ap_CS_fsm[32'd171];

assign ap_CS_fsm_state173 = ap_CS_fsm[32'd172];

assign ap_CS_fsm_state174 = ap_CS_fsm[32'd173];

assign ap_CS_fsm_state175 = ap_CS_fsm[32'd174];

assign ap_CS_fsm_state245 = ap_CS_fsm[32'd244];

assign ap_CS_fsm_state246 = ap_CS_fsm[32'd245];

assign ap_CS_fsm_state247 = ap_CS_fsm[32'd246];

assign ap_CS_fsm_state248 = ap_CS_fsm[32'd247];

assign ap_CS_fsm_state316 = ap_CS_fsm[32'd315];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

always @ (*) begin
    ap_block_state83_io = ((icmp_ln171_reg_2312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign empty_142_fu_1513_p1 = idx_1_reg_535[25:0];

assign empty_143_fu_1567_p1 = i_reg_544[7:0];

assign empty_144_fu_1997_p1 = idx_3_reg_590[25:0];

assign grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg;

assign grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg;

assign grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg;

assign grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start = grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg;

assign grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start = grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg;

assign grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start = grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg;

assign grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start = grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg;

assign grp_fu_1412_p1 = 7'd5;

assign grp_fu_2034_p0 = grp_fu_2034_p00;

assign grp_fu_2034_p00 = select_ln163_2_reg_2235;

assign grp_fu_2034_p1 = 24'd51984;

assign grp_fu_2042_p0 = grp_fu_2042_p00;

assign grp_fu_2042_p00 = select_ln163_1_reg_2227;

assign grp_fu_2042_p2 = 16'd228;

assign grp_fu_2042_p3 = zext_ln36_2_reg_2199;

assign grp_fu_2051_p1 = 18'd23;

assign grp_fu_2057_p0 = grp_fu_2057_p00;

assign grp_fu_2057_p00 = add_ln189_1_fu_1462_p2;

assign grp_fu_2057_p1 = 18'd23;

assign grp_fu_2063_p0 = grp_fu_2063_p00;

assign grp_fu_2063_p00 = i_1_reg_556;

assign grp_fu_2063_p1 = 22'd12544;

assign grp_fu_2070_p0 = grp_fu_2070_p00;

assign grp_fu_2070_p00 = add_ln203_fu_1669_p2;

assign grp_fu_2070_p1 = 22'd12544;

assign icmp_ln122_fu_897_p2 = ((idx_fu_364 == 15'd25600) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_1093_p2 = ((indvar_flatten_reg_484 == 15'd29696) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_1117_p2 = ((h_reg_524 == 7'd116) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_1508_p2 = ((idx_1_reg_535 == zext_ln166_5_reg_2331) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_1312_p2 = ((start_fu_1286_p4 > trunc_ln6_fu_1302_p4) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_1631_p2 = ((indvar_flatten176_reg_568 == 14'd14336) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_1643_p2 = ((h_2_reg_579 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1971_p2 = (($signed(idx_3_reg_590) < $signed(zext_ln211_2_reg_2543)) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_954_p2 = ((indvar_fu_384 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_988_p2 = ((indvar1_reg_451 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1541_p2 = ((i_reg_544 == 9'd256) ? 1'b1 : 1'b0);

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = gmem_addr_2_reg_2572;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd1;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_WDATA = grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_data_V_6_out;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd18446744073709551615;

assign m_axi_gmem_WUSER = 1'd0;

assign mul_ln166_fu_1174_p0 = mul_ln166_fu_1174_p00;

assign mul_ln166_fu_1174_p00 = select_ln163_1_reg_2227;

assign mul_ln166_fu_1174_p1 = 15'd228;

assign mul_ln189_1_fu_1397_p0 = zext_ln164_1_reg_2259;

assign mul_ln189_1_fu_1397_p1 = 15'd205;

assign mul_ln189_fu_1353_p0 = mul_ln189_fu_1353_p00;

assign mul_ln189_fu_1353_p00 = select_ln163_2_reg_2235;

assign mul_ln189_fu_1353_p1 = 14'd23;

assign p_cast9_cast_fu_970_p1 = phi_mul_fu_372;

assign p_shl1_cast_fu_1448_p3 = {{trunc_ln189_2_fu_1444_p1}, {3'd0}};

assign p_shl2_cast_fu_1475_p3 = {{trunc_ln189_3_fu_1471_p1}, {5'd0}};

assign p_shl4_cast_fu_1823_p3 = {{trunc_ln225_fu_1819_p1}, {6'd0}};

assign p_shl5_cast_fu_1831_p3 = {{add_ln225_fu_1813_p2}, {3'd0}};

assign p_shl_cast_fu_1436_p3 = {{trunc_ln189_1_fu_1432_p1}, {5'd0}};

assign select_ln163_1_fu_1131_p3 = ((icmp_ln164_fu_1117_p2[0:0] == 1'b1) ? 7'd0 : h_reg_524);

assign select_ln163_2_fu_1139_p3 = ((icmp_ln164_fu_1117_p2[0:0] == 1'b1) ? add_ln163_fu_1105_p2 : j_reg_504);

assign select_ln163_3_fu_1147_p3 = ((icmp_ln164_fu_1117_p2[0:0] == 1'b1) ? add_ln163_1_fu_1111_p2 : indvars_iv473_reg_495);

assign select_ln163_fu_1123_p3 = ((icmp_ln164_fu_1117_p2[0:0] == 1'b1) ? add_ln163_1_fu_1111_p2 : indvars_iv475_reg_515);

assign select_ln203_1_fu_1675_p3 = ((icmp_ln204_reg_2474[0:0] == 1'b1) ? add_ln203_fu_1669_p2 : i_1_reg_556);

assign select_ln203_2_fu_1702_p3 = ((icmp_ln204_reg_2474[0:0] == 1'b1) ? trunc_ln206_1_mid1_fu_1695_p3 : trunc_ln206_1_reg_2461);

assign select_ln203_fu_1649_p3 = ((icmp_ln204_fu_1643_p2[0:0] == 1'b1) ? 6'd0 : h_2_reg_579);

assign sext_ln122_fu_878_p1 = $signed(trunc_ln_fu_868_p4);

assign sext_ln166_1_fu_1059_p1 = add_ln166_fu_1050_p2;

assign sext_ln166_2_fu_1236_p1 = trunc_ln166_1_reg_2280;

assign sext_ln166_3_fu_1359_p1 = $signed(sub_ln171_reg_2291);

assign sext_ln166_4_fu_1265_p1 = $signed(tmp_10_fu_1258_p3);

assign sext_ln166_fu_1055_p1 = add_ln166_fu_1050_p2;

assign sext_ln171_fu_1386_p1 = $signed(trunc_ln7_fu_1377_p4);

assign sext_ln189_fu_1349_p1 = $signed(sub_ln189_fu_1343_p2);

assign sext_ln206_1_fu_1806_p1 = $signed(sub_ln225_fu_1800_p2);

assign sext_ln206_fu_1750_p1 = $signed(sub_ln206_fu_1744_p2);

assign sext_ln211_1_fu_1953_p1 = $signed(till_fu_1937_p3);

assign sext_ln211_fu_1945_p1 = $signed(start_2_fu_1878_p3);

assign sext_ln218_fu_2012_p1 = $signed(trunc_ln2_reg_2551);

assign shl_ln163_1_fu_1028_p3 = {{trunc_ln163_fu_1012_p1}, {4'd0}};

assign shl_ln1_fu_1720_p3 = {{add_ln206_fu_1715_p2}, {7'd0}};

assign shl_ln206_1_fu_1732_p3 = {{add_ln206_fu_1715_p2}, {4'd0}};

assign shl_ln218_fu_1976_p2 = idx_3_reg_590 << 64'd6;

assign shl_ln_fu_1016_p3 = {{trunc_ln163_fu_1012_p1}, {7'd0}};

assign start_2_fu_1878_p3 = ((tmp_30_reg_2518[0:0] == 1'b1) ? sub_ln208_1_fu_1869_p2 : zext_ln208_1_fu_1875_p1);

assign start_fu_1286_p4 = {{add_ln166_6_fu_1281_p2[23:6]}};

assign sub_ln163_cast_fu_1046_p1 = $signed(sub_ln163_fu_1040_p2);

assign sub_ln163_fu_1040_p2 = (zext_ln163_fu_1024_p1 - zext_ln163_1_fu_1036_p1);

assign sub_ln171_fu_1252_p2 = (zext_ln171_1_fu_1248_p1 - zext_ln166_3_fu_1239_p1);

assign sub_ln189_1_fu_1456_p2 = (p_shl_cast_fu_1436_p3 - p_shl1_cast_fu_1448_p3);

assign sub_ln189_2_fu_1495_p2 = (p_shl2_cast_fu_1475_p3 - zext_ln189_9_fu_1491_p1);

assign sub_ln189_fu_1343_p2 = (zext_ln189_5_fu_1328_p1 - zext_ln189_6_fu_1339_p1);

assign sub_ln206_fu_1744_p2 = (zext_ln206_2_fu_1728_p1 - zext_ln206_3_fu_1740_p1);

assign sub_ln208_1_fu_1869_p2 = (18'd0 - zext_ln208_fu_1865_p1);

assign sub_ln208_fu_1850_p2 = (23'd0 - add_ln206_1_reg_2509);

assign sub_ln209_1_fu_1917_p2 = (18'd0 - zext_ln209_fu_1913_p1);

assign sub_ln209_fu_1898_p2 = ($signed(23'd8388553) - $signed(add_ln206_1_reg_2509));

assign sub_ln225_1_fu_1839_p2 = (p_shl4_cast_fu_1823_p3 - p_shl5_cast_fu_1831_p3);

assign sub_ln225_fu_1800_p2 = (zext_ln225_fu_1785_p1 - zext_ln225_2_fu_1796_p1);

assign sub_ln85_fu_1604_p2 = (zext_ln85_fu_1588_p1 - zext_ln85_3_fu_1600_p1);

assign till_fu_1937_p3 = ((tmp_31_fu_1890_p3[0:0] == 1'b1) ? sub_ln209_1_fu_1917_p2 : zext_ln209_1_fu_1933_p1);

assign tmp_10_fu_1258_p3 = {{trunc_ln166_1_reg_2280}, {6'd0}};

assign tmp_15_cast_fu_1563_p1 = tmp_15_fu_1553_p4;

assign tmp_15_fu_1553_p4 = {{ww_reg_472[6:1]}};

assign tmp_16_fu_1580_p3 = {{i_reg_544}, {6'd0}};

assign tmp_17_fu_1592_p3 = {{i_reg_544}, {3'd0}};

assign tmp_18_cast_fu_1571_p3 = {{empty_143_fu_1567_p1}, {8'd0}};

assign tmp_1_fu_1615_p1 = grp_fu_2063_p2;

assign tmp_1_fu_1615_p4 = {{tmp_1_fu_1615_p1[21:7]}};

assign tmp_1_mid1_fu_1686_p1 = grp_fu_2070_p2;

assign tmp_1_mid1_fu_1686_p4 = {{tmp_1_mid1_fu_1686_p1[21:7]}};

assign tmp_20_fu_1533_p3 = {{empty_142_reg_2396}, {6'd0}};

assign tmp_21_fu_1778_p3 = {{select_ln203_1_reg_2497}, {6'd0}};

assign tmp_22_fu_1789_p3 = {{select_ln203_1_reg_2497}, {3'd0}};

assign tmp_28_fu_1483_p3 = {{add_ln189_1_fu_1462_p2}, {3'd0}};

assign tmp_29_fu_2022_p3 = {{empty_144_reg_2556}, {6'd0}};

assign tmp_31_fu_1890_p3 = add_ln209_fu_1885_p2[32'd22];

assign tmp_7_fu_1321_p3 = {{select_ln163_2_reg_2235}, {5'd0}};

assign tmp_8_fu_1332_p3 = {{select_ln163_2_reg_2235}, {3'd0}};

assign tmp_fu_934_p3 = {{idx_2_reg_2106}, {6'd0}};

assign trunc_ln163_fu_1012_p1 = indvar1_reg_451[0:0];

assign trunc_ln189_1_fu_1432_p1 = add_ln189_fu_1423_p2[12:0];

assign trunc_ln189_2_fu_1444_p1 = add_ln189_fu_1423_p2[14:0];

assign trunc_ln189_3_fu_1471_p1 = add_ln189_1_fu_1462_p2[12:0];

assign trunc_ln189_fu_1504_p1 = grp_fu_1412_p2[2:0];

assign trunc_ln1_fu_974_p4 = {{hh_fu_376[6:1]}};

assign trunc_ln206_1_fu_1624_p3 = {{tmp_1_fu_1615_p4}, {tmp_15_cast_reg_2440}};

assign trunc_ln206_1_mid1_fu_1695_p3 = {{tmp_1_mid1_fu_1686_p4}, {tmp_15_cast_reg_2440}};

assign trunc_ln208_1_fu_1855_p4 = {{sub_ln208_fu_1850_p2[22:6]}};

assign trunc_ln209_1_fu_1903_p4 = {{sub_ln209_fu_1898_p2[22:6]}};

assign trunc_ln209_2_fu_1923_p4 = {{add_ln209_fu_1885_p2[22:6]}};

assign trunc_ln225_fu_1819_p1 = add_ln225_fu_1813_p2[13:0];

assign trunc_ln33_fu_966_p1 = indvars_iv469_fu_380[14:0];

assign trunc_ln36_fu_1000_p1 = ww_reg_472[6:0];

assign trunc_ln6_fu_1302_p4 = {{add_ln169_fu_1296_p2[23:6]}};

assign trunc_ln7_fu_1377_p4 = {{add_ln166_2_reg_2296[63:6]}};

assign trunc_ln_fu_868_p4 = {{weight_g[63:6]}};

assign zext_ln163_1_fu_1036_p1 = shl_ln163_1_fu_1028_p3;

assign zext_ln163_fu_1024_p1 = shl_ln_fu_1016_p3;

assign zext_ln164_1_fu_1171_p1 = select_ln163_1_reg_2227;

assign zext_ln166_1_fu_1188_p1 = add_ln166_1_fu_1183_p2;

assign zext_ln166_2_fu_1217_p1 = add_ln166_8_fu_1212_p2;

assign zext_ln166_3_fu_1239_p1 = $unsigned(sext_ln166_2_fu_1236_p1);

assign zext_ln166_4_fu_1269_p1 = $unsigned(sext_ln166_4_fu_1265_p1);

assign zext_ln166_5_fu_1368_p1 = add_ln166_3_fu_1363_p2;

assign zext_ln166_7_fu_1278_p1 = add_ln166_10_reg_2286;

assign zext_ln166_fu_1180_p1 = mul_ln166_reg_2264;

assign zext_ln171_1_fu_1248_p1 = add_ln171_fu_1243_p2;

assign zext_ln171_fu_1501_p1 = start_reg_2307;

assign zext_ln189_5_fu_1328_p1 = tmp_7_fu_1321_p3;

assign zext_ln189_6_fu_1339_p1 = tmp_8_fu_1332_p3;

assign zext_ln189_7_fu_1417_p1 = tmp_27_reg_2347;

assign zext_ln189_8_fu_1420_p1 = tmp_27_reg_2347;

assign zext_ln189_9_fu_1491_p1 = tmp_28_fu_1483_p3;

assign zext_ln203_fu_1708_p1 = select_ln203_2_fu_1702_p3;

assign zext_ln204_fu_1712_p1 = select_ln203_reg_2480;

assign zext_ln206_2_fu_1728_p1 = shl_ln1_fu_1720_p3;

assign zext_ln206_3_fu_1740_p1 = shl_ln206_1_fu_1732_p3;

assign zext_ln208_1_fu_1875_p1 = trunc_ln208_2_reg_2523;

assign zext_ln208_fu_1865_p1 = trunc_ln208_1_fu_1855_p4;

assign zext_ln209_1_fu_1933_p1 = trunc_ln209_2_fu_1923_p4;

assign zext_ln209_fu_1913_p1 = trunc_ln209_1_fu_1903_p4;

assign zext_ln211_1_fu_1957_p1 = $unsigned(sext_ln211_1_fu_1953_p1);

assign zext_ln211_2_fu_1967_p1 = add_ln211_fu_1961_p2;

assign zext_ln211_fu_1949_p1 = $unsigned(sext_ln211_fu_1945_p1);

assign zext_ln225_2_fu_1796_p1 = tmp_22_fu_1789_p3;

assign zext_ln225_3_fu_1810_p1 = select_ln203_reg_2480;

assign zext_ln225_fu_1785_p1 = tmp_21_fu_1778_p3;

assign zext_ln36_1_fu_1004_p1 = indvars_iv471_reg_462;

assign zext_ln36_2_fu_1008_p1 = ww_reg_472;

assign zext_ln36_fu_984_p1 = trunc_ln1_fu_974_p4;

assign zext_ln85_3_fu_1600_p1 = tmp_17_fu_1592_p3;

assign zext_ln85_fu_1588_p1 = tmp_16_fu_1580_p3;

always @ (posedge ap_clk) begin
    tmp_reg_2147[5:0] <= 6'b000000;
    p_cast9_cast_reg_2170[15] <= 1'b0;
    zext_ln36_reg_2175[6] <= 1'b0;
    zext_ln36_2_reg_2199[15:8] <= 8'b00000000;
    zext_ln164_1_reg_2259[14:7] <= 8'b00000000;
    sext_ln189_reg_2316[2:0] <= 3'b000;
    zext_ln166_5_reg_2331[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    sub_ln189_1_reg_2358[2:0] <= 3'b000;
    sub_ln189_2_reg_2368[2:0] <= 3'b000;
    tmp_20_reg_2422[5:0] <= 6'b000000;
    tmp_15_cast_reg_2440[6] <= 1'b0;
    tmp_18_cast_reg_2446[7:0] <= 8'b00000000;
    sub_ln85_reg_2451[2:0] <= 3'b000;
    trunc_ln206_1_reg_2461[6] <= 1'b0;
    sub_ln225_1_reg_2528[2:0] <= 3'b000;
    zext_ln211_2_reg_2543[63:33] <= 31'b0000000000000000000000000000000;
    tmp_29_reg_2584[5:0] <= 6'b000000;
end

endmodule //CnnKernel_CnnKernel_YourCode
