-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
-- Date        : Thu Apr  2 11:26:43 2026
-- Host        : XIANG-OFFICE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               d:/ATE_20260401/FPGA/project/ate_full_ip_project/ip/mig_ddr3/mig_ddr3_stub.vhdl
-- Design      : mig_ddr3
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xcku035-ffva1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mig_ddr3 is
  Port ( 
    sys_rst : in STD_LOGIC;
    c0_sys_clk_i : in STD_LOGIC;
    c0_ddr3_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    c0_ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr3_ras_n : out STD_LOGIC;
    c0_ddr3_cas_n : out STD_LOGIC;
    c0_ddr3_we_n : out STD_LOGIC;
    c0_ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_reset_n : out STD_LOGIC;
    c0_ddr3_dm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr3_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_init_calib_complete : out STD_LOGIC;
    c0_ddr3_ui_clk : out STD_LOGIC;
    c0_ddr3_ui_clk_sync_rst : out STD_LOGIC;
    dbg_clk : out STD_LOGIC;
    c0_ddr3_aresetn : in STD_LOGIC;
    c0_ddr3_s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_awaddr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    c0_ddr3_s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr3_s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr3_s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr3_s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr3_s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_awvalid : in STD_LOGIC;
    c0_ddr3_s_axi_awready : out STD_LOGIC;
    c0_ddr3_s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    c0_ddr3_s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    c0_ddr3_s_axi_wlast : in STD_LOGIC;
    c0_ddr3_s_axi_wvalid : in STD_LOGIC;
    c0_ddr3_s_axi_wready : out STD_LOGIC;
    c0_ddr3_s_axi_bready : in STD_LOGIC;
    c0_ddr3_s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr3_s_axi_bvalid : out STD_LOGIC;
    c0_ddr3_s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_araddr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    c0_ddr3_s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr3_s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr3_s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr3_s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr3_s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr3_s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_arvalid : in STD_LOGIC;
    c0_ddr3_s_axi_arready : out STD_LOGIC;
    c0_ddr3_s_axi_rready : in STD_LOGIC;
    c0_ddr3_s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr3_s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    c0_ddr3_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr3_s_axi_rlast : out STD_LOGIC;
    c0_ddr3_s_axi_rvalid : out STD_LOGIC;
    dbg_bus : out STD_LOGIC_VECTOR ( 511 downto 0 )
  );

  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of mig_ddr3 : entity is "DDR3_SDRAM, DDR3_SDRAM,{x_ipProduct=Vivado 2017.2.0,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=DDR3_SDRAM,x_ipVersion=1.4, Controller_Type = DDR3_SDRAM, Time_Period = 1071, Input_Clock_Period = 4999, Memory_Type = Components, Memory_Part = MT41K256M16HA-107, Ecc = false, Cas_Latency = 13, Cas_Write_Latency = 9, DQ_Width = 64, Chip_Select = true, Data_Mask = true, MEM_ADDR_ORDER = BANK_ROW_COLUMN,  Is_AXI_Enabled = true , Slot_cofiguration =  Single ,IS_FASTER_SPEED_RAM = No, Is_custom_part = false, Memory_Voltage = 1.5V, Phy_Only = Complete_Memory_Controller, Debug_Signal = Disable, Burst_Length = 8, System_Clock = No_Buffer, AXI_Selection = true, AXI_Data_Width = 128,  AXI_ArbitrationScheme = RD_PRI_REG, AXI_Narrow_Burst = false, Simulation_Mode = BFM, Debug_Mode = Disable, Example_TG = SIMPLE_TG, Self_Refresh = false, Save_Restore = false, MicroBlaze_ECC = false,  Specify_MandD = false, CLKBOUT_MULT = 7, DIVCLK_DIVIDE = 1, CLKOUT0_DIVIDE = 6 }";
  attribute dont_touch : string;
  attribute dont_touch of mig_ddr3 : entity is "true";
end mig_ddr3;

architecture stub of mig_ddr3 is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "sys_rst,c0_sys_clk_i,c0_ddr3_addr[14:0],c0_ddr3_ba[2:0],c0_ddr3_ras_n,c0_ddr3_cas_n,c0_ddr3_we_n,c0_ddr3_cke[0:0],c0_ddr3_odt[0:0],c0_ddr3_cs_n[0:0],c0_ddr3_ck_p[0:0],c0_ddr3_ck_n[0:0],c0_ddr3_reset_n,c0_ddr3_dm[7:0],c0_ddr3_dq[63:0],c0_ddr3_dqs_p[7:0],c0_ddr3_dqs_n[7:0],c0_init_calib_complete,c0_ddr3_ui_clk,c0_ddr3_ui_clk_sync_rst,dbg_clk,c0_ddr3_aresetn,c0_ddr3_s_axi_awid[3:0],c0_ddr3_s_axi_awaddr[30:0],c0_ddr3_s_axi_awlen[7:0],c0_ddr3_s_axi_awsize[2:0],c0_ddr3_s_axi_awburst[1:0],c0_ddr3_s_axi_awlock[0:0],c0_ddr3_s_axi_awcache[3:0],c0_ddr3_s_axi_awprot[2:0],c0_ddr3_s_axi_awqos[3:0],c0_ddr3_s_axi_awvalid,c0_ddr3_s_axi_awready,c0_ddr3_s_axi_wdata[127:0],c0_ddr3_s_axi_wstrb[15:0],c0_ddr3_s_axi_wlast,c0_ddr3_s_axi_wvalid,c0_ddr3_s_axi_wready,c0_ddr3_s_axi_bready,c0_ddr3_s_axi_bid[3:0],c0_ddr3_s_axi_bresp[1:0],c0_ddr3_s_axi_bvalid,c0_ddr3_s_axi_arid[3:0],c0_ddr3_s_axi_araddr[30:0],c0_ddr3_s_axi_arlen[7:0],c0_ddr3_s_axi_arsize[2:0],c0_ddr3_s_axi_arburst[1:0],c0_ddr3_s_axi_arlock[0:0],c0_ddr3_s_axi_arcache[3:0],c0_ddr3_s_axi_arprot[2:0],c0_ddr3_s_axi_arqos[3:0],c0_ddr3_s_axi_arvalid,c0_ddr3_s_axi_arready,c0_ddr3_s_axi_rready,c0_ddr3_s_axi_rid[3:0],c0_ddr3_s_axi_rdata[127:0],c0_ddr3_s_axi_rresp[1:0],c0_ddr3_s_axi_rlast,c0_ddr3_s_axi_rvalid,dbg_bus[511:0]";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "ddr3_v1_4_28,Vivado 2025.2";
begin
end;
