

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Thu Apr  8 16:43:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        good-coding-style-hls
* Solution:       solution2_axis (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.707 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      68|    104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     38|    -|
|Register         |        -|    -|       1|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------+---------------+---------+----+----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  68|  104|    0|
    +-----------------+---------------+---------+----+----+-----+-----+
    |Total            |               |        0|   0|  68|  104|    0|
    +-----------------+---------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op13_read_state1  |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_40_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_32_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|   8|           4|           2|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_retval_0_phi_fu_63_p6  |  20|          4|   32|        128|
    |in1_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |in2_V_TDATA_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  38|          8|   34|        132|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|  return value|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|  return value|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|  return value|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|  return value|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|  return value|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|  return value|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|  return value|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|  return value|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|  return value|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|  return value|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|  return value|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|  return value|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|  return value|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|  return value|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|  return value|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|  return value|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           top|  return value|
|in1_V_TDATA            |   in|   32|        axis|         in1_V|       pointer|
|in1_V_TVALID           |   in|    1|        axis|         in1_V|       pointer|
|in1_V_TREADY           |  out|    1|        axis|         in1_V|       pointer|
|in2_V_TDATA            |   in|   32|        axis|         in2_V|       pointer|
|in2_V_TVALID           |   in|    1|        axis|         in2_V|       pointer|
|in2_V_TREADY           |  out|    1|        axis|         in2_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

