
---------- Begin Simulation Statistics ----------
final_tick                                13996309500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   425912                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.12                       # Real time elapsed on the host
host_tick_rate                              290849914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12421744                       # Number of instructions simulated
sim_ops                                      20495790                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013996                       # Number of seconds simulated
sim_ticks                                 13996309500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    2421744                       # Number of instructions committed
system.cpu0.committedOps                      3567859                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.558825                       # CPI: cycles per instruction
system.cpu0.discardedOps                       497159                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     469643                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        85284                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1679452                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         6549                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23028822                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086514                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     576900                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          252                       # TLB misses on write requests
system.cpu0.numCycles                        27992516                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1335840     37.44%     37.50% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     37.50% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.04%     37.54% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               249579      7.00%     44.53% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.53% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.03%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.57% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.04%     44.61% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     44.61% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.05%     44.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.04%     44.70% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.70% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.71% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      1.19%     45.90% # Class of committed instruction
system.cpu0.op_class_0::MemWrite                98069      2.75%     48.65% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           251661      7.05%     55.70% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1580609     44.30%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3567859                       # Class of committed instruction
system.cpu0.tickCycles                        4963694                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.799262                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872081                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2429                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003211                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5065172                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357237                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443297                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          211                       # TLB misses on write requests
system.cpu1.numCycles                        27992619                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927447                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       231579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        464202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       465145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       930356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1291                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       215695                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15884                       # Transaction distribution
system.membus.trans_dist::ReadExReq            216017                       # Transaction distribution
system.membus.trans_dist::ReadExResp           216015                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       696823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       696823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 696823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28692224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28692224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28692224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            232623                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  232623    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              232623                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1413201500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1218105500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       565765                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          565765                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       565765                       # number of overall hits
system.cpu0.icache.overall_hits::total         565765                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11068                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11068                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11068                       # number of overall misses
system.cpu0.icache.overall_misses::total        11068                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    379108500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    379108500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    379108500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    379108500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       576833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       576833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       576833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       576833                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019188                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019188                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019188                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019188                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34252.665342                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34252.665342                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34252.665342                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34252.665342                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11052                       # number of writebacks
system.cpu0.icache.writebacks::total            11052                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11068                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11068                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11068                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11068                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    368040500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    368040500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    368040500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    368040500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.019188                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.019188                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.019188                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.019188                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33252.665342                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33252.665342                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33252.665342                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33252.665342                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11052                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       565765                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         565765                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    379108500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    379108500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       576833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       576833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019188                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019188                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34252.665342                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34252.665342                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11068                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11068                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    368040500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    368040500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.019188                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.019188                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33252.665342                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33252.665342                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999023                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             576833                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11068                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            52.117185                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999023                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4625732                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4625732                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1714446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1714446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1714446                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1714446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       344904                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        344904                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       344904                       # number of overall misses
system.cpu0.dcache.overall_misses::total       344904                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23216799000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23216799000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23216799000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23216799000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2059350                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2059350                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2059350                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2059350                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167482                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167482                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167482                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167482                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67313.800362                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67313.800362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67313.800362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67313.800362                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       212542                       # number of writebacks
system.cpu0.dcache.writebacks::total           212542                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       125997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       125997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       125997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       125997                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       218907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       218907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       218907                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       218907                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  18374668000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  18374668000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  18374668000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  18374668000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.106299                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.106299                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.106299                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.106299                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83938.238613                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83938.238613                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83938.238613                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83938.238613                       # average overall mshr miss latency
system.cpu0.dcache.replacements                218889                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       374553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         374553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    455337500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    455337500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       383931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       383931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.024426                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024426                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 48553.796119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48553.796119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    426355000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    426355000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.023554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47147.517417                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47147.517417                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1339893                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1339893                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       335526                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       335526                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22761461500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22761461500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1675419                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1675419                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67838.145181                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67838.145181                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       125662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       125662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       209864                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       209864                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17948313000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17948313000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85523.543819                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85523.543819                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999080                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1933351                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           218905                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.831918                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999080                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16693705                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16693705                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429393                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429393                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429393                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429393                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13857                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13857                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13857                       # number of overall misses
system.cpu1.icache.overall_misses::total        13857                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    309580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    309580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    309580000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    309580000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443250                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443250                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443250                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443250                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005672                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005672                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22341.055062                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22341.055062                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22341.055062                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22341.055062                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13841                       # number of writebacks
system.cpu1.icache.writebacks::total            13841                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13857                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13857                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13857                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13857                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    295723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    295723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    295723000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    295723000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21341.055062                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21341.055062                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21341.055062                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21341.055062                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13841                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13857                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13857                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    309580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    309580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22341.055062                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22341.055062                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13857                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13857                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    295723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    295723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21341.055062                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21341.055062                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998978                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443250                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13857                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.318828                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559857                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559857                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861647                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861647                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226694                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226694                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233682                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233682                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4106794485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4106794485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4106794485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4106794485                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087938                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087938                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095329                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095329                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038338                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038338                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18116.026384                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18116.026384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17574.286787                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17574.286787                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         5470                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.565217                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61481                       # number of writebacks
system.cpu1.dcache.writebacks::total            61481                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9058                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9058                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9058                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9058                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221379                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3625860500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3625860500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3954516000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3954516000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16660.205573                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16660.205573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17863.103546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17863.103546                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221363                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2423310500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2423310500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039368                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039368                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14846.078209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14846.078209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          598                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          598                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2230318500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2230318500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13713.981344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13713.981344                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1683483985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1683483985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26526.179548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26526.179548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8460                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8460                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1395542000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1395542000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25371.184438                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25371.184438                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          403                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          403                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6988                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6988                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.945474                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.945474                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    328655500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    328655500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 87805.370024                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 87805.370024                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998892                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221379                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.477882                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998892                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984011                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984011                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206552                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232588                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7886                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6072                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12078                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206552                       # number of overall hits
system.l2.overall_hits::total                  232588                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            212835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14827                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232623                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3182                       # number of overall misses
system.l2.overall_misses::.cpu0.data           212835                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1779                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14827                       # number of overall misses
system.l2.overall_misses::total                232623                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    261716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  17978682000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1302701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19686578500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    261716500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  17978682000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143478500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1302701500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19686578500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          218907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               465211                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         218907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              465211                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.287495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.972262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.128383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.066976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.287495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.972262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.128383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.066976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82249.057197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84472.394108                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80651.208544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87860.086329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84628.684610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82249.057197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84472.394108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80651.208544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87860.086329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84628.684610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              215695                       # number of writebacks
system.l2.writebacks::total                    215695                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       212835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            232623                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       212835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           232623                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    229896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  15850352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    125688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1154431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17360368500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    229896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  15850352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    125688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1154431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17360368500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.287495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.972262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.128383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.066976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.287495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.972262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.128383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.066976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72249.057197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74472.488078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70651.208544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77860.086329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74628.770586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72249.057197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74472.488078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70651.208544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77860.086329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74628.770586                       # average overall mshr miss latency
system.l2.replacements                         232269                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       274023                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           274023                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       274023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       274023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24893                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24893                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24893                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24893                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48852                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         208583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              216017                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  17618019000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    666513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18284532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       209864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.993896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84465.268023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89657.384988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84643.949319                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       208583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         216017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15532209000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    592173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16124382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.993896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74465.363908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79657.384988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74644.041904                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    261716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    405195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.287495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.128383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.199037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82249.057197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80651.208544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81676.073372                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    229896500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    125688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    355585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.287495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.128383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.199037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72249.057197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70651.208544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71676.073372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         4791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            163772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    360663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    636188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    996851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.470198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84821.966134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86052.820235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85603.392014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    318143000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    562258500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    880401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.470198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74821.966134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76052.820235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75603.392014                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.883462                       # Cycle average of tags in use
system.l2.tags.total_refs                      929752                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    233293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.985340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.519198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.756837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      125.172487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       92.071826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      787.363115                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.089914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.768909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7676133                       # Number of tag accesses
system.l2.tags.data_accesses                  7676133                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        203648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      13621312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        948928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14887744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       203648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        317504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13804480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13804480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         212833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       215695                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215695                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14550121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        973207402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8134716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67798444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1063690682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14550121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8134716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22684837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      986294280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            986294280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      986294280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14550121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       973207402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8134716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67798444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2049984962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    215631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    212670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242718500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13445                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              654408                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232623                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     215695                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232623                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   215695                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    64                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3420760750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1162190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7778973250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14716.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.96                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33466.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   210465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199729                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232623                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               215695                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    757.577384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   557.304994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.873233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4097     10.82%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3925     10.37%     21.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1252      3.31%     24.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          985      2.60%     27.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1347      3.56%     30.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          788      2.08%     32.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          755      1.99%     34.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          757      2.00%     36.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23944     63.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37850                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.288062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.551207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.342076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13330     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            48      0.36%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      0.10%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.327727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13238     98.47%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      0.42%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      0.45%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      0.36%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13444                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14876032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13798912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14887872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13804480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1062.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       985.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1063.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    986.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13996257000                       # Total gap between requests
system.mem_ctrls.avgGap                      31219.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       203648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13610752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       947776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13798912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14550121.230171425268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 972452916.963575243950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8134715.797760831192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67716136.171467199922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 985896460.777750015259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       212835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       215695                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     99220250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7083613500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52722000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    543417500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 349236486500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31181.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33282.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29635.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36650.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1619121.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            131161800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             69710355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           821414160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          561567600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1104508080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5163628290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1026264480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8878254765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.328268                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2600508500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    467220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10928581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            139101480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73930395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           838193160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          563890500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1104508080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5047131690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1124366880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8891122185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.247612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2855119500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    467220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10673970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       489718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24893                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175417                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       656701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1395565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1415680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     27612608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18103040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48904000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          232269                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13804480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           697480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 696188     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1292      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             697480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          764094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332094446                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20796977                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         329176359                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16656389                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13996309500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
