   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"UART002.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_EnableIRQ:
  59              	.LFB97:
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1468 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  77              		.loc 1 1470 0
  78 000a 4FF46143 		mov	r3, #57600
  79 000e CEF20003 		movt	r3, 57344
  80 0012 97F90720 		ldrsb	r2, [r7, #7]
  81 0016 4FEA5212 		lsr	r2, r2, #5
  82 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  83 001c 01F01F01 		and	r1, r1, #31
  84 0020 4FF00100 		mov	r0, #1
  85 0024 00FA01F1 		lsl	r1, r0, r1
  86 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  87              		.loc 1 1471 0
  88 002c 07F10C07 		add	r7, r7, #12
  89 0030 BD46     		mov	sp, r7
  90 0032 80BC     		pop	{r7}
  91 0034 7047     		bx	lr
  92              		.cfi_endproc
  93              	.LFE97:
  95 0036 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
  96              		.align	2
  97              		.thumb
  98              		.thumb_func
 100              	NVIC_SetPriority:
 101              	.LFB103:
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 102              		.loc 1 1551 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 80B4     		push	{r7}
 108              	.LCFI5:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 7, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 16
 114 0004 00AF     		add	r7, sp, #0
 115              	.LCFI7:
 116              		.cfi_def_cfa_register 7
 117 0006 0346     		mov	r3, r0
 118 0008 3960     		str	r1, [r7, #0]
 119 000a FB71     		strb	r3, [r7, #7]
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
 120              		.loc 1 1552 0
 121 000c 97F90730 		ldrsb	r3, [r7, #7]
 122 0010 002B     		cmp	r3, #0
 123 0012 10DA     		bge	.L5
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 124              		.loc 1 1553 0
 125 0014 4FF46D43 		mov	r3, #60672
 126 0018 CEF20003 		movt	r3, 57344
 127 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 128 001e 02F00F02 		and	r2, r2, #15
 129 0022 A2F10401 		sub	r1, r2, #4
 130 0026 3A68     		ldr	r2, [r7, #0]
 131 0028 D2B2     		uxtb	r2, r2
 132 002a 4FEA8202 		lsl	r2, r2, #2
 133 002e D2B2     		uxtb	r2, r2
 134 0030 5B18     		adds	r3, r3, r1
 135 0032 1A76     		strb	r2, [r3, #24]
 136 0034 0DE0     		b	.L4
 137              	.L5:
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 138              		.loc 1 1555 0
 139 0036 4FF46143 		mov	r3, #57600
 140 003a CEF20003 		movt	r3, 57344
 141 003e 97F90710 		ldrsb	r1, [r7, #7]
 142 0042 3A68     		ldr	r2, [r7, #0]
 143 0044 D2B2     		uxtb	r2, r2
 144 0046 4FEA8202 		lsl	r2, r2, #2
 145 004a D2B2     		uxtb	r2, r2
 146 004c 5B18     		adds	r3, r3, r1
 147 004e 83F80023 		strb	r2, [r3, #768]
 148              	.L4:
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 149              		.loc 1 1556 0
 150 0052 07F10C07 		add	r7, r7, #12
 151 0056 BD46     		mov	sp, r7
 152 0058 80BC     		pop	{r7}
 153 005a 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE103:
 157              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 158              		.align	2
 159              		.thumb
 160              		.thumb_func
 162              	NVIC_EncodePriority:
 163              	.LFB105:
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 164              		.loc 1 1593 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 32
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 80B4     		push	{r7}
 170              	.LCFI8:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 0002 89B0     		sub	sp, sp, #36
 174              	.LCFI9:
 175              		.cfi_def_cfa_offset 40
 176 0004 00AF     		add	r7, sp, #0
 177              	.LCFI10:
 178              		.cfi_def_cfa_register 7
 179 0006 F860     		str	r0, [r7, #12]
 180 0008 B960     		str	r1, [r7, #8]
 181 000a 7A60     		str	r2, [r7, #4]
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 182              		.loc 1 1594 0
 183 000c FB68     		ldr	r3, [r7, #12]
 184 000e 03F00703 		and	r3, r3, #7
 185 0012 FB61     		str	r3, [r7, #28]
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 186              		.loc 1 1598 0
 187 0014 FB69     		ldr	r3, [r7, #28]
 188 0016 C3F10703 		rsb	r3, r3, #7
 189 001a 062B     		cmp	r3, #6
 190 001c 28BF     		it	cs
 191 001e 0623     		movcs	r3, #6
 192 0020 BB61     		str	r3, [r7, #24]
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 193              		.loc 1 1599 0
 194 0022 FB69     		ldr	r3, [r7, #28]
 195 0024 03F10603 		add	r3, r3, #6
 196 0028 062B     		cmp	r3, #6
 197 002a 03D9     		bls	.L8
 198              		.loc 1 1599 0 is_stmt 0 discriminator 1
 199 002c FB69     		ldr	r3, [r7, #28]
 200 002e 03F1FF33 		add	r3, r3, #-1
 201 0032 01E0     		b	.L9
 202              	.L8:
 203              		.loc 1 1599 0 discriminator 2
 204 0034 4FF00003 		mov	r3, #0
 205              	.L9:
 206              		.loc 1 1599 0 discriminator 3
 207 0038 7B61     		str	r3, [r7, #20]
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 208              		.loc 1 1602 0 is_stmt 1 discriminator 3
 209 003a BB69     		ldr	r3, [r7, #24]
 210 003c 4FF00102 		mov	r2, #1
 211 0040 02FA03F3 		lsl	r3, r2, r3
 212 0044 03F1FF33 		add	r3, r3, #-1
 213 0048 1A46     		mov	r2, r3
 214 004a BB68     		ldr	r3, [r7, #8]
 215 004c 1A40     		ands	r2, r2, r3
 216 004e 7B69     		ldr	r3, [r7, #20]
 217 0050 02FA03F2 		lsl	r2, r2, r3
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 218              		.loc 1 1603 0 discriminator 3
 219 0054 7B69     		ldr	r3, [r7, #20]
 220 0056 4FF00101 		mov	r1, #1
 221 005a 01FA03F3 		lsl	r3, r1, r3
 222 005e 03F1FF33 		add	r3, r3, #-1
 223 0062 1946     		mov	r1, r3
 224 0064 7B68     		ldr	r3, [r7, #4]
 225 0066 0B40     		ands	r3, r3, r1
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 226              		.loc 1 1601 0 discriminator 3
 227 0068 1343     		orrs	r3, r3, r2
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 228              		.loc 1 1605 0 discriminator 3
 229 006a 1846     		mov	r0, r3
 230 006c 07F12407 		add	r7, r7, #36
 231 0070 BD46     		mov	sp, r7
 232 0072 80BC     		pop	{r7}
 233 0074 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE105:
 237              		.global	os_semaphore_cb_UART002_ChannelSemHandle0
 238 0076 00BF     		.bss
 239              		.align	2
 242              	os_semaphore_cb_UART002_ChannelSemHandle0:
 243 0000 00000000 		.space	8
 243      00000000 
 244              		.global	os_semaphore_def_UART002_ChannelSemHandle0
 245              		.section	.rodata
 246              		.align	2
 249              	os_semaphore_def_UART002_ChannelSemHandle0:
 250 0000 00000000 		.word	os_semaphore_cb_UART002_ChannelSemHandle0
 251              		.section	.text.UART002_lInit,"ax",%progbits
 252              		.align	2
 253              		.global	UART002_lInit
 254              		.thumb
 255              		.thumb_func
 257              	UART002_lInit:
 258              	.LFB113:
 259              		.file 2 "../Dave/Generated/src/UART002/UART002.c"
   1:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
   2:../Dave/Generated/src/UART002/UART002.c **** **  DAVE App Name : UART002       App Version: 1.0.14               
   3:../Dave/Generated/src/UART002/UART002.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/UART002/UART002.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
   6:../Dave/Generated/src/UART002/UART002.c **** 
   7:../Dave/Generated/src/UART002/UART002.c **** /*CODE_BLOCK_BEGIN[UART002.c]*/
   8:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
   9:../Dave/Generated/src/UART002/UART002.c ****  Copyright (c) 2014, Infineon Technologies AG                                 **
  10:../Dave/Generated/src/UART002/UART002.c ****  All rights reserved.                                                         **
  11:../Dave/Generated/src/UART002/UART002.c ****                                                                               **
  12:../Dave/Generated/src/UART002/UART002.c ****  Redistribution and use in source and binary forms, with or without           **
  13:../Dave/Generated/src/UART002/UART002.c ****  modification,are permitted provided that the following conditions are met:   **
  14:../Dave/Generated/src/UART002/UART002.c ****                                                                               **
  15:../Dave/Generated/src/UART002/UART002.c ****  *Redistributions of source code must retain the above copyright notice,      **
  16:../Dave/Generated/src/UART002/UART002.c ****  this list of conditions and the following disclaimer.                        **
  17:../Dave/Generated/src/UART002/UART002.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  18:../Dave/Generated/src/UART002/UART002.c ****  this list of conditions and the following disclaimer in the documentation    **
  19:../Dave/Generated/src/UART002/UART002.c ****  and/or other materials provided with the distribution.                       **
  20:../Dave/Generated/src/UART002/UART002.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  21:../Dave/Generated/src/UART002/UART002.c ****  may be used to endorse or promote products derived from this software without** 
  22:../Dave/Generated/src/UART002/UART002.c ****  specific prior written permission.                                           **
  23:../Dave/Generated/src/UART002/UART002.c ****                                                                               **
  24:../Dave/Generated/src/UART002/UART002.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  25:../Dave/Generated/src/UART002/UART002.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  26:../Dave/Generated/src/UART002/UART002.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  27:../Dave/Generated/src/UART002/UART002.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  28:../Dave/Generated/src/UART002/UART002.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  29:../Dave/Generated/src/UART002/UART002.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  30:../Dave/Generated/src/UART002/UART002.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  31:../Dave/Generated/src/UART002/UART002.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  32:../Dave/Generated/src/UART002/UART002.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  33:../Dave/Generated/src/UART002/UART002.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  34:../Dave/Generated/src/UART002/UART002.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  35:../Dave/Generated/src/UART002/UART002.c ****                                                                               **
  36:../Dave/Generated/src/UART002/UART002.c ****  To improve the quality of the software, users are encouraged to share        **
  37:../Dave/Generated/src/UART002/UART002.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  38:../Dave/Generated/src/UART002/UART002.c ****  dave@infineon.com).                                                          **
  39:../Dave/Generated/src/UART002/UART002.c ****                                                                               **
  40:../Dave/Generated/src/UART002/UART002.c **** ********************************************************************************
  41:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  42:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  43:../Dave/Generated/src/UART002/UART002.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  44:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  45:../Dave/Generated/src/UART002/UART002.c **** ** COMPILER : Compiler Independent                                            **
  46:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  47:../Dave/Generated/src/UART002/UART002.c **** ** AUTHOR   : App Developer                                                   **
  48:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  49:../Dave/Generated/src/UART002/UART002.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  50:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  51:../Dave/Generated/src/UART002/UART002.c **** ** MODIFICATION DATE : Jan 21 , 2014                                          **
  52:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  53:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
  54:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
  55:../Dave/Generated/src/UART002/UART002.c **** **                      Author(s) Identity                                    **
  56:../Dave/Generated/src/UART002/UART002.c **** ********************************************************************************
  57:../Dave/Generated/src/UART002/UART002.c **** **                                                                            **
  58:../Dave/Generated/src/UART002/UART002.c **** ** Initials     Name                                                          **
  59:../Dave/Generated/src/UART002/UART002.c **** ** ---------------------------------------------------------------------------**
  60:../Dave/Generated/src/UART002/UART002.c **** ** AIK          App Developer                                                 **
  61:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
  62:../Dave/Generated/src/UART002/UART002.c **** /**
  63:../Dave/Generated/src/UART002/UART002.c ****  * @file   UART002.c
  64:../Dave/Generated/src/UART002/UART002.c ****  * 
  65:../Dave/Generated/src/UART002/UART002.c ****  * @brief USIC_UARTOS_UART002 App provides high level Apps with Read and Write APIs which
  66:../Dave/Generated/src/UART002/UART002.c ****  *   can be used from multiple Task context. The APIs uses Semaphores so that the
  67:../Dave/Generated/src/UART002/UART002.c ****  *   same USIC channel can be used by multiple Applications. The App supports both
  68:../Dave/Generated/src/UART002/UART002.c ****  *   Interrupt and DMA mode of operation
  69:../Dave/Generated/src/UART002/UART002.c ****  *   
  70:../Dave/Generated/src/UART002/UART002.c ****  * @App    Version UART002 <1.0.14>
  71:../Dave/Generated/src/UART002/UART002.c ****  * 
  72:../Dave/Generated/src/UART002/UART002.c ****  */
  73:../Dave/Generated/src/UART002/UART002.c **** /*
  74:../Dave/Generated/src/UART002/UART002.c **** * Version History : 
  75:../Dave/Generated/src/UART002/UART002.c **** * 25 Jul 2013	 v1.0.8	  1. Replaced "DMA003_H_" Macros with "UART_DMA_ENABLED"
  76:../Dave/Generated/src/UART002/UART002.c **** *                         2. Clock gating is disabled in UART002_Init API for 
  77:../Dave/Generated/src/UART002/UART002.c **** *                         XMC4400 & XMC4200 devices
  78:../Dave/Generated/src/UART002/UART002.c **** *                         3. DBG002 Macros added
  79:../Dave/Generated/src/UART002/UART002.c **** *                         4. Spell corrections & Misra corrections 
  80:../Dave/Generated/src/UART002/UART002.c **** *                         5. Modified for baud calculation during initialization.
  81:../Dave/Generated/src/UART002/UART002.c **** *                         6. The PCTQ value update in BRG register is removed 
  82:../Dave/Generated/src/UART002/UART002.c **** *                         as the value is taken as zero. 
  83:../Dave/Generated/src/UART002/UART002.c **** *                         7. Updated for the baud calculation in UART002_lInit() 
  84:../Dave/Generated/src/UART002/UART002.c **** *                         function.
  85:../Dave/Generated/src/UART002/UART002.c **** *                         8. Updated the UART002_Init() function for disabling 
  86:../Dave/Generated/src/UART002/UART002.c **** *                         the clock gating signal for XMC 1000 devices.
  87:../Dave/Generated/src/UART002/UART002.c **** *                         9. DMA mode handling is disabled for XMC1000 devices 
  88:../Dave/Generated/src/UART002/UART002.c **** *                         as DMA module is not available in XMC1000 devices. 
  89:../Dave/Generated/src/UART002/UART002.c **** *                         10. Modified interrupt event initialization in 
  90:../Dave/Generated/src/UART002/UART002.c **** *                         UART002_Init() for XMC1000 devices.  
  91:../Dave/Generated/src/UART002/UART002.c **** *                         11. Interrupt handler names are replaced with 
  92:../Dave/Generated/src/UART002/UART002.c **** *                         "IRQ_Hdlr_X",where X will be the interrupt node ID.
  93:../Dave/Generated/src/UART002/UART002.c **** *                         12. IOCR & PDR register configurations are added in
  94:../Dave/Generated/src/UART002/UART002.c **** *                         UART002_Init() for Tx & Rx Pin Configurations. 
  95:../Dave/Generated/src/UART002/UART002.c **** *                         13. The function UART002_lConfigureBaudRate is removed 
  96:../Dave/Generated/src/UART002/UART002.c **** *                         as the baud calculations are made in ui model level 
  97:../Dave/Generated/src/UART002/UART002.c **** *                         and the values are generated in handle parameter of the 
  98:../Dave/Generated/src/UART002/UART002.c **** *                         configuration file. 
  99:../Dave/Generated/src/UART002/UART002.c **** *                         14. Removed TBIF bit configuration from UART002_lInit as 
 100:../Dave/Generated/src/UART002/UART002.c **** *                         polling is not used in the UART002 App.
 101:../Dave/Generated/src/UART002/UART002.c **** *                         15. Added open-drain output configuration for Half duplex
 102:../Dave/Generated/src/UART002/UART002.c **** *                         operation mode to allow the wired-AND connection in 
 103:../Dave/Generated/src/UART002/UART002.c **** *                         multiple transmitter communication.
 104:../Dave/Generated/src/UART002/UART002.c **** *                         16. TX pin set logic high (1) before configuring Open 
 105:../Dave/Generated/src/UART002/UART002.c **** *                         Drain mode for Half Duplex operation mode. 
 106:../Dave/Generated/src/UART002/UART002.c **** *  21 Jan 2014 v1.0.12    1. Error codes are added in various functions, that can
 107:../Dave/Generated/src/UART002/UART002.c **** *                         be logged with DBG002 App.
 108:../Dave/Generated/src/UART002/UART002.c **** *                         2. Removed DBG002_FUNCTION_ENTRY & DBG002_FUNCTION_EXIT
 109:../Dave/Generated/src/UART002/UART002.c **** *                         calling from APIs as using these macros is highly 
 110:../Dave/Generated/src/UART002/UART002.c **** *                         discouraged.                                                             
 111:../Dave/Generated/src/UART002/UART002.c **** */
 112:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 113:../Dave/Generated/src/UART002/UART002.c ****  ** INCLUDE FILES                                                             **
 114:../Dave/Generated/src/UART002/UART002.c ****  ******************************************************************************/
 115:../Dave/Generated/src/UART002/UART002.c **** 
 116:../Dave/Generated/src/UART002/UART002.c **** #include <DAVE3.h>
 117:../Dave/Generated/src/UART002/UART002.c **** 
 118:../Dave/Generated/src/UART002/UART002.c ****   
 119:../Dave/Generated/src/UART002/UART002.c **** /*****************************************************************************
 120:../Dave/Generated/src/UART002/UART002.c ****               DUMMY DEFINTIONS OF DEBUG LOG MACROS
 121:../Dave/Generated/src/UART002/UART002.c **** *****************************************************************************/
 122:../Dave/Generated/src/UART002/UART002.c **** /*These definitions are included here to avoid compilation errors,
 123:../Dave/Generated/src/UART002/UART002.c ****  since the DBG002 app is not part of the project. All the macros are defined
 124:../Dave/Generated/src/UART002/UART002.c ****  as empty*/ 
 125:../Dave/Generated/src/UART002/UART002.c **** #ifndef _DBG002_H_
 126:../Dave/Generated/src/UART002/UART002.c **** 
 127:../Dave/Generated/src/UART002/UART002.c **** #define DBG002_MESSAGEID_LITERAL
 128:../Dave/Generated/src/UART002/UART002.c **** #define DBG002_ERROR(groupid,messageid,length,value)
 129:../Dave/Generated/src/UART002/UART002.c **** 
 130:../Dave/Generated/src/UART002/UART002.c **** #endif/* End of definitions of dummy Debug Log macros*/                  
 131:../Dave/Generated/src/UART002/UART002.c **** 
 132:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 133:../Dave/Generated/src/UART002/UART002.c **** **                      Private Macro Definitions                             **
 134:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 135:../Dave/Generated/src/UART002/UART002.c **** 
 136:../Dave/Generated/src/UART002/UART002.c ****   
 137:../Dave/Generated/src/UART002/UART002.c **** 
 138:../Dave/Generated/src/UART002/UART002.c ****  
 139:../Dave/Generated/src/UART002/UART002.c ****  /* System Core clock frequency in MHz */ 
 140:../Dave/Generated/src/UART002/UART002.c **** #define UART002_CLOCK  120.0F 
 141:../Dave/Generated/src/UART002/UART002.c **** 
 142:../Dave/Generated/src/UART002/UART002.c **** #define APP_GID DBG002_GID_UART002
 143:../Dave/Generated/src/UART002/UART002.c **** 
 144:../Dave/Generated/src/UART002/UART002.c **** 
 145:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 146:../Dave/Generated/src/UART002/UART002.c **** **                      Private Type Definitions                              **
 147:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 148:../Dave/Generated/src/UART002/UART002.c **** 
 149:../Dave/Generated/src/UART002/UART002.c **** 
 150:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 151:../Dave/Generated/src/UART002/UART002.c **** **                 Private Function Declarations:
 152:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 153:../Dave/Generated/src/UART002/UART002.c **** /**
 154:../Dave/Generated/src/UART002/UART002.c ****  * @ingroup UART002_PrivateFunctions
 155:../Dave/Generated/src/UART002/UART002.c ****  * @{
 156:../Dave/Generated/src/UART002/UART002.c ****  */
 157:../Dave/Generated/src/UART002/UART002.c **** #ifdef UART_DMA_ENABLED 
 158:../Dave/Generated/src/UART002/UART002.c **** /**
 159:../Dave/Generated/src/UART002/UART002.c ****  * Dma receive listener function
 160:../Dave/Generated/src/UART002/UART002.c ****  *          
 161:../Dave/Generated/src/UART002/UART002.c ****  * param[in]   dev dw_device
 162:../Dave/Generated/src/UART002/UART002.c ****  * param[in]   eCode Interrupt type
 163:../Dave/Generated/src/UART002/UART002.c ****  * @return     None
 164:../Dave/Generated/src/UART002/UART002.c ****  *
 165:../Dave/Generated/src/UART002/UART002.c ****  * <b>Reentrant: YES </b><BR>
 166:../Dave/Generated/src/UART002/UART002.c ****  *
 167:../Dave/Generated/src/UART002/UART002.c ****  */
 168:../Dave/Generated/src/UART002/UART002.c **** void UARTDmaRxListener(DMA_IRQType IRQType, uint32_t CbArg);
 169:../Dave/Generated/src/UART002/UART002.c **** 
 170:../Dave/Generated/src/UART002/UART002.c **** 
 171:../Dave/Generated/src/UART002/UART002.c **** /**
 172:../Dave/Generated/src/UART002/UART002.c ****  * Dma transmit listener function
 173:../Dave/Generated/src/UART002/UART002.c ****  *          
 174:../Dave/Generated/src/UART002/UART002.c ****  * param[in]   dev dw_device
 175:../Dave/Generated/src/UART002/UART002.c ****  * param[in]   eCode Interrupt type
 176:../Dave/Generated/src/UART002/UART002.c ****  * @return     None
 177:../Dave/Generated/src/UART002/UART002.c ****  *
 178:../Dave/Generated/src/UART002/UART002.c ****  * <b>Reentrant: YES </b><BR>
 179:../Dave/Generated/src/UART002/UART002.c ****  *
 180:../Dave/Generated/src/UART002/UART002.c ****  */
 181:../Dave/Generated/src/UART002/UART002.c **** void UARTDmaTxListener(DMA_IRQType IRQType, uint32_t CbArg);
 182:../Dave/Generated/src/UART002/UART002.c **** #endif
 183:../Dave/Generated/src/UART002/UART002.c **** 
 184:../Dave/Generated/src/UART002/UART002.c **** /**
 185:../Dave/Generated/src/UART002/UART002.c ****  * Function to initialise UART channel
 186:../Dave/Generated/src/UART002/UART002.c ****  *          
 187:../Dave/Generated/src/UART002/UART002.c ****  * param[in]   Handle Uart channel configuration
 188:../Dave/Generated/src/UART002/UART002.c ****  * @return     None
 189:../Dave/Generated/src/UART002/UART002.c ****  *
 190:../Dave/Generated/src/UART002/UART002.c ****  * <b>Reentrant: YES </b><BR>
 191:../Dave/Generated/src/UART002/UART002.c ****  *
 192:../Dave/Generated/src/UART002/UART002.c ****  */
 193:../Dave/Generated/src/UART002/UART002.c **** void  UART002_lInit(const UART002_HandleType* Handle);
 194:../Dave/Generated/src/UART002/UART002.c **** /**
 195:../Dave/Generated/src/UART002/UART002.c ****  *@}
 196:../Dave/Generated/src/UART002/UART002.c ****  */
 197:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 198:../Dave/Generated/src/UART002/UART002.c **** **                      Global Constant Definitions                           **
 199:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 200:../Dave/Generated/src/UART002/UART002.c **** 
 201:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 202:../Dave/Generated/src/UART002/UART002.c **** **                      Global Variable Definitions                           **
 203:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 204:../Dave/Generated/src/UART002/UART002.c **** 
 205:../Dave/Generated/src/UART002/UART002.c **** 
 206:../Dave/Generated/src/UART002/UART002.c **** osSemaphoreDef(UART002_ChannelSemHandle0);
 207:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 208:../Dave/Generated/src/UART002/UART002.c **** **                      Private Constant Definitions                          **
 209:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 210:../Dave/Generated/src/UART002/UART002.c **** 
 211:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 212:../Dave/Generated/src/UART002/UART002.c **** **                 Function like macro definitions                            **
 213:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 214:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 215:../Dave/Generated/src/UART002/UART002.c **** **                      Private Function Definitions                          **
 216:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 217:../Dave/Generated/src/UART002/UART002.c **** 
 218:../Dave/Generated/src/UART002/UART002.c **** #ifdef UART_DMA_ENABLED
 219:../Dave/Generated/src/UART002/UART002.c **** /* Dma receive listener function */
 220:../Dave/Generated/src/UART002/UART002.c **** void UARTDmaRxListener(DMA_IRQType IRQType, uint32_t CbArg)
 221:../Dave/Generated/src/UART002/UART002.c **** {
 222:../Dave/Generated/src/UART002/UART002.c ****   /* <<<DD_UART002_non_API_1>>>*/
 223:../Dave/Generated/src/UART002/UART002.c ****   UART002_LocalStructType* Config = (UART002_LocalStructType*)CbArg;	
 224:../Dave/Generated/src/UART002/UART002.c ****   UART002_HandleType* Handle = (UART002_HandleType*)Config->AppInstanceHandle;
 225:../Dave/Generated/src/UART002/UART002.c ****   if(IRQType == DMA_IRQ_ERR)
 226:../Dave/Generated/src/UART002/UART002.c ****   {
 227:../Dave/Generated/src/UART002/UART002.c ****     /* Disable standard transmit interrupt */
 228:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->RBCTR &= \
 229:../Dave/Generated/src/UART002/UART002.c ****                       ~(((uint32_t)USIC_CH_RBCTR_SRBIEN_Msk));
 230:../Dave/Generated/src/UART002/UART002.c ****     USIC_FlushRxFIFO(Handle->UartRegs);
 231:../Dave/Generated/src/UART002/UART002.c ****     Config->Status = UART002_TRANSFER_FAILED;
 232:../Dave/Generated/src/UART002/UART002.c ****     /* Transfer failed. Release the channel */
 233:../Dave/Generated/src/UART002/UART002.c ****     /* Signal the task that Job is completed */
 234:../Dave/Generated/src/UART002/UART002.c **** 	osSignalSet(Config->ThreadID,Config->SignalId);
 235:../Dave/Generated/src/UART002/UART002.c ****     /* Release channel semaphore */
 236:../Dave/Generated/src/UART002/UART002.c **** 	osSemaphoreRelease(Handle->DynamicData->ChannelSemId);
 237:../Dave/Generated/src/UART002/UART002.c ****   }
 238:../Dave/Generated/src/UART002/UART002.c ****   
 239:../Dave/Generated/src/UART002/UART002.c ****   if(IRQType == DMA_IRQ_TFR) 
 240:../Dave/Generated/src/UART002/UART002.c ****   {
 241:../Dave/Generated/src/UART002/UART002.c ****     /* Disable standard receive and error event interrupt */
 242:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->RBCTR &= \
 243:../Dave/Generated/src/UART002/UART002.c ****                       ~(((uint32_t)USIC_CH_RBCTR_SRBIEN_Msk));
 244:../Dave/Generated/src/UART002/UART002.c ****     USIC_FlushRxFIFO(Handle->UartRegs);
 245:../Dave/Generated/src/UART002/UART002.c **** 
 246:../Dave/Generated/src/UART002/UART002.c ****     Config->Status = UART002_TRANSFER_SUCCESS;
 247:../Dave/Generated/src/UART002/UART002.c ****     /* Transfer success. Release the channel */
 248:../Dave/Generated/src/UART002/UART002.c ****     /* Signal the task that Job is complete */
 249:../Dave/Generated/src/UART002/UART002.c **** 	osSignalSet(Config->ThreadID,Config->SignalId);
 250:../Dave/Generated/src/UART002/UART002.c ****     /* Release channel semaphore */
 251:../Dave/Generated/src/UART002/UART002.c **** 	osSemaphoreRelease(Handle->DynamicData->ChannelSemId);
 252:../Dave/Generated/src/UART002/UART002.c ****   }
 253:../Dave/Generated/src/UART002/UART002.c **** }
 254:../Dave/Generated/src/UART002/UART002.c **** 
 255:../Dave/Generated/src/UART002/UART002.c **** 
 256:../Dave/Generated/src/UART002/UART002.c **** /* Dma transmit listener function */
 257:../Dave/Generated/src/UART002/UART002.c **** void UARTDmaTxListener(DMA_IRQType IRQType, uint32_t CbArg)
 258:../Dave/Generated/src/UART002/UART002.c **** {
 259:../Dave/Generated/src/UART002/UART002.c **** 	  /* <<<DD_UART002_non_API_2>>>*/
 260:../Dave/Generated/src/UART002/UART002.c ****    UART002_LocalStructType* Config = (UART002_LocalStructType*)CbArg;
 261:../Dave/Generated/src/UART002/UART002.c ****    UART002_HandleType* Handle = (UART002_HandleType*)Config->AppInstanceHandle;
 262:../Dave/Generated/src/UART002/UART002.c ****    if(IRQType == DMA_IRQ_ERR)
 263:../Dave/Generated/src/UART002/UART002.c ****    {
 264:../Dave/Generated/src/UART002/UART002.c ****     /* DMA error interrupt occured */
 265:../Dave/Generated/src/UART002/UART002.c ****    
 266:../Dave/Generated/src/UART002/UART002.c ****       /* Disable standard transmit and error event interrupt */
 267:../Dave/Generated/src/UART002/UART002.c ****       Handle->UartRegs->TBCTR &= \
 268:../Dave/Generated/src/UART002/UART002.c ****                           ~(((uint32_t)USIC_CH_TBCTR_STBIEN_Msk));
 269:../Dave/Generated/src/UART002/UART002.c ****       USIC_FlushTxFIFO(Handle->UartRegs);
 270:../Dave/Generated/src/UART002/UART002.c ****       Config->Status = UART002_TRANSFER_FAILED;
 271:../Dave/Generated/src/UART002/UART002.c ****       /* Transfer failed. Release the channel */
 272:../Dave/Generated/src/UART002/UART002.c ****       /* Signal the task that Job is complete */
 273:../Dave/Generated/src/UART002/UART002.c **** 		  osSignalSet(Config->ThreadID,Config->SignalId);
 274:../Dave/Generated/src/UART002/UART002.c ****       /* Release channel semaphore */
 275:../Dave/Generated/src/UART002/UART002.c **** 		  osSemaphoreRelease(Handle->DynamicData->ChannelSemId);
 276:../Dave/Generated/src/UART002/UART002.c ****     }
 277:../Dave/Generated/src/UART002/UART002.c **** 	if(IRQType == DMA_IRQ_TFR) 
 278:../Dave/Generated/src/UART002/UART002.c ****     {
 279:../Dave/Generated/src/UART002/UART002.c ****     /*DMA transfer completed */
 280:../Dave/Generated/src/UART002/UART002.c ****       /* Disable standard transmit and error event interrupt */
 281:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->TBCTR &= \
 282:../Dave/Generated/src/UART002/UART002.c ****                           ~(((uint32_t)USIC_CH_TBCTR_STBIEN_Msk));
 283:../Dave/Generated/src/UART002/UART002.c ****     Config->Status = UART002_TRANSFER_SUCCESS;
 284:../Dave/Generated/src/UART002/UART002.c ****      /* Transfer success. Release the channel */
 285:../Dave/Generated/src/UART002/UART002.c ****       /* Signal the task that Job is complete */
 286:../Dave/Generated/src/UART002/UART002.c **** 		osSignalSet(Config->ThreadID,Config->SignalId);
 287:../Dave/Generated/src/UART002/UART002.c ****     /* Release channel semaphore */
 288:../Dave/Generated/src/UART002/UART002.c **** 		osSemaphoreRelease(Handle->DynamicData->ChannelSemId);
 289:../Dave/Generated/src/UART002/UART002.c **** 	}
 290:../Dave/Generated/src/UART002/UART002.c **** }
 291:../Dave/Generated/src/UART002/UART002.c **** #endif
 292:../Dave/Generated/src/UART002/UART002.c **** 
 293:../Dave/Generated/src/UART002/UART002.c **** /* Initialises the App based on User provide configuration. */
 294:../Dave/Generated/src/UART002/UART002.c ****  
 295:../Dave/Generated/src/UART002/UART002.c **** void  UART002_lInit(const UART002_HandleType* Handle)
 296:../Dave/Generated/src/UART002/UART002.c **** { 
 260              		.loc 2 296 0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 16
 263              		@ frame_needed = 1, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 265 0000 80B4     		push	{r7}
 266              	.LCFI11:
 267              		.cfi_def_cfa_offset 4
 268              		.cfi_offset 7, -4
 269 0002 85B0     		sub	sp, sp, #20
 270              	.LCFI12:
 271              		.cfi_def_cfa_offset 24
 272 0004 00AF     		add	r7, sp, #0
 273              	.LCFI13:
 274              		.cfi_def_cfa_register 7
 275 0006 7860     		str	r0, [r7, #4]
 297:../Dave/Generated/src/UART002/UART002.c ****   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 276              		.loc 2 297 0
 277 0008 7B68     		ldr	r3, [r7, #4]
 278 000a 1B69     		ldr	r3, [r3, #16]
 279 000c FB60     		str	r3, [r7, #12]
 298:../Dave/Generated/src/UART002/UART002.c ****   
 299:../Dave/Generated/src/UART002/UART002.c ****  /* <<<DD_UART002_API_1>>>*/
 300:../Dave/Generated/src/UART002/UART002.c **** 
 301:../Dave/Generated/src/UART002/UART002.c ****   /** UART initialisation  */
 302:../Dave/Generated/src/UART002/UART002.c ****   /* Disable UART mode before configuring all USIC registers to avoid unintended edges */ 
 303:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));    
 280              		.loc 2 303 0
 281 000e FB68     		ldr	r3, [r7, #12]
 282 0010 1B6C     		ldr	r3, [r3, #64]
 283 0012 23F00202 		bic	r2, r3, #2
 284 0016 FB68     		ldr	r3, [r7, #12]
 285 0018 1A64     		str	r2, [r3, #64]
 304:../Dave/Generated/src/UART002/UART002.c ****  
 305:../Dave/Generated/src/UART002/UART002.c ****   /* Enable the USIC Channel */
 306:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->KSCFG |= (uint32_t)(((USIC_CH_KSCFG_MODEN_Msk)) | \
 286              		.loc 2 306 0
 287 001a FB68     		ldr	r3, [r7, #12]
 288 001c DB68     		ldr	r3, [r3, #12]
 289 001e 43F00302 		orr	r2, r3, #3
 290 0022 FB68     		ldr	r3, [r7, #12]
 291 0024 DA60     		str	r2, [r3, #12]
 307:../Dave/Generated/src/UART002/UART002.c ****                      ((0x01UL   << USIC_CH_KSCFG_BPMODEN_Pos) \
 308:../Dave/Generated/src/UART002/UART002.c ****                                           &  USIC_CH_KSCFG_BPMODEN_Msk));
 309:../Dave/Generated/src/UART002/UART002.c **** 
 310:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of USIC Channel Fractional Divider */
 311:../Dave/Generated/src/UART002/UART002.c ****   
 312:../Dave/Generated/src/UART002/UART002.c ****   /* Fractional divider mode selected */
 313:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->FDR |= (uint32_t)(( 2UL << USIC_CH_FDR_DM_Pos) \
 292              		.loc 2 313 0
 293 0026 FB68     		ldr	r3, [r7, #12]
 294 0028 1B69     		ldr	r3, [r3, #16]
 295 002a 43F40042 		orr	r2, r3, #32768
 296 002e FB68     		ldr	r3, [r7, #12]
 297 0030 1A61     		str	r2, [r3, #16]
 314:../Dave/Generated/src/UART002/UART002.c ****                     & USIC_CH_FDR_DM_Msk);
 315:../Dave/Generated/src/UART002/UART002.c ****  
 316:../Dave/Generated/src/UART002/UART002.c ****   /* Set the step value */
 317:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->FDR &= (uint32_t)~(USIC_CH_FDR_STEP_Msk);
 298              		.loc 2 317 0
 299 0032 FB68     		ldr	r3, [r7, #12]
 300 0034 1B69     		ldr	r3, [r3, #16]
 301 0036 23F47F73 		bic	r3, r3, #1020
 302 003a 23F00303 		bic	r3, r3, #3
 303 003e FA68     		ldr	r2, [r7, #12]
 304 0040 1361     		str	r3, [r2, #16]
 318:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->FDR |= (uint32_t)( (Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 305              		.loc 2 318 0
 306 0042 FB68     		ldr	r3, [r7, #12]
 307 0044 1A69     		ldr	r2, [r3, #16]
 308 0046 7B68     		ldr	r3, [r7, #4]
 309 0048 1B8B     		ldrh	r3, [r3, #24]
 310 004a 4FEA8353 		lsl	r3, r3, #22
 311 004e 4FEA9353 		lsr	r3, r3, #22
 312 0052 1A43     		orrs	r2, r2, r3
 313 0054 FB68     		ldr	r3, [r7, #12]
 314 0056 1A61     		str	r2, [r3, #16]
 319:../Dave/Generated/src/UART002/UART002.c **** 		
 320:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->BRG |= (uint32_t)((( (Handle->BGR_PCTQ)  << USIC_CH_BRG_PCTQ_Pos) & \
 315              		.loc 2 320 0
 316 0058 FB68     		ldr	r3, [r7, #12]
 317 005a 5A69     		ldr	r2, [r3, #20]
 318 005c 7B68     		ldr	r3, [r7, #4]
 319 005e 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 320 0062 4FEA0323 		lsl	r3, r3, #8
 321 0066 03F44071 		and	r1, r3, #768
 321:../Dave/Generated/src/UART002/UART002.c ****     USIC_CH_BRG_PCTQ_Msk  ) | \
 322:../Dave/Generated/src/UART002/UART002.c ****     (((Handle->BGR_DCTQ)  << USIC_CH_BRG_DCTQ_Pos) &  USIC_CH_BRG_DCTQ_Msk));
 322              		.loc 2 322 0
 323 006a 7B68     		ldr	r3, [r7, #4]
 324 006c 9B8B     		ldrh	r3, [r3, #28]
 325 006e 4FEA8323 		lsl	r3, r3, #10
 326 0072 03F4F843 		and	r3, r3, #31744
 320:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->BRG |= (uint32_t)((( (Handle->BGR_PCTQ)  << USIC_CH_BRG_PCTQ_Pos) & \
 327              		.loc 2 320 0
 328 0076 0B43     		orrs	r3, r3, r1
 329 0078 1A43     		orrs	r2, r2, r3
 330 007a FB68     		ldr	r3, [r7, #12]
 331 007c 5A61     		str	r2, [r3, #20]
 323:../Dave/Generated/src/UART002/UART002.c **** 
 324:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->BRG &= (uint32_t)~(USIC_CH_BRG_PDIV_Msk);
 332              		.loc 2 324 0
 333 007e FB68     		ldr	r3, [r7, #12]
 334 0080 5B69     		ldr	r3, [r3, #20]
 335 0082 23F07F73 		bic	r3, r3, #66846720
 336 0086 23F44033 		bic	r3, r3, #196608
 337 008a FA68     		ldr	r2, [r7, #12]
 338 008c 5361     		str	r3, [r2, #20]
 325:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->BRG |= (uint32_t)(((Handle->BGR_PDIV)  << USIC_CH_BRG_PDIV_Pos) \
 339              		.loc 2 325 0
 340 008e FB68     		ldr	r3, [r7, #12]
 341 0090 5A69     		ldr	r2, [r3, #20]
 342 0092 7B68     		ldr	r3, [r7, #4]
 343 0094 5B8B     		ldrh	r3, [r3, #26]
 344 0096 4FEA0343 		lsl	r3, r3, #16
 345 009a 1946     		mov	r1, r3
 346 009c 4FF00003 		mov	r3, #0
 347 00a0 C0F2FF33 		movt	r3, 1023
 348 00a4 0B40     		ands	r3, r3, r1
 349 00a6 1A43     		orrs	r2, r2, r3
 350 00a8 FB68     		ldr	r3, [r7, #12]
 351 00aa 5A61     		str	r2, [r3, #20]
 326:../Dave/Generated/src/UART002/UART002.c **** 		                           &  USIC_CH_BRG_PDIV_Msk);
 327:../Dave/Generated/src/UART002/UART002.c **** 
 328:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of USIC Shift Control */
 329:../Dave/Generated/src/UART002/UART002.c ****   /* Transmit/Receive LSB first is selected  */
 330:../Dave/Generated/src/UART002/UART002.c ****   /* Transmission Mode (TRM) = 1  */
 331:../Dave/Generated/src/UART002/UART002.c ****   /* Passive Data Level (PDL) = 1 */
 332:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->SCTR |= (uint32_t)(((0x01UL  << USIC_CH_SCTR_PDL_Pos) & \
 352              		.loc 2 332 0
 353 00ac FB68     		ldr	r3, [r7, #12]
 354 00ae 5B6B     		ldr	r3, [r3, #52]
 355 00b0 43F48172 		orr	r2, r3, #258
 356 00b4 FB68     		ldr	r3, [r7, #12]
 357 00b6 5A63     		str	r2, [r3, #52]
 333:../Dave/Generated/src/UART002/UART002.c ****                       USIC_CH_SCTR_PDL_Msk ) | \
 334:../Dave/Generated/src/UART002/UART002.c ****                      ((0x01UL  << USIC_CH_SCTR_TRM_Pos) &  \
 335:../Dave/Generated/src/UART002/UART002.c ****                       USIC_CH_SCTR_TRM_Msk));
 336:../Dave/Generated/src/UART002/UART002.c ****   
 337:../Dave/Generated/src/UART002/UART002.c ****   /* Configure Word length and frame length */
 338:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->SCTR |= (uint32_t)(((uint32_t)(Handle->ChConfig.DataBits  << (uint32_t)USIC_CH_SCTR_FLE
 358              		.loc 2 338 0
 359 00b8 FB68     		ldr	r3, [r7, #12]
 360 00ba 5A6B     		ldr	r2, [r3, #52]
 361 00bc 7B68     		ldr	r3, [r7, #4]
 362 00be 9B89     		ldrh	r3, [r3, #12]
 363 00c0 4FEA0343 		lsl	r3, r3, #16
 364 00c4 03F47C11 		and	r1, r3, #4128768
 339:../Dave/Generated/src/UART002/UART002.c ****   USIC_CH_SCTR_FLE_Msk ) | \
 340:../Dave/Generated/src/UART002/UART002.c ****   (((uint32_t)Handle->ChConfig.DataBits  << USIC_CH_SCTR_WLE_Pos) &  USIC_CH_SCTR_WLE_Msk));
 365              		.loc 2 340 0
 366 00c8 7B68     		ldr	r3, [r7, #4]
 367 00ca 9B89     		ldrh	r3, [r3, #12]
 368 00cc 4FEA0363 		lsl	r3, r3, #24
 369 00d0 03F07063 		and	r3, r3, #251658240
 338:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->SCTR |= (uint32_t)(((uint32_t)(Handle->ChConfig.DataBits  << (uint32_t)USIC_CH_SCTR_FLE
 370              		.loc 2 338 0
 371 00d4 0B43     		orrs	r3, r3, r1
 372 00d6 1A43     		orrs	r2, r2, r3
 373 00d8 FB68     		ldr	r3, [r7, #12]
 374 00da 5A63     		str	r2, [r3, #52]
 341:../Dave/Generated/src/UART002/UART002.c ****   
 342:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of Protocol Control Register */ 
 343:../Dave/Generated/src/UART002/UART002.c ****   /* Sample Mode (SMD) = 1 */
 344:../Dave/Generated/src/UART002/UART002.c ****   /* Sample Point (SP) = 8 */
 345:../Dave/Generated/src/UART002/UART002.c ****   /* Pulse Length (PL) = 0 */
 346:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->PCR_ASCMode &= (uint32_t)~USIC_CH_PCR_ASCMode_STPB_Msk;
 375              		.loc 2 346 0
 376 00dc FB68     		ldr	r3, [r7, #12]
 377 00de DB6B     		ldr	r3, [r3, #60]
 378 00e0 23F00202 		bic	r2, r3, #2
 379 00e4 FB68     		ldr	r3, [r7, #12]
 380 00e6 DA63     		str	r2, [r3, #60]
 347:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->PCR_ASCMode |= (uint32_t)(((0x01UL  & USIC_CH_PCR_ASCMode_SMD_Msk)) | \
 381              		.loc 2 347 0
 382 00e8 FB68     		ldr	r3, [r7, #12]
 383 00ea DA6B     		ldr	r2, [r3, #60]
 348:../Dave/Generated/src/UART002/UART002.c ****     ((uint32_t)((uint32_t)Handle->ChConfig.StopBit  << (uint32_t)USIC_CH_PCR_ASCMode_STPB_Pos) & \
 384              		.loc 2 348 0
 385 00ec 7B68     		ldr	r3, [r7, #4]
 386 00ee 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 387 00f0 4FEA4303 		lsl	r3, r3, #1
 388 00f4 03F00201 		and	r1, r3, #2
 349:../Dave/Generated/src/UART002/UART002.c ****     USIC_CH_PCR_ASCMode_STPB_Msk) | \
 350:../Dave/Generated/src/UART002/UART002.c ****     ((uint32_t)((Handle->BGR_SP)  << (uint32_t)USIC_CH_PCR_ASCMode_SP_Pos) & \
 389              		.loc 2 350 0
 390 00f8 7B68     		ldr	r3, [r7, #4]
 391 00fa DB8B     		ldrh	r3, [r3, #30]
 392 00fc 4FEA0323 		lsl	r3, r3, #8
 393 0100 03F4F853 		and	r3, r3, #7936
 347:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->PCR_ASCMode |= (uint32_t)(((0x01UL  & USIC_CH_PCR_ASCMode_SMD_Msk)) | \
 394              		.loc 2 347 0
 395 0104 0B43     		orrs	r3, r3, r1
 396 0106 1343     		orrs	r3, r3, r2
 397 0108 43F00102 		orr	r2, r3, #1
 398 010c FB68     		ldr	r3, [r7, #12]
 399 010e DA63     		str	r2, [r3, #60]
 351:../Dave/Generated/src/UART002/UART002.c ****     USIC_CH_PCR_ASCMode_SP_Msk));
 352:../Dave/Generated/src/UART002/UART002.c ****       
 353:../Dave/Generated/src/UART002/UART002.c **** 
 354:../Dave/Generated/src/UART002/UART002.c ****   
 355:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of USIC Transmit Control/Status Register */ 
 356:../Dave/Generated/src/UART002/UART002.c ****   /* TBUF Data Enable (TDEN) = 1 */
 357:../Dave/Generated/src/UART002/UART002.c ****   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
 358:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->TCSR |= (uint32_t)(((0x01UL  << USIC_CH_TCSR_TDEN_Pos) & \
 400              		.loc 2 358 0
 401 0110 FB68     		ldr	r3, [r7, #12]
 402 0112 9B6B     		ldr	r3, [r3, #56]
 403 0114 43F4A062 		orr	r2, r3, #1280
 404 0118 FB68     		ldr	r3, [r7, #12]
 405 011a 9A63     		str	r2, [r3, #56]
 359:../Dave/Generated/src/UART002/UART002.c ****                         USIC_CH_TCSR_TDEN_Msk ) | \
 360:../Dave/Generated/src/UART002/UART002.c ****                         ((uint32_t)(0x01UL  << USIC_CH_TCSR_TDSSM_Pos) & \
 361:../Dave/Generated/src/UART002/UART002.c ****                         USIC_CH_TCSR_TDSSM_Msk));
 362:../Dave/Generated/src/UART002/UART002.c ****     
 363:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of Protocol Status Register */ 
 364:../Dave/Generated/src/UART002/UART002.c ****   /* TBIF is set to simplify polling*/
 365:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->PSR_ASCMode |= (uint32_t)\
 406              		.loc 2 365 0
 407 011c FB68     		ldr	r3, [r7, #12]
 408 011e 9B6C     		ldr	r3, [r3, #72]
 409 0120 43F40052 		orr	r2, r3, #8192
 410 0124 FB68     		ldr	r3, [r7, #12]
 411 0126 9A64     		str	r2, [r3, #72]
 366:../Dave/Generated/src/UART002/UART002.c ****                      ((0x01UL  << USIC_CH_PSR_ASCMode_TBIF_Pos) & \
 367:../Dave/Generated/src/UART002/UART002.c ****                       USIC_CH_PSR_ASCMode_TBIF_Msk);
 368:../Dave/Generated/src/UART002/UART002.c ****   /* Receive fifo buffer configuration */
 369:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->RBCTR |= (uint32_t)((((0x01UL   << USIC_CH_RBCTR_LOF_Pos) & \
 412              		.loc 2 369 0
 413 0128 FB68     		ldr	r3, [r7, #12]
 414 012a D3F80C31 		ldr	r3, [r3, #268]
 415 012e 43F08052 		orr	r2, r3, #268435456
 416 0132 FB68     		ldr	r3, [r7, #12]
 417 0134 C3F80C21 		str	r2, [r3, #268]
 370:../Dave/Generated/src/UART002/UART002.c ****                         USIC_CH_RBCTR_LOF_Msk)));
 371:../Dave/Generated/src/UART002/UART002.c ****    /* Fifo trigger level configuration as per user selected mode */
 372:../Dave/Generated/src/UART002/UART002.c ****   if((Handle->DMAMode == UART002_DMA_NONE) || \
 418              		.loc 2 372 0
 419 0138 7B68     		ldr	r3, [r7, #4]
 420 013a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 421 013c 002B     		cmp	r3, #0
 422 013e 03D0     		beq	.L12
 373:../Dave/Generated/src/UART002/UART002.c ****                               (Handle->DMAMode == UART002_RX_DMA) )
 423              		.loc 2 373 0 discriminator 1
 424 0140 7B68     		ldr	r3, [r7, #4]
 425 0142 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 372:../Dave/Generated/src/UART002/UART002.c ****   if((Handle->DMAMode == UART002_DMA_NONE) || \
 426              		.loc 2 372 0 discriminator 1
 427 0144 012B     		cmp	r3, #1
 428 0146 0DD1     		bne	.L13
 429              	.L12:
 374:../Dave/Generated/src/UART002/UART002.c ****   {
 375:../Dave/Generated/src/UART002/UART002.c ****     UartRegs->TBCTR |= (uint32_t)(((uint32_t)Handle->TxFIFOTrigger  << \
 430              		.loc 2 375 0
 431 0148 FB68     		ldr	r3, [r7, #12]
 432 014a D3F80821 		ldr	r2, [r3, #264]
 433 014e 7B68     		ldr	r3, [r7, #4]
 434 0150 DB7D     		ldrb	r3, [r3, #23]	@ zero_extendqisi2
 435 0152 4FEA0323 		lsl	r3, r3, #8
 436 0156 03F47C53 		and	r3, r3, #16128
 437 015a 1A43     		orrs	r2, r2, r3
 438 015c FB68     		ldr	r3, [r7, #12]
 439 015e C3F80821 		str	r2, [r3, #264]
 440 0162 07E0     		b	.L14
 441              	.L13:
 376:../Dave/Generated/src/UART002/UART002.c ****                  USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk);
 377:../Dave/Generated/src/UART002/UART002.c ****   }
 378:../Dave/Generated/src/UART002/UART002.c ****   else 
 379:../Dave/Generated/src/UART002/UART002.c ****   {
 380:../Dave/Generated/src/UART002/UART002.c ****      UartRegs->TBCTR |= \
 442              		.loc 2 380 0
 443 0164 FB68     		ldr	r3, [r7, #12]
 444 0166 D3F80831 		ldr	r3, [r3, #264]
 445 016a 43F48072 		orr	r2, r3, #256
 446 016e FB68     		ldr	r3, [r7, #12]
 447 0170 C3F80821 		str	r2, [r3, #264]
 448              	.L14:
 381:../Dave/Generated/src/UART002/UART002.c ****     		 (uint32_t)(((0x1UL)  << \
 382:../Dave/Generated/src/UART002/UART002.c ****                  USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk);
 383:../Dave/Generated/src/UART002/UART002.c ****   }
 384:../Dave/Generated/src/UART002/UART002.c ****   
 385:../Dave/Generated/src/UART002/UART002.c ****   /* Configure Parity*/
 386:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->CCR &= ~((uint32_t)USIC_CH_CCR_PM_Msk);
 449              		.loc 2 386 0
 450 0174 FB68     		ldr	r3, [r7, #12]
 451 0176 1B6C     		ldr	r3, [r3, #64]
 452 0178 23F44072 		bic	r2, r3, #768
 453 017c FB68     		ldr	r3, [r7, #12]
 454 017e 1A64     		str	r2, [r3, #64]
 387:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->CCR |= (uint32_t)( ((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 455              		.loc 2 387 0
 456 0180 FB68     		ldr	r3, [r7, #12]
 457 0182 1A6C     		ldr	r2, [r3, #64]
 388:../Dave/Generated/src/UART002/UART002.c ****   (((uint32_t)(Handle->ChConfig.Parity)  << USIC_CH_CCR_PM_Pos) & \
 458              		.loc 2 388 0
 459 0184 7B68     		ldr	r3, [r7, #4]
 460 0186 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 461 0188 4FEA0323 		lsl	r3, r3, #8
 462 018c 03F44073 		and	r3, r3, #768
 387:../Dave/Generated/src/UART002/UART002.c ****   UartRegs->CCR |= (uint32_t)( ((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 463              		.loc 2 387 0
 464 0190 1343     		orrs	r3, r3, r2
 465 0192 43F00202 		orr	r2, r3, #2
 466 0196 FB68     		ldr	r3, [r7, #12]
 467 0198 1A64     		str	r2, [r3, #64]
 389:../Dave/Generated/src/UART002/UART002.c ****   USIC_CH_CCR_PM_Msk));
 390:../Dave/Generated/src/UART002/UART002.c ****     
 391:../Dave/Generated/src/UART002/UART002.c **** }
 468              		.loc 2 391 0
 469 019a 07F11407 		add	r7, r7, #20
 470 019e BD46     		mov	sp, r7
 471 01a0 80BC     		pop	{r7}
 472 01a2 7047     		bx	lr
 473              		.cfi_endproc
 474              	.LFE113:
 476              		.section	.text.UART002_Init,"ax",%progbits
 477              		.align	2
 478              		.global	UART002_Init
 479              		.thumb
 480              		.thumb_func
 482              	UART002_Init:
 483              	.LFB114:
 392:../Dave/Generated/src/UART002/UART002.c **** 
 393:../Dave/Generated/src/UART002/UART002.c **** #ifdef UART_DMA_ENABLED
 394:../Dave/Generated/src/UART002/UART002.c **** static void UART002_lFindMSize
 395:../Dave/Generated/src/UART002/UART002.c **** (
 396:../Dave/Generated/src/UART002/UART002.c ****  UART002_HandleType* Handle,
 397:../Dave/Generated/src/UART002/UART002.c ****  DMA003_ChannelConfigType* Config,
 398:../Dave/Generated/src/UART002/UART002.c ****  uint16_t BlockSize
 399:../Dave/Generated/src/UART002/UART002.c **** )
 400:../Dave/Generated/src/UART002/UART002.c **** {
 401:../Dave/Generated/src/UART002/UART002.c **** 	if(BlockSize < 4)
 402:../Dave/Generated/src/UART002/UART002.c **** 	{
 403:../Dave/Generated/src/UART002/UART002.c **** 		Config->SrcMSize      =  DMA_MSIZE_1;
 404:../Dave/Generated/src/UART002/UART002.c **** 		Config->DstMSize      =  DMA_MSIZE_1;
 405:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->Msize = 1;
 406:../Dave/Generated/src/UART002/UART002.c **** 	}
 407:../Dave/Generated/src/UART002/UART002.c **** 	else if(BlockSize < 8)
 408:../Dave/Generated/src/UART002/UART002.c **** 	{
 409:../Dave/Generated/src/UART002/UART002.c **** 		Config->SrcMSize      =  DMA_MSIZE_4;
 410:../Dave/Generated/src/UART002/UART002.c **** 		Config->DstMSize      =  DMA_MSIZE_4;
 411:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->Msize = 4;
 412:../Dave/Generated/src/UART002/UART002.c **** 	}
 413:../Dave/Generated/src/UART002/UART002.c **** 	else
 414:../Dave/Generated/src/UART002/UART002.c **** 	{
 415:../Dave/Generated/src/UART002/UART002.c **** 		Config->SrcMSize      =  DMA_MSIZE_8;
 416:../Dave/Generated/src/UART002/UART002.c **** 		Config->DstMSize      =  DMA_MSIZE_8;
 417:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->Msize = 8;
 418:../Dave/Generated/src/UART002/UART002.c **** 	}
 419:../Dave/Generated/src/UART002/UART002.c **** }
 420:../Dave/Generated/src/UART002/UART002.c **** #endif
 421:../Dave/Generated/src/UART002/UART002.c **** 
 422:../Dave/Generated/src/UART002/UART002.c **** /*******************************************************************************
 423:../Dave/Generated/src/UART002/UART002.c **** **                      Public Function Definitions                           **
 424:../Dave/Generated/src/UART002/UART002.c **** *******************************************************************************/
 425:../Dave/Generated/src/UART002/UART002.c **** void UART002_Init(void)
 426:../Dave/Generated/src/UART002/UART002.c **** { 
 484              		.loc 2 426 0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 1, uses_anonymous_args = 0
 488 0000 98B5     		push	{r3, r4, r7, lr}
 489              	.LCFI14:
 490              		.cfi_def_cfa_offset 16
 491              		.cfi_offset 3, -16
 492              		.cfi_offset 4, -12
 493              		.cfi_offset 7, -8
 494              		.cfi_offset 14, -4
 495 0002 00AF     		add	r7, sp, #0
 496              	.LCFI15:
 497              		.cfi_def_cfa_register 7
 427:../Dave/Generated/src/UART002/UART002.c ****   /* Reset the Peripheral*/
 428:../Dave/Generated/src/UART002/UART002.c ****   RESET001_DeassertReset(PER0_USIC0); 
 498              		.loc 2 428 0
 499 0004 4FF40060 		mov	r0, #2048
 500 0008 FFF7FEFF 		bl	RESET001_DeassertReset
 429:../Dave/Generated/src/UART002/UART002.c ****   
 430:../Dave/Generated/src/UART002/UART002.c ****   UART002_lInit(&UART002_Handle0); 
 501              		.loc 2 430 0
 502 000c 40F20000 		movw	r0, #:lower16:UART002_Handle0
 503 0010 C0F20000 		movt	r0, #:upper16:UART002_Handle0
 504 0014 FFF7FEFF 		bl	UART002_lInit
 431:../Dave/Generated/src/UART002/UART002.c ****   NVIC_SetPriority((IRQn_Type)89,NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 505              		.loc 2 431 0
 506 0018 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 507 001c 0346     		mov	r3, r0
 508 001e 1846     		mov	r0, r3
 509 0020 4FF03F01 		mov	r1, #63
 510 0024 4FF00002 		mov	r2, #0
 511 0028 FFF7FEFF 		bl	NVIC_EncodePriority
 512 002c 0346     		mov	r3, r0
 513 002e 4FF05900 		mov	r0, #89
 514 0032 1946     		mov	r1, r3
 515 0034 FFF7FEFF 		bl	NVIC_SetPriority
 432:../Dave/Generated/src/UART002/UART002.c **** 		                          63U,0U));
 433:../Dave/Generated/src/UART002/UART002.c ****   NVIC_SetPriority((IRQn_Type)87,NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 516              		.loc 2 433 0
 517 0038 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 518 003c 0346     		mov	r3, r0
 519 003e 1846     		mov	r0, r3
 520 0040 4FF03F01 		mov	r1, #63
 521 0044 4FF00002 		mov	r2, #0
 522 0048 FFF7FEFF 		bl	NVIC_EncodePriority
 523 004c 0346     		mov	r3, r0
 524 004e 4FF05700 		mov	r0, #87
 525 0052 1946     		mov	r1, r3
 526 0054 FFF7FEFF 		bl	NVIC_SetPriority
 434:../Dave/Generated/src/UART002/UART002.c **** 		                          63U,0U));  
 435:../Dave/Generated/src/UART002/UART002.c ****   NVIC_EnableIRQ((IRQn_Type)89);
 527              		.loc 2 435 0
 528 0058 4FF05900 		mov	r0, #89
 529 005c FFF7FEFF 		bl	NVIC_EnableIRQ
 436:../Dave/Generated/src/UART002/UART002.c ****   NVIC_EnableIRQ((IRQn_Type)87);
 530              		.loc 2 436 0
 531 0060 4FF05700 		mov	r0, #87
 532 0064 FFF7FEFF 		bl	NVIC_EnableIRQ
 437:../Dave/Generated/src/UART002/UART002.c ****   UART002_Handle0.DynamicData->ChannelSemId = \
 533              		.loc 2 437 0
 534 0068 40F20003 		movw	r3, #:lower16:UART002_Handle0
 535 006c C0F20003 		movt	r3, #:upper16:UART002_Handle0
 536 0070 1C68     		ldr	r4, [r3, #0]
 438:../Dave/Generated/src/UART002/UART002.c ****         osSemaphoreCreate(osSemaphore(UART002_ChannelSemHandle0),1);      
 537              		.loc 2 438 0
 538 0072 40F20000 		movw	r0, #:lower16:os_semaphore_def_UART002_ChannelSemHandle0
 539 0076 C0F20000 		movt	r0, #:upper16:os_semaphore_def_UART002_ChannelSemHandle0
 540 007a 4FF00101 		mov	r1, #1
 541 007e FFF7FEFF 		bl	osSemaphoreCreate
 542 0082 0346     		mov	r3, r0
 437:../Dave/Generated/src/UART002/UART002.c ****   UART002_Handle0.DynamicData->ChannelSemId = \
 543              		.loc 2 437 0
 544 0084 6360     		str	r3, [r4, #4]
 439:../Dave/Generated/src/UART002/UART002.c ****     
 440:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of TX Pin 5.1 based on User configuration */
 441:../Dave/Generated/src/UART002/UART002.c ****   PORT5->PDR0  &= (~(PORT5_PDR0_PD1_Msk));  
 545              		.loc 2 441 0
 546 0086 4FF40543 		mov	r3, #34048
 547 008a C4F60203 		movt	r3, 18434
 548 008e 4FF40542 		mov	r2, #34048
 549 0092 C4F60202 		movt	r2, 18434
 550 0096 126C     		ldr	r2, [r2, #64]
 551 0098 22F07002 		bic	r2, r2, #112
 552 009c 1A64     		str	r2, [r3, #64]
 442:../Dave/Generated/src/UART002/UART002.c ****   /* Configuration of RX Pin 5.0 based on User configuration */
 443:../Dave/Generated/src/UART002/UART002.c **** 
 444:../Dave/Generated/src/UART002/UART002.c ****  /* RXPIN instance (no.0) is not mapped to any port pin. */
 445:../Dave/Generated/src/UART002/UART002.c **** }
 553              		.loc 2 445 0
 554 009e 98BD     		pop	{r3, r4, r7, pc}
 555              		.cfi_endproc
 556              	.LFE114:
 558              		.section	.text.UART002_Deinit,"ax",%progbits
 559              		.align	2
 560              		.global	UART002_Deinit
 561              		.thumb
 562              		.thumb_func
 564              	UART002_Deinit:
 565              	.LFB115:
 446:../Dave/Generated/src/UART002/UART002.c **** 
 447:../Dave/Generated/src/UART002/UART002.c **** /* Function will reset the App to default values */
 448:../Dave/Generated/src/UART002/UART002.c **** void UART002_Deinit(const UART002_HandleType* Handle)
 449:../Dave/Generated/src/UART002/UART002.c **** {
 566              		.loc 2 449 0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 8
 569              		@ frame_needed = 1, uses_anonymous_args = 0
 570              		@ link register save eliminated.
 571 0000 80B4     		push	{r7}
 572              	.LCFI16:
 573              		.cfi_def_cfa_offset 4
 574              		.cfi_offset 7, -4
 575 0002 83B0     		sub	sp, sp, #12
 576              	.LCFI17:
 577              		.cfi_def_cfa_offset 16
 578 0004 00AF     		add	r7, sp, #0
 579              	.LCFI18:
 580              		.cfi_def_cfa_register 7
 581 0006 7860     		str	r0, [r7, #4]
 450:../Dave/Generated/src/UART002/UART002.c **** 
 451:../Dave/Generated/src/UART002/UART002.c ****   /* <<<DD_UART002_API_2>>>*/
 452:../Dave/Generated/src/UART002/UART002.c ****   /* Place holder function */ 
 453:../Dave/Generated/src/UART002/UART002.c **** }
 582              		.loc 2 453 0
 583 0008 07F10C07 		add	r7, r7, #12
 584 000c BD46     		mov	sp, r7
 585 000e 80BC     		pop	{r7}
 586 0010 7047     		bx	lr
 587              		.cfi_endproc
 588              	.LFE115:
 590 0012 00BF     		.section	.text.UART002_LocalStructureInit,"ax",%progbits
 591              		.align	2
 592              		.global	UART002_LocalStructureInit
 593              		.thumb
 594              		.thumb_func
 596              	UART002_LocalStructureInit:
 597              	.LFB116:
 454:../Dave/Generated/src/UART002/UART002.c **** 
 455:../Dave/Generated/src/UART002/UART002.c **** 
 456:../Dave/Generated/src/UART002/UART002.c **** /*
 457:../Dave/Generated/src/UART002/UART002.c ****  *  This function initializes the Local Data structure allocated by
 458:../Dave/Generated/src/UART002/UART002.c ****  *  the Task/App with default values configured through UI. 
 459:../Dave/Generated/src/UART002/UART002.c ****  *   This function also copies the App handle to the local data structure.
 460:../Dave/Generated/src/UART002/UART002.c **** */
 461:../Dave/Generated/src/UART002/UART002.c **** void UART002_LocalStructureInit
 462:../Dave/Generated/src/UART002/UART002.c **** (
 463:../Dave/Generated/src/UART002/UART002.c ****   const UART002_HandleType* Handle, 
 464:../Dave/Generated/src/UART002/UART002.c ****   UART002_LocalStructType* Config,
 465:../Dave/Generated/src/UART002/UART002.c ****   int32_t SignalId
 466:../Dave/Generated/src/UART002/UART002.c **** )
 467:../Dave/Generated/src/UART002/UART002.c **** {	
 598              		.loc 2 467 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 16
 601              		@ frame_needed = 1, uses_anonymous_args = 0
 602 0000 80B5     		push	{r7, lr}
 603              	.LCFI19:
 604              		.cfi_def_cfa_offset 8
 605              		.cfi_offset 7, -8
 606              		.cfi_offset 14, -4
 607 0002 84B0     		sub	sp, sp, #16
 608              	.LCFI20:
 609              		.cfi_def_cfa_offset 24
 610 0004 00AF     		add	r7, sp, #0
 611              	.LCFI21:
 612              		.cfi_def_cfa_register 7
 613 0006 F860     		str	r0, [r7, #12]
 614 0008 B960     		str	r1, [r7, #8]
 615 000a 7A60     		str	r2, [r7, #4]
 468:../Dave/Generated/src/UART002/UART002.c **** 
 469:../Dave/Generated/src/UART002/UART002.c ****   /* <<<DD_UART002_API_3>>>*/
 470:../Dave/Generated/src/UART002/UART002.c ****   /* Copy the App handle to the local data structure App handle parameter */
 471:../Dave/Generated/src/UART002/UART002.c ****   Config->AppInstanceHandle = (uint32_t*)Handle;      
 616              		.loc 2 471 0
 617 000c BB68     		ldr	r3, [r7, #8]
 618 000e FA68     		ldr	r2, [r7, #12]
 619 0010 1A60     		str	r2, [r3, #0]
 472:../Dave/Generated/src/UART002/UART002.c ****   Config->pBuffer =  NULL;                
 620              		.loc 2 472 0
 621 0012 BB68     		ldr	r3, [r7, #8]
 622 0014 4FF00002 		mov	r2, #0
 623 0018 9A60     		str	r2, [r3, #8]
 473:../Dave/Generated/src/UART002/UART002.c ****   Config->DataLen =  0;                  
 624              		.loc 2 473 0
 625 001a BB68     		ldr	r3, [r7, #8]
 626 001c 4FF00002 		mov	r2, #0
 627 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 474:../Dave/Generated/src/UART002/UART002.c ****   /* Store the signal id passed by Job Task*/
 475:../Dave/Generated/src/UART002/UART002.c ****   Config->SignalId = SignalId;
 628              		.loc 2 475 0
 629 0022 BB68     		ldr	r3, [r7, #8]
 630 0024 7A68     		ldr	r2, [r7, #4]
 631 0026 1A61     		str	r2, [r3, #16]
 476:../Dave/Generated/src/UART002/UART002.c ****   /* Get thread ID */
 477:../Dave/Generated/src/UART002/UART002.c ****   Config->ThreadID = osThreadGetId();
 632              		.loc 2 477 0
 633 0028 FFF7FEFF 		bl	osThreadGetId
 634 002c 0246     		mov	r2, r0
 635 002e BB68     		ldr	r3, [r7, #8]
 636 0030 5A61     		str	r2, [r3, #20]
 478:../Dave/Generated/src/UART002/UART002.c ****   
 479:../Dave/Generated/src/UART002/UART002.c **** }
 637              		.loc 2 479 0
 638 0032 07F11007 		add	r7, r7, #16
 639 0036 BD46     		mov	sp, r7
 640 0038 80BD     		pop	{r7, pc}
 641              		.cfi_endproc
 642              	.LFE116:
 644 003a 00BF     		.section	.text.UART002_StartReception,"ax",%progbits
 645              		.align	2
 646              		.global	UART002_StartReception
 647              		.thumb
 648              		.thumb_func
 650              	UART002_StartReception:
 651              	.LFB117:
 480:../Dave/Generated/src/UART002/UART002.c **** 
 481:../Dave/Generated/src/UART002/UART002.c **** 
 482:../Dave/Generated/src/UART002/UART002.c **** /*
 483:../Dave/Generated/src/UART002/UART002.c ****  * This function starts the  UART Reception . The Config structure
 484:../Dave/Generated/src/UART002/UART002.c ****  * has the desired no of bytes to be received from the peer device.
 485:../Dave/Generated/src/UART002/UART002.c ****  * Timeout value is specified.
 486:../Dave/Generated/src/UART002/UART002.c **** */
 487:../Dave/Generated/src/UART002/UART002.c **** status_t UART002_StartReception(UART002_LocalStructType* Config, time_t Timeout)
 488:../Dave/Generated/src/UART002/UART002.c **** {
 652              		.loc 2 488 0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 24
 655              		@ frame_needed = 1, uses_anonymous_args = 0
 656 0000 80B5     		push	{r7, lr}
 657              	.LCFI22:
 658              		.cfi_def_cfa_offset 8
 659              		.cfi_offset 7, -8
 660              		.cfi_offset 14, -4
 661 0002 86B0     		sub	sp, sp, #24
 662              	.LCFI23:
 663              		.cfi_def_cfa_offset 32
 664 0004 00AF     		add	r7, sp, #0
 665              	.LCFI24:
 666              		.cfi_def_cfa_register 7
 667 0006 7860     		str	r0, [r7, #4]
 668 0008 3960     		str	r1, [r7, #0]
 489:../Dave/Generated/src/UART002/UART002.c ****   status_t Status = (status_t)UART002_FAIL;
 669              		.loc 2 489 0
 670 000a 4FF00903 		mov	r3, #9
 671 000e 7B61     		str	r3, [r7, #20]
 490:../Dave/Generated/src/UART002/UART002.c ****   int32_t SemStatus = 0;
 672              		.loc 2 490 0
 673 0010 4FF00003 		mov	r3, #0
 674 0014 3B61     		str	r3, [r7, #16]
 491:../Dave/Generated/src/UART002/UART002.c ****   UART002_HandleType* Handle = (UART002_HandleType*)Config->AppInstanceHandle;
 675              		.loc 2 491 0
 676 0016 7B68     		ldr	r3, [r7, #4]
 677 0018 1B68     		ldr	r3, [r3, #0]
 678 001a FB60     		str	r3, [r7, #12]
 492:../Dave/Generated/src/UART002/UART002.c ****    /* <<<DD_UART002_API_4>>>*/
 493:../Dave/Generated/src/UART002/UART002.c ****   do
 494:../Dave/Generated/src/UART002/UART002.c ****   {
 495:../Dave/Generated/src/UART002/UART002.c ****      /* Checking for configuration errors */
 496:../Dave/Generated/src/UART002/UART002.c ****     if((Config->pBuffer == NULL) || (Config->DataLen == 0U))
 679              		.loc 2 496 0
 680 001c 7B68     		ldr	r3, [r7, #4]
 681 001e 9B68     		ldr	r3, [r3, #8]
 682 0020 002B     		cmp	r3, #0
 683 0022 03D0     		beq	.L19
 684              		.loc 2 496 0 is_stmt 0 discriminator 1
 685 0024 7B68     		ldr	r3, [r7, #4]
 686 0026 9B88     		ldrh	r3, [r3, #4]
 687 0028 002B     		cmp	r3, #0
 688 002a 03D1     		bne	.L20
 689              	.L19:
 497:../Dave/Generated/src/UART002/UART002.c ****     {
 498:../Dave/Generated/src/UART002/UART002.c ****       Status = UART002_CONFIG_ERROR;
 690              		.loc 2 498 0 is_stmt 1
 691 002c 4FF00503 		mov	r3, #5
 692 0030 7B61     		str	r3, [r7, #20]
 499:../Dave/Generated/src/UART002/UART002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 500:../Dave/Generated/src/UART002/UART002.c ****       break;
 693              		.loc 2 500 0
 694 0032 76E0     		b	.L21
 695              	.L20:
 501:../Dave/Generated/src/UART002/UART002.c ****     }
 502:../Dave/Generated/src/UART002/UART002.c ****     /* Acquire semaphore of specified channel to start reception */
 503:../Dave/Generated/src/UART002/UART002.c ****     SemStatus = osSemaphoreWait(Handle->DynamicData->ChannelSemId, Timeout);
 696              		.loc 2 503 0
 697 0034 FB68     		ldr	r3, [r7, #12]
 698 0036 1B68     		ldr	r3, [r3, #0]
 699 0038 5A68     		ldr	r2, [r3, #4]
 700 003a 3B68     		ldr	r3, [r7, #0]
 701 003c 1046     		mov	r0, r2
 702 003e 1946     		mov	r1, r3
 703 0040 FFF7FEFF 		bl	osSemaphoreWait
 704 0044 3861     		str	r0, [r7, #16]
 504:../Dave/Generated/src/UART002/UART002.c ****     if(SemStatus == 0)                                                       
 705              		.loc 2 504 0
 706 0046 3B69     		ldr	r3, [r7, #16]
 707 0048 002B     		cmp	r3, #0
 708 004a 03D1     		bne	.L22
 505:../Dave/Generated/src/UART002/UART002.c ****     {
 506:../Dave/Generated/src/UART002/UART002.c ****       Status = UART002_TIMEOUT;
 709              		.loc 2 506 0
 710 004c 4FF00603 		mov	r3, #6
 711 0050 7B61     		str	r3, [r7, #20]
 507:../Dave/Generated/src/UART002/UART002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 508:../Dave/Generated/src/UART002/UART002.c ****       break;
 712              		.loc 2 508 0
 713 0052 66E0     		b	.L21
 714              	.L22:
 509:../Dave/Generated/src/UART002/UART002.c ****     }
 510:../Dave/Generated/src/UART002/UART002.c **** 
 511:../Dave/Generated/src/UART002/UART002.c ****     /*Initialize the UART channel state to IDLE */
 512:../Dave/Generated/src/UART002/UART002.c ****     Config->Status =  UART002_IDLE; 
 715              		.loc 2 512 0
 716 0054 7B68     		ldr	r3, [r7, #4]
 717 0056 4FF00102 		mov	r2, #1
 718 005a 1A73     		strb	r2, [r3, #12]
 513:../Dave/Generated/src/UART002/UART002.c ****     /* Copy pBuffer to App Handle */
 514:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->pBuffer = Config->pBuffer;
 719              		.loc 2 514 0
 720 005c FB68     		ldr	r3, [r7, #12]
 721 005e 1B68     		ldr	r3, [r3, #0]
 722 0060 7A68     		ldr	r2, [r7, #4]
 723 0062 9268     		ldr	r2, [r2, #8]
 724 0064 DA60     		str	r2, [r3, #12]
 515:../Dave/Generated/src/UART002/UART002.c ****     /* Copy Datalen to App Handle */
 516:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->DataLen = Config->DataLen;
 725              		.loc 2 516 0
 726 0066 FB68     		ldr	r3, [r7, #12]
 727 0068 1B68     		ldr	r3, [r3, #0]
 728 006a 7A68     		ldr	r2, [r7, #4]
 729 006c 9288     		ldrh	r2, [r2, #4]
 730 006e 92B2     		uxth	r2, r2
 731 0070 1A81     		strh	r2, [r3, #8]	@ movhi
 517:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->CurrentTaskStruct = Config;    
 732              		.loc 2 517 0
 733 0072 FB68     		ldr	r3, [r7, #12]
 734 0074 1B68     		ldr	r3, [r3, #0]
 735 0076 7A68     		ldr	r2, [r7, #4]
 736 0078 1A60     		str	r2, [r3, #0]
 518:../Dave/Generated/src/UART002/UART002.c ****     /* Check if DMA mode for transmission is enabled */
 519:../Dave/Generated/src/UART002/UART002.c ****     if((Handle->DMAMode == UART002_RX_DMA) || \
 737              		.loc 2 519 0
 738 007a FB68     		ldr	r3, [r7, #12]
 739 007c 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 740 007e 012B     		cmp	r3, #1
 741 0080 34D0     		beq	.L23
 520:../Dave/Generated/src/UART002/UART002.c ****               (Handle->DMAMode == UART002_RX_TX_DMA) )
 742              		.loc 2 520 0 discriminator 1
 743 0082 FB68     		ldr	r3, [r7, #12]
 744 0084 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 519:../Dave/Generated/src/UART002/UART002.c ****     if((Handle->DMAMode == UART002_RX_DMA) || \
 745              		.loc 2 519 0 discriminator 1
 746 0086 032B     		cmp	r3, #3
 747 0088 30D0     		beq	.L23
 521:../Dave/Generated/src/UART002/UART002.c ****     {
 522:../Dave/Generated/src/UART002/UART002.c **** #ifdef UART_DMA_ENABLED 
 523:../Dave/Generated/src/UART002/UART002.c ****       Handle->RxDMAHandle->ChConfig.SrcAddress = \
 524:../Dave/Generated/src/UART002/UART002.c ****                                  (uint32_t)&(Handle->UartRegs->OUTR);
 525:../Dave/Generated/src/UART002/UART002.c ****       /* Configure destination address */
 526:../Dave/Generated/src/UART002/UART002.c ****       Handle->RxDMAHandle->ChConfig.DstAddress = (uint32_t)Config->pBuffer;
 527:../Dave/Generated/src/UART002/UART002.c ****       /* Configure block size */
 528:../Dave/Generated/src/UART002/UART002.c ****       Handle->RxDMAHandle->ChConfig.BlockSize = Config->DataLen;
 529:../Dave/Generated/src/UART002/UART002.c ****       UART002_lFindMSize(Handle,&Handle->RxDMAHandle->ChConfig,Config->DataLen);
 530:../Dave/Generated/src/UART002/UART002.c ****       Handle->UartRegs->RBCTR |= (((uint32_t)(Handle->DynamicData->Msize-1) << \
 531:../Dave/Generated/src/UART002/UART002.c ****                    USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 532:../Dave/Generated/src/UART002/UART002.c ****                    
 533:../Dave/Generated/src/UART002/UART002.c ****       /* Initilialize the DMA channel */
 534:../Dave/Generated/src/UART002/UART002.c ****       Status = \
 535:../Dave/Generated/src/UART002/UART002.c ****        DMA003_SetChannelTransferParams(Handle->RxDMAHandle, \
 536:../Dave/Generated/src/UART002/UART002.c ****                           &(Handle->RxDMAHandle->ChConfig));
 537:../Dave/Generated/src/UART002/UART002.c ****       if(Status != DAVEApp_SUCCESS)
 538:../Dave/Generated/src/UART002/UART002.c ****       {
 539:../Dave/Generated/src/UART002/UART002.c ****         Status = UART002_DMA_ERROR;
 540:../Dave/Generated/src/UART002/UART002.c ****         DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 541:../Dave/Generated/src/UART002/UART002.c ****         break;
 542:../Dave/Generated/src/UART002/UART002.c ****       }
 543:../Dave/Generated/src/UART002/UART002.c ****       DMA003_SetListener((Handle->RxDMAHandle),&UARTDmaRxListener,(uint32_t)Config);
 544:../Dave/Generated/src/UART002/UART002.c ****    	  Status = DMA003_StartTransfer(Handle->RxDMAHandle);
 545:../Dave/Generated/src/UART002/UART002.c ****       if(Status != DAVEApp_SUCCESS)
 546:../Dave/Generated/src/UART002/UART002.c ****       {
 547:../Dave/Generated/src/UART002/UART002.c ****         Status = UART002_DMA_ERROR;
 548:../Dave/Generated/src/UART002/UART002.c ****         DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 549:../Dave/Generated/src/UART002/UART002.c ****         break;
 550:../Dave/Generated/src/UART002/UART002.c ****       }
 551:../Dave/Generated/src/UART002/UART002.c **** #endif      
 552:../Dave/Generated/src/UART002/UART002.c ****     }
 553:../Dave/Generated/src/UART002/UART002.c ****     else 
 554:../Dave/Generated/src/UART002/UART002.c ****     {
 555:../Dave/Generated/src/UART002/UART002.c ****         Handle->UartRegs->RBCTR &= ~(USIC_CH_RBCTR_LIMIT_Msk);
 748              		.loc 2 555 0
 749 008a FB68     		ldr	r3, [r7, #12]
 750 008c 1B69     		ldr	r3, [r3, #16]
 751 008e FA68     		ldr	r2, [r7, #12]
 752 0090 1269     		ldr	r2, [r2, #16]
 753 0092 D2F80C21 		ldr	r2, [r2, #268]
 754 0096 22F47C52 		bic	r2, r2, #16128
 755 009a C3F80C21 		str	r2, [r3, #268]
 556:../Dave/Generated/src/UART002/UART002.c ****         if( Config->DataLen <= Handle->RxFIFOTrigger)
 756              		.loc 2 556 0
 757 009e 7B68     		ldr	r3, [r7, #4]
 758 00a0 9A88     		ldrh	r2, [r3, #4]
 759 00a2 FB68     		ldr	r3, [r7, #12]
 760 00a4 9B7D     		ldrb	r3, [r3, #22]	@ zero_extendqisi2
 761 00a6 9A42     		cmp	r2, r3
 762 00a8 11D8     		bhi	.L24
 557:../Dave/Generated/src/UART002/UART002.c ****         {
 558:../Dave/Generated/src/UART002/UART002.c ****        	  Handle->UartRegs->RBCTR |= (uint32_t)(((uint32_t)(Config->DataLen -1U) << \
 763              		.loc 2 558 0
 764 00aa FB68     		ldr	r3, [r7, #12]
 765 00ac 1B69     		ldr	r3, [r3, #16]
 766 00ae FA68     		ldr	r2, [r7, #12]
 767 00b0 1269     		ldr	r2, [r2, #16]
 768 00b2 D2F80C11 		ldr	r1, [r2, #268]
 769 00b6 7A68     		ldr	r2, [r7, #4]
 770 00b8 9288     		ldrh	r2, [r2, #4]
 771 00ba 02F1FF32 		add	r2, r2, #-1
 772 00be 4FEA0222 		lsl	r2, r2, #8
 773 00c2 02F47C52 		and	r2, r2, #16128
 774 00c6 0A43     		orrs	r2, r2, r1
 775 00c8 C3F80C21 		str	r2, [r3, #268]
 776 00cc 0EE0     		b	.L23
 777              	.L24:
 559:../Dave/Generated/src/UART002/UART002.c ****                    USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 560:../Dave/Generated/src/UART002/UART002.c ****         }
 561:../Dave/Generated/src/UART002/UART002.c ****         else
 562:../Dave/Generated/src/UART002/UART002.c ****         {
 563:../Dave/Generated/src/UART002/UART002.c ****     	  Handle->UartRegs->RBCTR |= (uint32_t)(((uint32_t)Handle->RxFIFOTrigger << \
 778              		.loc 2 563 0
 779 00ce FB68     		ldr	r3, [r7, #12]
 780 00d0 1B69     		ldr	r3, [r3, #16]
 781 00d2 FA68     		ldr	r2, [r7, #12]
 782 00d4 1269     		ldr	r2, [r2, #16]
 783 00d6 D2F80C11 		ldr	r1, [r2, #268]
 784 00da FA68     		ldr	r2, [r7, #12]
 785 00dc 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 786 00de 4FEA0222 		lsl	r2, r2, #8
 787 00e2 02F47C52 		and	r2, r2, #16128
 788 00e6 0A43     		orrs	r2, r2, r1
 789 00e8 C3F80C21 		str	r2, [r3, #268]
 790              	.L23:
 564:../Dave/Generated/src/UART002/UART002.c ****                    USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 565:../Dave/Generated/src/UART002/UART002.c ****         }
 566:../Dave/Generated/src/UART002/UART002.c ****     	
 567:../Dave/Generated/src/UART002/UART002.c ****     }
 568:../Dave/Generated/src/UART002/UART002.c ****     Config->Status = UART002_TRANSFER_PENDING;
 791              		.loc 2 568 0
 792 00ec 7B68     		ldr	r3, [r7, #4]
 793 00ee 4FF00202 		mov	r2, #2
 794 00f2 1A73     		strb	r2, [r3, #12]
 569:../Dave/Generated/src/UART002/UART002.c ****     /* Enable standard receive buffer and error event */
 570:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->RBCTR &= \
 795              		.loc 2 570 0
 796 00f4 FB68     		ldr	r3, [r7, #12]
 797 00f6 1B69     		ldr	r3, [r3, #16]
 798 00f8 FA68     		ldr	r2, [r7, #12]
 799 00fa 1269     		ldr	r2, [r2, #16]
 800 00fc D2F80C21 		ldr	r2, [r2, #268]
 801 0100 22F0C042 		bic	r2, r2, #1610612736
 802 0104 C3F80C21 		str	r2, [r3, #268]
 571:../Dave/Generated/src/UART002/UART002.c ****                               (~(((uint32_t)USIC_CH_RBCTR_SRBIEN_Msk) | \
 572:../Dave/Generated/src/UART002/UART002.c ****                               ((uint32_t)USIC_CH_RBCTR_ARBIEN_Msk)));
 573:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->RBCTR |= \
 803              		.loc 2 573 0
 804 0108 FB68     		ldr	r3, [r7, #12]
 805 010a 1B69     		ldr	r3, [r3, #16]
 806 010c FA68     		ldr	r2, [r7, #12]
 807 010e 1269     		ldr	r2, [r2, #16]
 808 0110 D2F80C21 		ldr	r2, [r2, #268]
 809 0114 42F0C042 		orr	r2, r2, #1610612736
 810 0118 C3F80C21 		str	r2, [r3, #268]
 574:../Dave/Generated/src/UART002/UART002.c ****     					  (uint32_t)(((0x01UL  << USIC_CH_RBCTR_SRBIEN_Pos) & \
 575:../Dave/Generated/src/UART002/UART002.c ****                                               USIC_CH_RBCTR_SRBIEN_Msk) | \
 576:../Dave/Generated/src/UART002/UART002.c ****                           ((uint32_t)(0x01UL  << USIC_CH_RBCTR_ARBIEN_Pos) & \
 577:../Dave/Generated/src/UART002/UART002.c ****                                               USIC_CH_RBCTR_ARBIEN_Msk));
 578:../Dave/Generated/src/UART002/UART002.c ****     Status = (status_t)DAVEApp_SUCCESS;
 811              		.loc 2 578 0
 812 011c 4FF00003 		mov	r3, #0
 813 0120 7B61     		str	r3, [r7, #20]
 814              	.L21:
 579:../Dave/Generated/src/UART002/UART002.c ****   }while(0);
 580:../Dave/Generated/src/UART002/UART002.c ****   return Status;
 815              		.loc 2 580 0
 816 0122 7B69     		ldr	r3, [r7, #20]
 581:../Dave/Generated/src/UART002/UART002.c **** }
 817              		.loc 2 581 0
 818 0124 1846     		mov	r0, r3
 819 0126 07F11807 		add	r7, r7, #24
 820 012a BD46     		mov	sp, r7
 821 012c 80BD     		pop	{r7, pc}
 822              		.cfi_endproc
 823              	.LFE117:
 825 012e 00BF     		.section	.text.UART002_StartTransmission,"ax",%progbits
 826              		.align	2
 827              		.global	UART002_StartTransmission
 828              		.thumb
 829              		.thumb_func
 831              	UART002_StartTransmission:
 832              	.LFB118:
 582:../Dave/Generated/src/UART002/UART002.c **** 
 583:../Dave/Generated/src/UART002/UART002.c **** /**
 584:../Dave/Generated/src/UART002/UART002.c ****  * This function starts the  UART Transmission. The Config structure
 585:../Dave/Generated/src/UART002/UART002.c ****  * has the desired no of bytes to be transmitted to the peer device.
 586:../Dave/Generated/src/UART002/UART002.c ****  * Timeout value is also specified in case the channel is occupied by
 587:../Dave/Generated/src/UART002/UART002.c ****  * some other task.
 588:../Dave/Generated/src/UART002/UART002.c **** */
 589:../Dave/Generated/src/UART002/UART002.c **** status_t UART002_StartTransmission
 590:../Dave/Generated/src/UART002/UART002.c **** (
 591:../Dave/Generated/src/UART002/UART002.c ****   UART002_LocalStructType* Config,
 592:../Dave/Generated/src/UART002/UART002.c ****   time_t Timeout
 593:../Dave/Generated/src/UART002/UART002.c **** )
 594:../Dave/Generated/src/UART002/UART002.c **** {
 833              		.loc 2 594 0
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 24
 836              		@ frame_needed = 1, uses_anonymous_args = 0
 837 0000 80B5     		push	{r7, lr}
 838              	.LCFI25:
 839              		.cfi_def_cfa_offset 8
 840              		.cfi_offset 7, -8
 841              		.cfi_offset 14, -4
 842 0002 86B0     		sub	sp, sp, #24
 843              	.LCFI26:
 844              		.cfi_def_cfa_offset 32
 845 0004 00AF     		add	r7, sp, #0
 846              	.LCFI27:
 847              		.cfi_def_cfa_register 7
 848 0006 7860     		str	r0, [r7, #4]
 849 0008 3960     		str	r1, [r7, #0]
 595:../Dave/Generated/src/UART002/UART002.c ****   status_t Status = (status_t)UART002_FAIL;
 850              		.loc 2 595 0
 851 000a 4FF00903 		mov	r3, #9
 852 000e 7B61     		str	r3, [r7, #20]
 596:../Dave/Generated/src/UART002/UART002.c ****   uint8_t SRno = 0U;
 853              		.loc 2 596 0
 854 0010 4FF00003 		mov	r3, #0
 855 0014 FB74     		strb	r3, [r7, #19]
 597:../Dave/Generated/src/UART002/UART002.c ****   int32_t SemStatus = 0;
 856              		.loc 2 597 0
 857 0016 4FF00003 		mov	r3, #0
 858 001a FB60     		str	r3, [r7, #12]
 598:../Dave/Generated/src/UART002/UART002.c ****   UART002_HandleType* Handle = (UART002_HandleType*)Config->AppInstanceHandle;
 859              		.loc 2 598 0
 860 001c 7B68     		ldr	r3, [r7, #4]
 861 001e 1B68     		ldr	r3, [r3, #0]
 862 0020 BB60     		str	r3, [r7, #8]
 599:../Dave/Generated/src/UART002/UART002.c ****    /* <<<DD_UART002_API_5>>>*/
 600:../Dave/Generated/src/UART002/UART002.c ****   do
 601:../Dave/Generated/src/UART002/UART002.c ****   {
 602:../Dave/Generated/src/UART002/UART002.c ****      /* Checking for configuration errors */
 603:../Dave/Generated/src/UART002/UART002.c ****     if((Config->pBuffer == NULL) || (Config->DataLen == 0U))
 863              		.loc 2 603 0
 864 0022 7B68     		ldr	r3, [r7, #4]
 865 0024 9B68     		ldr	r3, [r3, #8]
 866 0026 002B     		cmp	r3, #0
 867 0028 03D0     		beq	.L27
 868              		.loc 2 603 0 is_stmt 0 discriminator 1
 869 002a 7B68     		ldr	r3, [r7, #4]
 870 002c 9B88     		ldrh	r3, [r3, #4]
 871 002e 002B     		cmp	r3, #0
 872 0030 03D1     		bne	.L28
 873              	.L27:
 604:../Dave/Generated/src/UART002/UART002.c ****     {
 605:../Dave/Generated/src/UART002/UART002.c ****       Status = (status_t)UART002_CONFIG_ERROR;
 874              		.loc 2 605 0 is_stmt 1
 875 0032 4FF00503 		mov	r3, #5
 876 0036 7B61     		str	r3, [r7, #20]
 606:../Dave/Generated/src/UART002/UART002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 607:../Dave/Generated/src/UART002/UART002.c ****       break;
 877              		.loc 2 607 0
 878 0038 53E0     		b	.L29
 879              	.L28:
 608:../Dave/Generated/src/UART002/UART002.c ****     }
 609:../Dave/Generated/src/UART002/UART002.c ****    /* Acquire semaphore of specified channel to start reception */
 610:../Dave/Generated/src/UART002/UART002.c ****     SemStatus = osSemaphoreWait(Handle->DynamicData->ChannelSemId, Timeout);
 880              		.loc 2 610 0
 881 003a BB68     		ldr	r3, [r7, #8]
 882 003c 1B68     		ldr	r3, [r3, #0]
 883 003e 5A68     		ldr	r2, [r3, #4]
 884 0040 3B68     		ldr	r3, [r7, #0]
 885 0042 1046     		mov	r0, r2
 886 0044 1946     		mov	r1, r3
 887 0046 FFF7FEFF 		bl	osSemaphoreWait
 888 004a F860     		str	r0, [r7, #12]
 611:../Dave/Generated/src/UART002/UART002.c ****     if(SemStatus == 0)                                                       
 889              		.loc 2 611 0
 890 004c FB68     		ldr	r3, [r7, #12]
 891 004e 002B     		cmp	r3, #0
 892 0050 03D1     		bne	.L30
 612:../Dave/Generated/src/UART002/UART002.c ****     {
 613:../Dave/Generated/src/UART002/UART002.c ****       Status = (status_t)UART002_TIMEOUT;    
 893              		.loc 2 613 0
 894 0052 4FF00603 		mov	r3, #6
 895 0056 7B61     		str	r3, [r7, #20]
 614:../Dave/Generated/src/UART002/UART002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 615:../Dave/Generated/src/UART002/UART002.c ****       break;
 896              		.loc 2 615 0
 897 0058 43E0     		b	.L29
 898              	.L30:
 616:../Dave/Generated/src/UART002/UART002.c ****     }
 617:../Dave/Generated/src/UART002/UART002.c ****    
 618:../Dave/Generated/src/UART002/UART002.c ****     /* Copy pBuffer to App Handle */
 619:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->pBuffer = Config->pBuffer;
 899              		.loc 2 619 0
 900 005a BB68     		ldr	r3, [r7, #8]
 901 005c 1B68     		ldr	r3, [r3, #0]
 902 005e 7A68     		ldr	r2, [r7, #4]
 903 0060 9268     		ldr	r2, [r2, #8]
 904 0062 DA60     		str	r2, [r3, #12]
 620:../Dave/Generated/src/UART002/UART002.c ****     /* Copy Datalen to App Handle */
 621:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->DataLen = Config->DataLen;
 905              		.loc 2 621 0
 906 0064 BB68     		ldr	r3, [r7, #8]
 907 0066 1B68     		ldr	r3, [r3, #0]
 908 0068 7A68     		ldr	r2, [r7, #4]
 909 006a 9288     		ldrh	r2, [r2, #4]
 910 006c 92B2     		uxth	r2, r2
 911 006e 1A81     		strh	r2, [r3, #8]	@ movhi
 622:../Dave/Generated/src/UART002/UART002.c ****     /* Copy the current task structure to global App handle */
 623:../Dave/Generated/src/UART002/UART002.c ****     Handle->DynamicData->CurrentTaskStruct = Config;     
 912              		.loc 2 623 0
 913 0070 BB68     		ldr	r3, [r7, #8]
 914 0072 1B68     		ldr	r3, [r3, #0]
 915 0074 7A68     		ldr	r2, [r7, #4]
 916 0076 1A60     		str	r2, [r3, #0]
 624:../Dave/Generated/src/UART002/UART002.c ****     /* Check if DMA mode for transmission is enabled */
 625:../Dave/Generated/src/UART002/UART002.c ****     if((Handle->DMAMode == UART002_TX_DMA )|| \
 917              		.loc 2 625 0
 918 0078 BB68     		ldr	r3, [r7, #8]
 919 007a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 920 007c 022B     		cmp	r3, #2
 626:../Dave/Generated/src/UART002/UART002.c ****               (Handle->DMAMode == UART002_RX_TX_DMA ))
 627:../Dave/Generated/src/UART002/UART002.c ****     {
 628:../Dave/Generated/src/UART002/UART002.c **** #ifdef UART_DMA_ENABLED  
 629:../Dave/Generated/src/UART002/UART002.c ****       /* Configure destination address */
 630:../Dave/Generated/src/UART002/UART002.c ****       Handle->TxDMAHandle->ChConfig.SrcAddress = (uint32_t)Config->pBuffer;
 631:../Dave/Generated/src/UART002/UART002.c ****       Handle->TxDMAHandle->ChConfig.DstAddress = \
 632:../Dave/Generated/src/UART002/UART002.c ****                                   (uint32_t)&(Handle->UartRegs->IN[0]); 
 633:../Dave/Generated/src/UART002/UART002.c ****       /* Configure block size */
 634:../Dave/Generated/src/UART002/UART002.c ****       Handle->TxDMAHandle->ChConfig.BlockSize = Config->DataLen;
 635:../Dave/Generated/src/UART002/UART002.c ****       UART002_lFindMSize(Handle,&Handle->TxDMAHandle->ChConfig,Config->DataLen);      
 636:../Dave/Generated/src/UART002/UART002.c ****       /* Initilialize the DMA channel */
 637:../Dave/Generated/src/UART002/UART002.c ****       Status = \
 638:../Dave/Generated/src/UART002/UART002.c ****       DMA003_SetChannelTransferParams(Handle->TxDMAHandle, \
 639:../Dave/Generated/src/UART002/UART002.c ****                          &(Handle->TxDMAHandle->ChConfig));
 640:../Dave/Generated/src/UART002/UART002.c ****       if(Status != DAVEApp_SUCCESS)
 641:../Dave/Generated/src/UART002/UART002.c ****       {
 642:../Dave/Generated/src/UART002/UART002.c ****         Status = UART002_DMA_ERROR;
 643:../Dave/Generated/src/UART002/UART002.c ****         DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 644:../Dave/Generated/src/UART002/UART002.c ****         break;
 645:../Dave/Generated/src/UART002/UART002.c ****       }
 646:../Dave/Generated/src/UART002/UART002.c ****       DMA003_SetListener((Handle->TxDMAHandle),&UARTDmaTxListener,(uint32_t)Config);
 647:../Dave/Generated/src/UART002/UART002.c ****       Status = DMA003_StartTransfer(Handle->TxDMAHandle);
 648:../Dave/Generated/src/UART002/UART002.c ****       if(Status != DAVEApp_SUCCESS)
 649:../Dave/Generated/src/UART002/UART002.c ****       {
 650:../Dave/Generated/src/UART002/UART002.c ****         Status = UART002_DMA_ERROR;
 651:../Dave/Generated/src/UART002/UART002.c ****         DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 652:../Dave/Generated/src/UART002/UART002.c ****         break;
 653:../Dave/Generated/src/UART002/UART002.c ****       }
 654:../Dave/Generated/src/UART002/UART002.c **** #endif
 655:../Dave/Generated/src/UART002/UART002.c ****     } 
 656:../Dave/Generated/src/UART002/UART002.c ****     /* Enable standard transmit and error event interrupt */
 657:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->TBCTR &= \
 921              		.loc 2 657 0
 922 007e BB68     		ldr	r3, [r7, #8]
 923 0080 1B69     		ldr	r3, [r3, #16]
 924 0082 BA68     		ldr	r2, [r7, #8]
 925 0084 1269     		ldr	r2, [r2, #16]
 926 0086 D2F80821 		ldr	r2, [r2, #264]
 927 008a 22F04042 		bic	r2, r2, #-1073741824
 928 008e C3F80821 		str	r2, [r3, #264]
 658:../Dave/Generated/src/UART002/UART002.c ****                                 (~(((uint32_t)USIC_CH_TBCTR_STBIEN_Msk) | \
 659:../Dave/Generated/src/UART002/UART002.c ****                                 ((uint32_t)USIC_CH_TBCTR_TBERIEN_Msk)));
 660:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->TBCTR |= \
 929              		.loc 2 660 0
 930 0092 BB68     		ldr	r3, [r7, #8]
 931 0094 1B69     		ldr	r3, [r3, #16]
 932 0096 BA68     		ldr	r2, [r7, #8]
 933 0098 1269     		ldr	r2, [r2, #16]
 934 009a D2F80821 		ldr	r2, [r2, #264]
 935 009e 42F04042 		orr	r2, r2, #-1073741824
 936 00a2 C3F80821 		str	r2, [r3, #264]
 661:../Dave/Generated/src/UART002/UART002.c ****     					(uint32_t)(((0x01UL  << USIC_CH_TBCTR_STBIEN_Pos) & \
 662:../Dave/Generated/src/UART002/UART002.c ****                                                 USIC_CH_TBCTR_STBIEN_Msk) | \
 663:../Dave/Generated/src/UART002/UART002.c ****                         ((uint32_t)(0x01UL  << USIC_CH_TBCTR_TBERIEN_Pos) & \
 664:../Dave/Generated/src/UART002/UART002.c ****                                                 USIC_CH_TBCTR_TBERIEN_Msk));
 665:../Dave/Generated/src/UART002/UART002.c ****     SRno = (uint8_t)((Handle->UartRegs->TBCTR \
 937              		.loc 2 665 0
 938 00a6 BB68     		ldr	r3, [r7, #8]
 939 00a8 1B69     		ldr	r3, [r3, #16]
 940 00aa D3F80831 		ldr	r3, [r3, #264]
 666:../Dave/Generated/src/UART002/UART002.c ****                & USIC_CH_TBCTR_STBINP_Msk) >> (uint32_t)USIC_CH_TBCTR_STBINP_Pos);
 941              		.loc 2 666 0
 942 00ae 03F4E023 		and	r3, r3, #458752
 943 00b2 4FEA1343 		lsr	r3, r3, #16
 665:../Dave/Generated/src/UART002/UART002.c ****     SRno = (uint8_t)((Handle->UartRegs->TBCTR \
 944              		.loc 2 665 0
 945 00b6 FB74     		strb	r3, [r7, #19]
 667:../Dave/Generated/src/UART002/UART002.c ****     Config->Status = UART002_TRANSFER_PENDING;
 946              		.loc 2 667 0
 947 00b8 7B68     		ldr	r3, [r7, #4]
 948 00ba 4FF00202 		mov	r2, #2
 949 00be 1A73     		strb	r2, [r3, #12]
 668:../Dave/Generated/src/UART002/UART002.c ****     /* Trigger standard transmit interrupt by setting FMR.SIOx bit */
 669:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->FMR |= \
 950              		.loc 2 669 0
 951 00c0 BB68     		ldr	r3, [r7, #8]
 952 00c2 1B69     		ldr	r3, [r3, #16]
 953 00c4 BA68     		ldr	r2, [r7, #8]
 954 00c6 1269     		ldr	r2, [r2, #16]
 955 00c8 916E     		ldr	r1, [r2, #104]
 670:../Dave/Generated/src/UART002/UART002.c ****     					(uint32_t)(0x01UL << ((uint8_t)USIC_CH_FMR_SIO0_Pos + SRno));
 956              		.loc 2 670 0
 957 00ca FA7C     		ldrb	r2, [r7, #19]	@ zero_extendqisi2
 958 00cc 02F11002 		add	r2, r2, #16
 959 00d0 4FF00100 		mov	r0, #1
 960 00d4 00FA02F2 		lsl	r2, r0, r2
 669:../Dave/Generated/src/UART002/UART002.c ****     Handle->UartRegs->FMR |= \
 961              		.loc 2 669 0
 962 00d8 0A43     		orrs	r2, r2, r1
 963 00da 9A66     		str	r2, [r3, #104]
 671:../Dave/Generated/src/UART002/UART002.c ****     Status = (status_t)DAVEApp_SUCCESS;
 964              		.loc 2 671 0
 965 00dc 4FF00003 		mov	r3, #0
 966 00e0 7B61     		str	r3, [r7, #20]
 967              	.L29:
 672:../Dave/Generated/src/UART002/UART002.c ****   }while(0);
 673:../Dave/Generated/src/UART002/UART002.c ****   return Status;
 968              		.loc 2 673 0
 969 00e2 7B69     		ldr	r3, [r7, #20]
 674:../Dave/Generated/src/UART002/UART002.c **** }
 970              		.loc 2 674 0
 971 00e4 1846     		mov	r0, r3
 972 00e6 07F11807 		add	r7, r7, #24
 973 00ea BD46     		mov	sp, r7
 974 00ec 80BD     		pop	{r7, pc}
 975              		.cfi_endproc
 976              	.LFE118:
 978 00ee 00BF     		.section	.text.UART002_WaitForCompletion,"ax",%progbits
 979              		.align	2
 980              		.global	UART002_WaitForCompletion
 981              		.thumb
 982              		.thumb_func
 984              	UART002_WaitForCompletion:
 985              	.LFB119:
 675:../Dave/Generated/src/UART002/UART002.c **** 
 676:../Dave/Generated/src/UART002/UART002.c **** /*  This function waits for transfer completion or till timeout occurs. */
 677:../Dave/Generated/src/UART002/UART002.c **** status_t UART002_WaitForCompletion
 678:../Dave/Generated/src/UART002/UART002.c **** (
 679:../Dave/Generated/src/UART002/UART002.c ****   const UART002_LocalStructType* Config, 
 680:../Dave/Generated/src/UART002/UART002.c ****   time_t Timeout
 681:../Dave/Generated/src/UART002/UART002.c **** )
 682:../Dave/Generated/src/UART002/UART002.c **** {
 986              		.loc 2 682 0
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 24
 989              		@ frame_needed = 1, uses_anonymous_args = 0
 990 0000 80B5     		push	{r7, lr}
 991              	.LCFI28:
 992              		.cfi_def_cfa_offset 8
 993              		.cfi_offset 7, -8
 994              		.cfi_offset 14, -4
 995 0002 86B0     		sub	sp, sp, #24
 996              	.LCFI29:
 997              		.cfi_def_cfa_offset 32
 998 0004 00AF     		add	r7, sp, #0
 999              	.LCFI30:
 1000              		.cfi_def_cfa_register 7
 1001 0006 7860     		str	r0, [r7, #4]
 1002 0008 3960     		str	r1, [r7, #0]
 683:../Dave/Generated/src/UART002/UART002.c ****   status_t Status = (status_t)UART002_FAIL;
 1003              		.loc 2 683 0
 1004 000a 4FF00903 		mov	r3, #9
 1005 000e 7B61     		str	r3, [r7, #20]
 684:../Dave/Generated/src/UART002/UART002.c ****   osEvent Event;
 685:../Dave/Generated/src/UART002/UART002.c ****   /* <<<DD_UART002_API_6>>>*/
 686:../Dave/Generated/src/UART002/UART002.c ****   /* Block the task till the semaphore is released */
 687:../Dave/Generated/src/UART002/UART002.c ****     /* Wait for completion of do-that */
 688:../Dave/Generated/src/UART002/UART002.c ****    Event = osSignalWait(Config->SignalId, Timeout);
 1006              		.loc 2 688 0
 1007 0010 7B68     		ldr	r3, [r7, #4]
 1008 0012 1A69     		ldr	r2, [r3, #16]
 1009 0014 3B68     		ldr	r3, [r7, #0]
 1010 0016 07F10801 		add	r1, r7, #8
 1011 001a 0846     		mov	r0, r1
 1012 001c 1146     		mov	r1, r2
 1013 001e 1A46     		mov	r2, r3
 1014 0020 FFF7FEFF 		bl	osSignalWait
 689:../Dave/Generated/src/UART002/UART002.c ****   
 690:../Dave/Generated/src/UART002/UART002.c ****    if(Event.status == osEventTimeout)
 1015              		.loc 2 690 0
 1016 0024 BB68     		ldr	r3, [r7, #8]
 1017 0026 402B     		cmp	r3, #64
 1018 0028 03D1     		bne	.L34
 691:../Dave/Generated/src/UART002/UART002.c ****    {
 692:../Dave/Generated/src/UART002/UART002.c ****      /* Timeout occured */
 693:../Dave/Generated/src/UART002/UART002.c ****      Status = (status_t)UART002_TIMEOUT;
 1019              		.loc 2 693 0
 1020 002a 4FF00603 		mov	r3, #6
 1021 002e 7B61     		str	r3, [r7, #20]
 1022 0030 02E0     		b	.L35
 1023              	.L34:
 694:../Dave/Generated/src/UART002/UART002.c ****      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 695:../Dave/Generated/src/UART002/UART002.c ****    }
 696:../Dave/Generated/src/UART002/UART002.c ****    else
 697:../Dave/Generated/src/UART002/UART002.c ****    {
 698:../Dave/Generated/src/UART002/UART002.c ****      Status = (status_t)DAVEApp_SUCCESS;
 1024              		.loc 2 698 0
 1025 0032 4FF00003 		mov	r3, #0
 1026 0036 7B61     		str	r3, [r7, #20]
 1027              	.L35:
 699:../Dave/Generated/src/UART002/UART002.c ****    }
 700:../Dave/Generated/src/UART002/UART002.c ****   return Status;
 1028              		.loc 2 700 0
 1029 0038 7B69     		ldr	r3, [r7, #20]
 701:../Dave/Generated/src/UART002/UART002.c **** }
 1030              		.loc 2 701 0
 1031 003a 1846     		mov	r0, r3
 1032 003c 07F11807 		add	r7, r7, #24
 1033 0040 BD46     		mov	sp, r7
 1034 0042 80BD     		pop	{r7, pc}
 1035              		.cfi_endproc
 1036              	.LFE119:
 1038              		.section	.text.UART002_GetStatus,"ax",%progbits
 1039              		.align	2
 1040              		.global	UART002_GetStatus
 1041              		.thumb
 1042              		.thumb_func
 1044              	UART002_GetStatus:
 1045              	.LFB120:
 702:../Dave/Generated/src/UART002/UART002.c **** 
 703:../Dave/Generated/src/UART002/UART002.c **** 
 704:../Dave/Generated/src/UART002/UART002.c **** /*
 705:../Dave/Generated/src/UART002/UART002.c ****  * This function gets the result of  the transfer operation which was
 706:../Dave/Generated/src/UART002/UART002.c ****  * scheduled earlier.
 707:../Dave/Generated/src/UART002/UART002.c **** */
 708:../Dave/Generated/src/UART002/UART002.c **** status_t UART002_GetStatus(const UART002_LocalStructType* Config)
 709:../Dave/Generated/src/UART002/UART002.c **** {
 1046              		.loc 2 709 0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 8
 1049              		@ frame_needed = 1, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
 1051 0000 80B4     		push	{r7}
 1052              	.LCFI31:
 1053              		.cfi_def_cfa_offset 4
 1054              		.cfi_offset 7, -4
 1055 0002 83B0     		sub	sp, sp, #12
 1056              	.LCFI32:
 1057              		.cfi_def_cfa_offset 16
 1058 0004 00AF     		add	r7, sp, #0
 1059              	.LCFI33:
 1060              		.cfi_def_cfa_register 7
 1061 0006 7860     		str	r0, [r7, #4]
 710:../Dave/Generated/src/UART002/UART002.c ****   /* <<<DD_UART002_API_7>>>*/
 711:../Dave/Generated/src/UART002/UART002.c ****   /* Return channel status */
 712:../Dave/Generated/src/UART002/UART002.c ****   return (status_t)Config->Status;
 1062              		.loc 2 712 0
 1063 0008 7B68     		ldr	r3, [r7, #4]
 1064 000a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 713:../Dave/Generated/src/UART002/UART002.c **** }
 1065              		.loc 2 713 0
 1066 000c 1846     		mov	r0, r3
 1067 000e 07F10C07 		add	r7, r7, #12
 1068 0012 BD46     		mov	sp, r7
 1069 0014 80BC     		pop	{r7}
 1070 0016 7047     		bx	lr
 1071              		.cfi_endproc
 1072              	.LFE120:
 1074              		.section	.text.USIC0_5_IRQHandler,"ax",%progbits
 1075              		.align	2
 1076              		.global	USIC0_5_IRQHandler
 1077              		.thumb
 1078              		.thumb_func
 1080              	USIC0_5_IRQHandler:
 1081              	.LFB121:
 714:../Dave/Generated/src/UART002/UART002.c **** 
 715:../Dave/Generated/src/UART002/UART002.c **** 
 716:../Dave/Generated/src/UART002/UART002.c **** 
 717:../Dave/Generated/src/UART002/UART002.c **** /* Standard transmit buffer event handler */
 718:../Dave/Generated/src/UART002/UART002.c **** void IRQ_Hdlr_89(void)
 719:../Dave/Generated/src/UART002/UART002.c **** {
 1082              		.loc 2 719 0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 8
 1085              		@ frame_needed = 1, uses_anonymous_args = 0
 1086 0000 80B5     		push	{r7, lr}
 1087              	.LCFI34:
 1088              		.cfi_def_cfa_offset 8
 1089              		.cfi_offset 7, -8
 1090              		.cfi_offset 14, -4
 1091 0002 82B0     		sub	sp, sp, #8
 1092              	.LCFI35:
 1093              		.cfi_def_cfa_offset 16
 1094 0004 00AF     		add	r7, sp, #0
 1095              	.LCFI36:
 1096              		.cfi_def_cfa_register 7
 720:../Dave/Generated/src/UART002/UART002.c ****    UART002_LocalStructType* CurrentLocalStruct = \
 721:../Dave/Generated/src/UART002/UART002.c ****    UART002_Handle0.DynamicData->CurrentTaskStruct;
 1097              		.loc 2 721 0
 1098 0006 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1099 000a C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1100 000e 1B68     		ldr	r3, [r3, #0]
 720:../Dave/Generated/src/UART002/UART002.c ****    UART002_LocalStructType* CurrentLocalStruct = \
 1101              		.loc 2 720 0
 1102 0010 1B68     		ldr	r3, [r3, #0]
 1103 0012 7B60     		str	r3, [r7, #4]
 722:../Dave/Generated/src/UART002/UART002.c ****   /* <<<DD_UART002_non_API_3>>>*/
 723:../Dave/Generated/src/UART002/UART002.c ****   /* Clear standard transmit buffer Event bit */
 724:../Dave/Generated/src/UART002/UART002.c ****   UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSTBI_Msk;
 1104              		.loc 2 724 0
 1105 0014 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1106 0018 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1107 001c 1A69     		ldr	r2, [r3, #16]
 1108 001e 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1109 0022 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1110 0026 1B69     		ldr	r3, [r3, #16]
 1111 0028 D3F81831 		ldr	r3, [r3, #280]
 1112 002c 43F48073 		orr	r3, r3, #256
 1113 0030 C2F81831 		str	r3, [r2, #280]
 725:../Dave/Generated/src/UART002/UART002.c ****     
 726:../Dave/Generated/src/UART002/UART002.c ****   /* If not in DMA mode */
 727:../Dave/Generated/src/UART002/UART002.c ****   if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 1114              		.loc 2 727 0
 1115 0034 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1116 0038 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1117 003c 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 1118 003e 002B     		cmp	r3, #0
 1119 0040 06D0     		beq	.L40
 728:../Dave/Generated/src/UART002/UART002.c ****       (UART002_Handle0.DMAMode == UART002_RX_DMA) ) 
 1120              		.loc 2 728 0 discriminator 1
 1121 0042 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1122 0046 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1123 004a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 727:../Dave/Generated/src/UART002/UART002.c ****   if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 1124              		.loc 2 727 0 discriminator 1
 1125 004c 012B     		cmp	r3, #1
 1126 004e 7DD1     		bne	.L39
 1127              	.L40:
 729:../Dave/Generated/src/UART002/UART002.c ****   {
 730:../Dave/Generated/src/UART002/UART002.c **** 	if(UART002_Handle0.DynamicData->DataLen == 0U)
 1128              		.loc 2 730 0
 1129 0050 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1130 0054 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1131 0058 1B68     		ldr	r3, [r3, #0]
 1132 005a 1B89     		ldrh	r3, [r3, #8]
 1133 005c 002B     		cmp	r3, #0
 1134 005e 5DD1     		bne	.L46
 731:../Dave/Generated/src/UART002/UART002.c **** 	{
 732:../Dave/Generated/src/UART002/UART002.c ****         /* Transfer Success release the semaphore */
 733:../Dave/Generated/src/UART002/UART002.c ****         CurrentLocalStruct->Status = UART002_TRANSFER_SUCCESS;
 1135              		.loc 2 733 0
 1136 0060 7B68     		ldr	r3, [r7, #4]
 1137 0062 4FF00302 		mov	r2, #3
 1138 0066 1A73     		strb	r2, [r3, #12]
 734:../Dave/Generated/src/UART002/UART002.c ****         /* Disable standard transmit and error event interrupt */
 735:../Dave/Generated/src/UART002/UART002.c ****         UART002_Handle0.UartRegs->TBCTR &= \
 1139              		.loc 2 735 0
 1140 0068 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1141 006c C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1142 0070 1A69     		ldr	r2, [r3, #16]
 1143 0072 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1144 0076 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1145 007a 1B69     		ldr	r3, [r3, #16]
 1146 007c D3F80831 		ldr	r3, [r3, #264]
 1147 0080 23F04043 		bic	r3, r3, #-1073741824
 1148 0084 C2F80831 		str	r3, [r2, #264]
 736:../Dave/Generated/src/UART002/UART002.c ****                        ~(((uint32_t)USIC_CH_TBCTR_STBIEN_Msk) | \
 737:../Dave/Generated/src/UART002/UART002.c ****                        ((uint32_t)USIC_CH_TBCTR_TBERIEN_Msk));
 738:../Dave/Generated/src/UART002/UART002.c **** 		/* Signal the task that Job is complete */
 739:../Dave/Generated/src/UART002/UART002.c **** 		osSignalSet(CurrentLocalStruct->ThreadID,CurrentLocalStruct->SignalId);
 1149              		.loc 2 739 0
 1150 0088 7B68     		ldr	r3, [r7, #4]
 1151 008a 5A69     		ldr	r2, [r3, #20]
 1152 008c 7B68     		ldr	r3, [r7, #4]
 1153 008e 1B69     		ldr	r3, [r3, #16]
 1154 0090 1046     		mov	r0, r2
 1155 0092 1946     		mov	r1, r3
 1156 0094 FFF7FEFF 		bl	osSignalSet
 740:../Dave/Generated/src/UART002/UART002.c ****         /* Release channel semaphore */
 741:../Dave/Generated/src/UART002/UART002.c **** 		osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
 1157              		.loc 2 741 0
 1158 0098 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1159 009c C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1160 00a0 1B68     		ldr	r3, [r3, #0]
 1161 00a2 5B68     		ldr	r3, [r3, #4]
 1162 00a4 1846     		mov	r0, r3
 1163 00a6 FFF7FEFF 		bl	osSemaphoreRelease
 742:../Dave/Generated/src/UART002/UART002.c **** 	}
 743:../Dave/Generated/src/UART002/UART002.c ****     /* Write to FIFO till Fifo is full */
 744:../Dave/Generated/src/UART002/UART002.c ****     while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 1164              		.loc 2 744 0
 1165 00aa 37E0     		b	.L46
 1166              	.L48:
 745:../Dave/Generated/src/UART002/UART002.c ****                        (UART002_Handle0.DynamicData->DataLen != 0U) )
 746:../Dave/Generated/src/UART002/UART002.c ****     {
 747:../Dave/Generated/src/UART002/UART002.c ****       while(USIC_IsTxFIFObusy(UART002_Handle0.UartRegs))
 1167              		.loc 2 747 0
 1168 00ac 00BF     		nop
 1169              	.L44:
 1170              		.loc 2 747 0 is_stmt 0 discriminator 1
 1171 00ae 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1172 00b2 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1173 00b6 1B69     		ldr	r3, [r3, #16]
 1174 00b8 D3F81431 		ldr	r3, [r3, #276]
 1175 00bc 03F40053 		and	r3, r3, #8192
 1176 00c0 4FEA5333 		lsr	r3, r3, #13
 1177 00c4 002B     		cmp	r3, #0
 1178 00c6 F2D1     		bne	.L44
 748:../Dave/Generated/src/UART002/UART002.c ****       {}
 749:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.UartRegs->IN[0] = \
 1179              		.loc 2 749 0 is_stmt 1
 1180 00c8 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1181 00cc C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1182 00d0 1A69     		ldr	r2, [r3, #16]
 750:../Dave/Generated/src/UART002/UART002.c ****             *(UART002_Handle0.DynamicData->pBuffer);
 1183              		.loc 2 750 0
 1184 00d2 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1185 00d6 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1186 00da 1B68     		ldr	r3, [r3, #0]
 1187 00dc DB68     		ldr	r3, [r3, #12]
 1188 00de 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 749:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.UartRegs->IN[0] = \
 1189              		.loc 2 749 0
 1190 00e0 C2F88031 		str	r3, [r2, #384]
 751:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.DynamicData->pBuffer++;
 1191              		.loc 2 751 0
 1192 00e4 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1193 00e8 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1194 00ec 1B68     		ldr	r3, [r3, #0]
 1195 00ee DA68     		ldr	r2, [r3, #12]
 1196 00f0 02F10102 		add	r2, r2, #1
 1197 00f4 DA60     		str	r2, [r3, #12]
 752:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.DynamicData->DataLen--;
 1198              		.loc 2 752 0
 1199 00f6 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1200 00fa C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1201 00fe 1B68     		ldr	r3, [r3, #0]
 1202 0100 1A89     		ldrh	r2, [r3, #8]
 1203 0102 02F1FF32 		add	r2, r2, #-1
 1204 0106 92B2     		uxth	r2, r2
 1205 0108 1A81     		strh	r2, [r3, #8]	@ movhi
 753:../Dave/Generated/src/UART002/UART002.c ****       /* Check if all data is transmitted */
 754:../Dave/Generated/src/UART002/UART002.c ****       if(UART002_Handle0.DynamicData->DataLen == 0U)
 1206              		.loc 2 754 0
 1207 010a 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1208 010e C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1209 0112 1B68     		ldr	r3, [r3, #0]
 1210 0114 1B89     		ldrh	r3, [r3, #8]
 1211 0116 002B     		cmp	r3, #0
 1212 0118 17D0     		beq	.L47
 1213 011a 00E0     		b	.L43
 1214              	.L46:
 744:../Dave/Generated/src/UART002/UART002.c ****     while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 1215              		.loc 2 744 0
 1216 011c 00BF     		nop
 1217              	.L43:
 744:../Dave/Generated/src/UART002/UART002.c ****     while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 1218              		.loc 2 744 0 is_stmt 0 discriminator 1
 1219 011e 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1220 0122 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1221 0126 1B69     		ldr	r3, [r3, #16]
 1222 0128 D3F81431 		ldr	r3, [r3, #276]
 1223 012c 03F48053 		and	r3, r3, #4096
 1224 0130 4FEA1333 		lsr	r3, r3, #12
 1225 0134 012B     		cmp	r3, #1
 1226 0136 09D0     		beq	.L39
 745:../Dave/Generated/src/UART002/UART002.c ****                        (UART002_Handle0.DynamicData->DataLen != 0U) )
 1227              		.loc 2 745 0 is_stmt 1 discriminator 2
 1228 0138 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1229 013c C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1230 0140 1B68     		ldr	r3, [r3, #0]
 1231 0142 1B89     		ldrh	r3, [r3, #8]
 744:../Dave/Generated/src/UART002/UART002.c ****     while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 1232              		.loc 2 744 0 discriminator 2
 1233 0144 002B     		cmp	r3, #0
 1234 0146 B1D1     		bne	.L48
 1235 0148 00E0     		b	.L39
 1236              	.L47:
 755:../Dave/Generated/src/UART002/UART002.c ****       {
 756:../Dave/Generated/src/UART002/UART002.c ****     	break;
 1237              		.loc 2 756 0
 1238 014a 00BF     		nop
 1239              	.L39:
 757:../Dave/Generated/src/UART002/UART002.c ****       }
 758:../Dave/Generated/src/UART002/UART002.c ****     }
 759:../Dave/Generated/src/UART002/UART002.c ****   }
 760:../Dave/Generated/src/UART002/UART002.c ****       
 761:../Dave/Generated/src/UART002/UART002.c **** }
 1240              		.loc 2 761 0
 1241 014c 07F10807 		add	r7, r7, #8
 1242 0150 BD46     		mov	sp, r7
 1243 0152 80BD     		pop	{r7, pc}
 1244              		.cfi_endproc
 1245              	.LFE121:
 1247              		.section	.text.USIC0_3_IRQHandler,"ax",%progbits
 1248              		.align	2
 1249              		.global	USIC0_3_IRQHandler
 1250              		.thumb
 1251              		.thumb_func
 1253              	USIC0_3_IRQHandler:
 1254              	.LFB122:
 762:../Dave/Generated/src/UART002/UART002.c **** 
 763:../Dave/Generated/src/UART002/UART002.c **** /* Standard Receive buffer event handler */
 764:../Dave/Generated/src/UART002/UART002.c **** void IRQ_Hdlr_87(void)
 765:../Dave/Generated/src/UART002/UART002.c **** {
 1255              		.loc 2 765 0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 8
 1258              		@ frame_needed = 1, uses_anonymous_args = 0
 1259 0000 80B5     		push	{r7, lr}
 1260              	.LCFI37:
 1261              		.cfi_def_cfa_offset 8
 1262              		.cfi_offset 7, -8
 1263              		.cfi_offset 14, -4
 1264 0002 82B0     		sub	sp, sp, #8
 1265              	.LCFI38:
 1266              		.cfi_def_cfa_offset 16
 1267 0004 00AF     		add	r7, sp, #0
 1268              	.LCFI39:
 1269              		.cfi_def_cfa_register 7
 766:../Dave/Generated/src/UART002/UART002.c ****   UART002_LocalStructType* CurrentLocalStruct = \
 767:../Dave/Generated/src/UART002/UART002.c ****     UART002_Handle0.DynamicData->CurrentTaskStruct;
 1270              		.loc 2 767 0
 1271 0006 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1272 000a C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1273 000e 1B68     		ldr	r3, [r3, #0]
 766:../Dave/Generated/src/UART002/UART002.c ****   UART002_LocalStructType* CurrentLocalStruct = \
 1274              		.loc 2 766 0
 1275 0010 1B68     		ldr	r3, [r3, #0]
 1276 0012 7B60     		str	r3, [r7, #4]
 768:../Dave/Generated/src/UART002/UART002.c **** 	  /* <<<DD_UART002_non_API_4>>>*/
 769:../Dave/Generated/src/UART002/UART002.c ****   /* Clear standard receive buffer Event bit */
 770:../Dave/Generated/src/UART002/UART002.c ****   UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSRBI_Msk;
 1277              		.loc 2 770 0
 1278 0014 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1279 0018 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1280 001c 1A69     		ldr	r2, [r3, #16]
 1281 001e 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1282 0022 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1283 0026 1B69     		ldr	r3, [r3, #16]
 1284 0028 D3F81831 		ldr	r3, [r3, #280]
 1285 002c 43F00103 		orr	r3, r3, #1
 1286 0030 C2F81831 		str	r3, [r2, #280]
 771:../Dave/Generated/src/UART002/UART002.c ****     
 772:../Dave/Generated/src/UART002/UART002.c ****   if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 1287              		.loc 2 772 0
 1288 0034 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1289 0038 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1290 003c 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 1291 003e 002B     		cmp	r3, #0
 1292 0040 76D0     		beq	.L58
 773:../Dave/Generated/src/UART002/UART002.c ****                                 (UART002_Handle0.DMAMode == UART002_TX_DMA) ) 
 1293              		.loc 2 773 0 discriminator 1
 1294 0042 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1295 0046 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1296 004a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 772:../Dave/Generated/src/UART002/UART002.c ****   if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 1297              		.loc 2 772 0 discriminator 1
 1298 004c 022B     		cmp	r3, #2
 1299 004e 40F0C280 		bne	.L51
 774:../Dave/Generated/src/UART002/UART002.c ****   {
 775:../Dave/Generated/src/UART002/UART002.c ****     while(USIC_ubIsRxFIFOempty(UART002_Handle0.UartRegs) != 1U)
 1300              		.loc 2 775 0
 1301 0052 6DE0     		b	.L58
 1302              	.L59:
 776:../Dave/Generated/src/UART002/UART002.c ****     {
 777:../Dave/Generated/src/UART002/UART002.c ****       while(USIC_IsRxFIFObusy(UART002_Handle0.UartRegs))
 1303              		.loc 2 777 0
 1304 0054 00BF     		nop
 1305              	.L53:
 1306              		.loc 2 777 0 is_stmt 0 discriminator 1
 1307 0056 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1308 005a C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1309 005e 1B69     		ldr	r3, [r3, #16]
 1310 0060 D3F81431 		ldr	r3, [r3, #276]
 1311 0064 03F02003 		and	r3, r3, #32
 1312 0068 4FEA5313 		lsr	r3, r3, #5
 1313 006c 002B     		cmp	r3, #0
 1314 006e F2D1     		bne	.L53
 778:../Dave/Generated/src/UART002/UART002.c ****       {}
 779:../Dave/Generated/src/UART002/UART002.c ****       *(UART002_Handle0.DynamicData->pBuffer) = \
 1315              		.loc 2 779 0 is_stmt 1
 1316 0070 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1317 0074 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1318 0078 1B68     		ldr	r3, [r3, #0]
 1319 007a DA68     		ldr	r2, [r3, #12]
 780:../Dave/Generated/src/UART002/UART002.c ****                            (uint8_t)UART002_Handle0.UartRegs->OUTR;
 1320              		.loc 2 780 0
 1321 007c 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1322 0080 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1323 0084 1B69     		ldr	r3, [r3, #16]
 1324 0086 D3F81C31 		ldr	r3, [r3, #284]
 1325 008a DBB2     		uxtb	r3, r3
 779:../Dave/Generated/src/UART002/UART002.c ****       *(UART002_Handle0.DynamicData->pBuffer) = \
 1326              		.loc 2 779 0
 1327 008c 1370     		strb	r3, [r2, #0]
 781:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.DynamicData->pBuffer++;
 1328              		.loc 2 781 0
 1329 008e 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1330 0092 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1331 0096 1B68     		ldr	r3, [r3, #0]
 1332 0098 DA68     		ldr	r2, [r3, #12]
 1333 009a 02F10102 		add	r2, r2, #1
 1334 009e DA60     		str	r2, [r3, #12]
 782:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.DynamicData->DataLen--;
 1335              		.loc 2 782 0
 1336 00a0 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1337 00a4 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1338 00a8 1B68     		ldr	r3, [r3, #0]
 1339 00aa 1A89     		ldrh	r2, [r3, #8]
 1340 00ac 02F1FF32 		add	r2, r2, #-1
 1341 00b0 92B2     		uxth	r2, r2
 1342 00b2 1A81     		strh	r2, [r3, #8]	@ movhi
 783:../Dave/Generated/src/UART002/UART002.c ****       if(UART002_Handle0.DynamicData->DataLen == 0U)
 1343              		.loc 2 783 0
 1344 00b4 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1345 00b8 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1346 00bc 1B68     		ldr	r3, [r3, #0]
 1347 00be 1B89     		ldrh	r3, [r3, #8]
 1348 00c0 002B     		cmp	r3, #0
 1349 00c2 36D1     		bne	.L52
 784:../Dave/Generated/src/UART002/UART002.c ****       {
 785:../Dave/Generated/src/UART002/UART002.c ****         /* Transfer Success release the semaphore */
 786:../Dave/Generated/src/UART002/UART002.c ****         CurrentLocalStruct->Status = UART002_TRANSFER_SUCCESS;
 1350              		.loc 2 786 0
 1351 00c4 7B68     		ldr	r3, [r7, #4]
 1352 00c6 4FF00302 		mov	r2, #3
 1353 00ca 1A73     		strb	r2, [r3, #12]
 787:../Dave/Generated/src/UART002/UART002.c ****         /* Disable standard receive buffer and error event */
 788:../Dave/Generated/src/UART002/UART002.c ****         UART002_Handle0.UartRegs->RBCTR &= \
 1354              		.loc 2 788 0
 1355 00cc 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1356 00d0 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1357 00d4 1A69     		ldr	r2, [r3, #16]
 1358 00d6 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1359 00da C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1360 00de 1B69     		ldr	r3, [r3, #16]
 1361 00e0 D3F80C31 		ldr	r3, [r3, #268]
 1362 00e4 23F0C043 		bic	r3, r3, #1610612736
 1363 00e8 C2F80C31 		str	r3, [r2, #268]
 789:../Dave/Generated/src/UART002/UART002.c ****                 ~((uint32_t)(USIC_CH_RBCTR_SRBIEN_Msk) | \
 790:../Dave/Generated/src/UART002/UART002.c ****                  (uint32_t)(USIC_CH_RBCTR_ARBIEN_Msk));
 791:../Dave/Generated/src/UART002/UART002.c ****         USIC_FlushRxFIFO(UART002_Handle0.UartRegs);
 1364              		.loc 2 791 0
 1365 00ec 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1366 00f0 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1367 00f4 1A69     		ldr	r2, [r3, #16]
 1368 00f6 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1369 00fa C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1370 00fe 1B69     		ldr	r3, [r3, #16]
 1371 0100 D3F81831 		ldr	r3, [r3, #280]
 1372 0104 43F48043 		orr	r3, r3, #16384
 1373 0108 C2F81831 		str	r3, [r2, #280]
 792:../Dave/Generated/src/UART002/UART002.c ****         /* Signal the task that Job is complete */
 793:../Dave/Generated/src/UART002/UART002.c **** 		    osSignalSet(CurrentLocalStruct->ThreadID,CurrentLocalStruct->SignalId);
 1374              		.loc 2 793 0
 1375 010c 7B68     		ldr	r3, [r7, #4]
 1376 010e 5A69     		ldr	r2, [r3, #20]
 1377 0110 7B68     		ldr	r3, [r7, #4]
 1378 0112 1B69     		ldr	r3, [r3, #16]
 1379 0114 1046     		mov	r0, r2
 1380 0116 1946     		mov	r1, r3
 1381 0118 FFF7FEFF 		bl	osSignalSet
 794:../Dave/Generated/src/UART002/UART002.c ****         /* Release channel semaphore */
 795:../Dave/Generated/src/UART002/UART002.c **** 		    osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
 1382              		.loc 2 795 0
 1383 011c 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1384 0120 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1385 0124 1B68     		ldr	r3, [r3, #0]
 1386 0126 5B68     		ldr	r3, [r3, #4]
 1387 0128 1846     		mov	r0, r3
 1388 012a FFF7FEFF 		bl	osSemaphoreRelease
 796:../Dave/Generated/src/UART002/UART002.c ****         break;
 1389              		.loc 2 796 0
 1390 012e 0DE0     		b	.L54
 1391              	.L58:
 775:../Dave/Generated/src/UART002/UART002.c ****     while(USIC_ubIsRxFIFOempty(UART002_Handle0.UartRegs) != 1U)
 1392              		.loc 2 775 0
 1393 0130 00BF     		nop
 1394              	.L52:
 775:../Dave/Generated/src/UART002/UART002.c ****     while(USIC_ubIsRxFIFOempty(UART002_Handle0.UartRegs) != 1U)
 1395              		.loc 2 775 0 is_stmt 0 discriminator 1
 1396 0132 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1397 0136 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1398 013a 1B69     		ldr	r3, [r3, #16]
 1399 013c D3F81431 		ldr	r3, [r3, #276]
 1400 0140 03F00803 		and	r3, r3, #8
 1401 0144 4FEAD303 		lsr	r3, r3, #3
 1402 0148 012B     		cmp	r3, #1
 1403 014a 83D1     		bne	.L59
 1404              	.L54:
 797:../Dave/Generated/src/UART002/UART002.c ****       }
 798:../Dave/Generated/src/UART002/UART002.c ****     }
 799:../Dave/Generated/src/UART002/UART002.c ****     if((UART002_Handle0.DynamicData->DataLen < \
 1405              		.loc 2 799 0 is_stmt 1
 1406 014c 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1407 0150 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1408 0154 1B68     		ldr	r3, [r3, #0]
 1409 0156 1B89     		ldrh	r3, [r3, #8]
 1410 0158 1AB2     		sxth	r2, r3
 800:../Dave/Generated/src/UART002/UART002.c ****     		  (uint16_t)UART002_Handle0.RxFIFOTrigger) \
 1411              		.loc 2 800 0
 1412 015a 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1413 015e C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1414 0162 9B7D     		ldrb	r3, [r3, #22]	@ zero_extendqisi2
 799:../Dave/Generated/src/UART002/UART002.c ****     if((UART002_Handle0.DynamicData->DataLen < \
 1415              		.loc 2 799 0
 1416 0164 9A42     		cmp	r2, r3
 1417 0166 80F29080 		bge	.L60
 801:../Dave/Generated/src/UART002/UART002.c ****               && (UART002_Handle0.DynamicData->DataLen > 0U) )
 1418              		.loc 2 801 0
 1419 016a 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1420 016e C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1421 0172 1B68     		ldr	r3, [r3, #0]
 1422 0174 1B89     		ldrh	r3, [r3, #8]
 1423 0176 002B     		cmp	r3, #0
 1424 0178 00F08780 		beq	.L60
 802:../Dave/Generated/src/UART002/UART002.c ****     {
 803:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.UartRegs->RBCTR &= (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk;
 1425              		.loc 2 803 0
 1426 017c 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1427 0180 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1428 0184 1A69     		ldr	r2, [r3, #16]
 1429 0186 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1430 018a C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1431 018e 1B69     		ldr	r3, [r3, #16]
 1432 0190 D3F80C31 		ldr	r3, [r3, #268]
 1433 0194 23F47C53 		bic	r3, r3, #16128
 1434 0198 C2F80C31 		str	r3, [r2, #268]
 804:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.UartRegs->RBCTR |= 
 1435              		.loc 2 804 0
 1436 019c 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1437 01a0 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1438 01a4 1A69     		ldr	r2, [r3, #16]
 1439 01a6 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1440 01aa C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1441 01ae 1B69     		ldr	r3, [r3, #16]
 1442 01b0 D3F80C11 		ldr	r1, [r3, #268]
 805:../Dave/Generated/src/UART002/UART002.c ****     		                    ((((UART002_Handle0.DynamicData->DataLen) - 1)  << \
 1443              		.loc 2 805 0
 1444 01b4 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1445 01b8 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1446 01bc 1B68     		ldr	r3, [r3, #0]
 1447 01be 1B89     		ldrh	r3, [r3, #8]
 1448 01c0 1BB2     		sxth	r3, r3
 1449 01c2 03F1FF33 		add	r3, r3, #-1
 1450 01c6 4FEA0323 		lsl	r3, r3, #8
 806:../Dave/Generated/src/UART002/UART002.c ****                                             USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 1451              		.loc 2 806 0
 1452 01ca 03F47C53 		and	r3, r3, #16128
 804:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.UartRegs->RBCTR |= 
 1453              		.loc 2 804 0
 1454 01ce 0B43     		orrs	r3, r3, r1
 1455 01d0 C2F80C31 		str	r3, [r2, #268]
 799:../Dave/Generated/src/UART002/UART002.c ****     if((UART002_Handle0.DynamicData->DataLen < \
 1456              		.loc 2 799 0
 1457 01d4 59E0     		b	.L60
 1458              	.L51:
 807:../Dave/Generated/src/UART002/UART002.c ****     }	
 808:../Dave/Generated/src/UART002/UART002.c ****   }                                
 809:../Dave/Generated/src/UART002/UART002.c ****   else
 810:../Dave/Generated/src/UART002/UART002.c ****   {
 811:../Dave/Generated/src/UART002/UART002.c **** 	  UART002_Handle0.DynamicData->DataLen = \
 1459              		.loc 2 811 0
 1460 01d6 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1461 01da C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1462 01de 1A68     		ldr	r2, [r3, #0]
 812:../Dave/Generated/src/UART002/UART002.c ****       UART002_Handle0.DynamicData->DataLen - UART002_Handle0.DynamicData->Msize;
 1463              		.loc 2 812 0
 1464 01e0 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1465 01e4 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1466 01e8 1B68     		ldr	r3, [r3, #0]
 1467 01ea 1B89     		ldrh	r3, [r3, #8]
 811:../Dave/Generated/src/UART002/UART002.c **** 	  UART002_Handle0.DynamicData->DataLen = \
 1468              		.loc 2 811 0
 1469 01ec 99B2     		uxth	r1, r3
 1470              		.loc 2 812 0
 1471 01ee 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1472 01f2 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1473 01f6 1B68     		ldr	r3, [r3, #0]
 1474 01f8 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 811:../Dave/Generated/src/UART002/UART002.c **** 	  UART002_Handle0.DynamicData->DataLen = \
 1475              		.loc 2 811 0
 1476 01fa CB1A     		subs	r3, r1, r3
 1477 01fc 9BB2     		uxth	r3, r3
 1478 01fe 9BB2     		uxth	r3, r3
 1479 0200 1381     		strh	r3, [r2, #8]	@ movhi
 813:../Dave/Generated/src/UART002/UART002.c **** 	  if((UART002_Handle0.DynamicData->DataLen < \
 1480              		.loc 2 813 0
 1481 0202 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1482 0206 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1483 020a 1B68     		ldr	r3, [r3, #0]
 1484 020c 1B89     		ldrh	r3, [r3, #8]
 1485 020e 1AB2     		sxth	r2, r3
 814:../Dave/Generated/src/UART002/UART002.c ****        UART002_Handle0.DynamicData->Msize) && \
 1486              		.loc 2 814 0
 1487 0210 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1488 0214 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1489 0218 1B68     		ldr	r3, [r3, #0]
 1490 021a 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 813:../Dave/Generated/src/UART002/UART002.c **** 	  if((UART002_Handle0.DynamicData->DataLen < \
 1491              		.loc 2 813 0
 1492 021c 9A42     		cmp	r2, r3
 1493 021e 35DA     		bge	.L49
 815:../Dave/Generated/src/UART002/UART002.c ****        (UART002_Handle0.DynamicData->DataLen > 0U))
 1494              		.loc 2 815 0
 1495 0220 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1496 0224 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1497 0228 1B68     		ldr	r3, [r3, #0]
 1498 022a 1B89     		ldrh	r3, [r3, #8]
 814:../Dave/Generated/src/UART002/UART002.c ****        UART002_Handle0.DynamicData->Msize) && \
 1499              		.loc 2 814 0
 1500 022c 002B     		cmp	r3, #0
 1501 022e 2DD0     		beq	.L49
 816:../Dave/Generated/src/UART002/UART002.c **** 	  {
 817:../Dave/Generated/src/UART002/UART002.c **** 		  UART002_Handle0.UartRegs->RBCTR &= ~((uint32_t)USIC_CH_RBCTR_LIMIT_Msk);
 1502              		.loc 2 817 0
 1503 0230 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1504 0234 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1505 0238 1A69     		ldr	r2, [r3, #16]
 1506 023a 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1507 023e C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1508 0242 1B69     		ldr	r3, [r3, #16]
 1509 0244 D3F80C31 		ldr	r3, [r3, #268]
 1510 0248 23F47C53 		bic	r3, r3, #16128
 1511 024c C2F80C31 		str	r3, [r2, #268]
 818:../Dave/Generated/src/UART002/UART002.c **** 		  UART002_Handle0.UartRegs->RBCTR |= \
 1512              		.loc 2 818 0
 1513 0250 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1514 0254 C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1515 0258 1A69     		ldr	r2, [r3, #16]
 1516 025a 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1517 025e C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1518 0262 1B69     		ldr	r3, [r3, #16]
 1519 0264 D3F80C11 		ldr	r1, [r3, #268]
 819:../Dave/Generated/src/UART002/UART002.c **** 		        	            ((((UART002_Handle0.DynamicData->DataLen)-1UL)  << \
 1520              		.loc 2 819 0
 1521 0268 40F20003 		movw	r3, #:lower16:UART002_Handle0
 1522 026c C0F20003 		movt	r3, #:upper16:UART002_Handle0
 1523 0270 1B68     		ldr	r3, [r3, #0]
 1524 0272 1B89     		ldrh	r3, [r3, #8]
 1525 0274 1BB2     		sxth	r3, r3
 1526 0276 03F1FF33 		add	r3, r3, #-1
 1527 027a 4FEA0323 		lsl	r3, r3, #8
 820:../Dave/Generated/src/UART002/UART002.c **** 		        	                        USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 1528              		.loc 2 820 0
 1529 027e 03F47C53 		and	r3, r3, #16128
 818:../Dave/Generated/src/UART002/UART002.c **** 		  UART002_Handle0.UartRegs->RBCTR |= \
 1530              		.loc 2 818 0
 1531 0282 0B43     		orrs	r3, r3, r1
 1532 0284 C2F80C31 		str	r3, [r2, #268]
 1533 0288 00E0     		b	.L49
 1534              	.L60:
 799:../Dave/Generated/src/UART002/UART002.c ****     if((UART002_Handle0.DynamicData->DataLen < \
 1535              		.loc 2 799 0
 1536 028a 00BF     		nop
 1537              	.L49:
 821:../Dave/Generated/src/UART002/UART002.c **** 
 822:../Dave/Generated/src/UART002/UART002.c **** 	  }
 823:../Dave/Generated/src/UART002/UART002.c ****   } 
 824:../Dave/Generated/src/UART002/UART002.c **** }
 1538              		.loc 2 824 0
 1539 028c 07F10807 		add	r7, r7, #8
 1540 0290 BD46     		mov	sp, r7
 1541 0292 80BD     		pop	{r7, pc}
 1542              		.cfi_endproc
 1543              	.LFE122:
 1545              		.text
 1546              	.Letext0:
 1547              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1548              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1549              		.file 5 "X:\\DAVE3-examples\\DAVE4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/LIBS/types.h"
 1550              		.file 6 "X:\\DAVE3-examples\\DAVE4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/RTOS001/../../s
 1551              		.file 7 "X:\\DAVE3-examples\\DAVE4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/RESET001/RESET0
 1552              		.file 8 "X:\\DAVE3-examples\\DAVE4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/UART002/../../i
 1553              		.file 9 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1554              		.file 10 "X:\\DAVE3-examples\\DAVE4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/UART002/UART00
 1555              		.file 11 "X:\\DAVE3-examples\\DAVE4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/UART002/UART00
DEFINED SYMBOLS
                            *ABS*:00000000 UART002.c
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:54     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:58     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:96     .text.NVIC_SetPriority:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:100    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:158    .text.NVIC_EncodePriority:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:162    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:242    .bss:00000000 os_semaphore_cb_UART002_ChannelSemHandle0
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:239    .bss:00000000 $d
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:249    .rodata:00000000 os_semaphore_def_UART002_ChannelSemHandle0
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:246    .rodata:00000000 $d
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:252    .text.UART002_lInit:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:257    .text.UART002_lInit:00000000 UART002_lInit
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:477    .text.UART002_Init:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:482    .text.UART002_Init:00000000 UART002_Init
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:559    .text.UART002_Deinit:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:564    .text.UART002_Deinit:00000000 UART002_Deinit
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:591    .text.UART002_LocalStructureInit:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:596    .text.UART002_LocalStructureInit:00000000 UART002_LocalStructureInit
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:645    .text.UART002_StartReception:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:650    .text.UART002_StartReception:00000000 UART002_StartReception
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:826    .text.UART002_StartTransmission:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:831    .text.UART002_StartTransmission:00000000 UART002_StartTransmission
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:979    .text.UART002_WaitForCompletion:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:984    .text.UART002_WaitForCompletion:00000000 UART002_WaitForCompletion
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:1039   .text.UART002_GetStatus:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:1044   .text.UART002_GetStatus:00000000 UART002_GetStatus
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:1075   .text.USIC0_5_IRQHandler:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:1080   .text.USIC0_5_IRQHandler:00000000 USIC0_5_IRQHandler
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:1248   .text.USIC0_3_IRQHandler:00000000 $t
C:\Users\LIUDAN~1\AppData\Local\Temp\cc6cqY1g.s:1253   .text.USIC0_3_IRQHandler:00000000 USIC0_3_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.cmsis_os.h.131.c9c34dc8297264a3e18c36fd1cd4383c
                           .group:00000000 wm4.cmsis_os.h.185.c5bf6edc2212781bbc023e70c59eddda
                           .group:00000000 wm4.Usic.h.48.5c09b8c075b78085611ba7fbb22692b0
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.UART002_Conf.h.48.f8d89f32e5e28a00d4d33ef4b2ab1984

UNDEFINED SYMBOLS
RESET001_DeassertReset
UART002_Handle0
osSemaphoreCreate
osThreadGetId
osSemaphoreWait
osSignalWait
osSignalSet
osSemaphoreRelease
