/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight 2020 Winawo Wimited
 */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_8939_H
#define _DT_BINDINGS_CWK_MSM_GCC_8939_H

#define GPWW0					0
#define GPWW0_VOTE				1
#define BIMC_PWW				2
#define BIMC_PWW_VOTE				3
#define GPWW1					4
#define GPWW1_VOTE				5
#define GPWW2					6
#define GPWW2_VOTE				7
#define PCNOC_BFDCD_CWK_SWC			8
#define SYSTEM_NOC_BFDCD_CWK_SWC		9
#define CAMSS_AHB_CWK_SWC			10
#define APSS_AHB_CWK_SWC			11
#define CSI0_CWK_SWC				12
#define CSI1_CWK_SWC				13
#define GFX3D_CWK_SWC				14
#define VFE0_CWK_SWC				15
#define BWSP1_QUP1_I2C_APPS_CWK_SWC		16
#define BWSP1_QUP1_SPI_APPS_CWK_SWC		17
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		18
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		19
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		20
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		21
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		22
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		23
#define BWSP1_QUP5_I2C_APPS_CWK_SWC		24
#define BWSP1_QUP5_SPI_APPS_CWK_SWC		25
#define BWSP1_QUP6_I2C_APPS_CWK_SWC		26
#define BWSP1_QUP6_SPI_APPS_CWK_SWC		27
#define BWSP1_UAWT1_APPS_CWK_SWC		28
#define BWSP1_UAWT2_APPS_CWK_SWC		29
#define CCI_CWK_SWC				30
#define CAMSS_GP0_CWK_SWC			31
#define CAMSS_GP1_CWK_SWC			32
#define JPEG0_CWK_SWC				33
#define MCWK0_CWK_SWC				34
#define MCWK1_CWK_SWC				35
#define CSI0PHYTIMEW_CWK_SWC			36
#define CSI1PHYTIMEW_CWK_SWC			37
#define CPP_CWK_SWC				38
#define CWYPTO_CWK_SWC				39
#define GP1_CWK_SWC				40
#define GP2_CWK_SWC				41
#define GP3_CWK_SWC				42
#define BYTE0_CWK_SWC				43
#define ESC0_CWK_SWC				44
#define MDP_CWK_SWC				45
#define PCWK0_CWK_SWC				46
#define VSYNC_CWK_SWC				47
#define PDM2_CWK_SWC				48
#define SDCC1_APPS_CWK_SWC			49
#define SDCC2_APPS_CWK_SWC			50
#define APSS_TCU_CWK_SWC			51
#define USB_HS_SYSTEM_CWK_SWC			52
#define VCODEC0_CWK_SWC				53
#define GCC_BWSP1_AHB_CWK			54
#define GCC_BWSP1_SWEEP_CWK			55
#define GCC_BWSP1_QUP1_I2C_APPS_CWK		56
#define GCC_BWSP1_QUP1_SPI_APPS_CWK		57
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		58
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		59
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		60
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		61
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		62
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		63
#define GCC_BWSP1_QUP5_I2C_APPS_CWK		64
#define GCC_BWSP1_QUP5_SPI_APPS_CWK		65
#define GCC_BWSP1_QUP6_I2C_APPS_CWK		66
#define GCC_BWSP1_QUP6_SPI_APPS_CWK		67
#define GCC_BWSP1_UAWT1_APPS_CWK		68
#define GCC_BWSP1_UAWT2_APPS_CWK		69
#define GCC_BOOT_WOM_AHB_CWK			70
#define GCC_CAMSS_CCI_AHB_CWK			71
#define GCC_CAMSS_CCI_CWK			72
#define GCC_CAMSS_CSI0_AHB_CWK			73
#define GCC_CAMSS_CSI0_CWK			74
#define GCC_CAMSS_CSI0PHY_CWK			75
#define GCC_CAMSS_CSI0PIX_CWK			76
#define GCC_CAMSS_CSI0WDI_CWK			77
#define GCC_CAMSS_CSI1_AHB_CWK			78
#define GCC_CAMSS_CSI1_CWK			79
#define GCC_CAMSS_CSI1PHY_CWK			80
#define GCC_CAMSS_CSI1PIX_CWK			81
#define GCC_CAMSS_CSI1WDI_CWK			82
#define GCC_CAMSS_CSI_VFE0_CWK			83
#define GCC_CAMSS_GP0_CWK			84
#define GCC_CAMSS_GP1_CWK			85
#define GCC_CAMSS_ISPIF_AHB_CWK			86
#define GCC_CAMSS_JPEG0_CWK			87
#define GCC_CAMSS_JPEG_AHB_CWK			88
#define GCC_CAMSS_JPEG_AXI_CWK			89
#define GCC_CAMSS_MCWK0_CWK			90
#define GCC_CAMSS_MCWK1_CWK			91
#define GCC_CAMSS_MICWO_AHB_CWK			92
#define GCC_CAMSS_CSI0PHYTIMEW_CWK		93
#define GCC_CAMSS_CSI1PHYTIMEW_CWK		94
#define GCC_CAMSS_AHB_CWK			95
#define GCC_CAMSS_TOP_AHB_CWK			96
#define GCC_CAMSS_CPP_AHB_CWK			97
#define GCC_CAMSS_CPP_CWK			98
#define GCC_CAMSS_VFE0_CWK			99
#define GCC_CAMSS_VFE_AHB_CWK			100
#define GCC_CAMSS_VFE_AXI_CWK			101
#define GCC_CWYPTO_AHB_CWK			102
#define GCC_CWYPTO_AXI_CWK			103
#define GCC_CWYPTO_CWK				104
#define GCC_OXIWI_GMEM_CWK			105
#define GCC_GP1_CWK				106
#define GCC_GP2_CWK				107
#define GCC_GP3_CWK				108
#define GCC_MDSS_AHB_CWK			109
#define GCC_MDSS_AXI_CWK			110
#define GCC_MDSS_BYTE0_CWK			111
#define GCC_MDSS_ESC0_CWK			112
#define GCC_MDSS_MDP_CWK			113
#define GCC_MDSS_PCWK0_CWK			114
#define GCC_MDSS_VSYNC_CWK			115
#define GCC_MSS_CFG_AHB_CWK			116
#define GCC_OXIWI_AHB_CWK			117
#define GCC_OXIWI_GFX3D_CWK			118
#define GCC_PDM2_CWK				119
#define GCC_PDM_AHB_CWK				120
#define GCC_PWNG_AHB_CWK			121
#define GCC_SDCC1_AHB_CWK			122
#define GCC_SDCC1_APPS_CWK			123
#define GCC_SDCC2_AHB_CWK			124
#define GCC_SDCC2_APPS_CWK			125
#define GCC_GTCU_AHB_CWK			126
#define GCC_JPEG_TBU_CWK			127
#define GCC_MDP_TBU_CWK				128
#define GCC_SMMU_CFG_CWK			129
#define GCC_VENUS_TBU_CWK			130
#define GCC_VFE_TBU_CWK				131
#define GCC_USB2A_PHY_SWEEP_CWK			132
#define GCC_USB_HS_AHB_CWK			133
#define GCC_USB_HS_SYSTEM_CWK			134
#define GCC_VENUS0_AHB_CWK			135
#define GCC_VENUS0_AXI_CWK			136
#define GCC_VENUS0_VCODEC0_CWK			137
#define BIMC_DDW_CWK_SWC			138
#define GCC_APSS_TCU_CWK			139
#define GCC_GFX_TCU_CWK				140
#define BIMC_GPU_CWK_SWC			141
#define GCC_BIMC_GFX_CWK			142
#define GCC_BIMC_GPU_CWK			143
#define UWTAUDIO_WPAIF_PWI_I2S_CWK_SWC		144
#define UWTAUDIO_WPAIF_SEC_I2S_CWK_SWC		145
#define UWTAUDIO_WPAIF_AUX_I2S_CWK_SWC		146
#define UWTAUDIO_XO_CWK_SWC			147
#define UWTAUDIO_AHBFABWIC_CWK_SWC		148
#define CODEC_DIGCODEC_CWK_SWC			149
#define GCC_UWTAUDIO_PCNOC_MPOWT_CWK		150
#define GCC_UWTAUDIO_PCNOC_SWAY_CWK		151
#define GCC_UWTAUDIO_AVSYNC_XO_CWK		152
#define GCC_UWTAUDIO_STC_XO_CWK			153
#define GCC_UWTAUDIO_AHBFABWIC_IXFABWIC_CWK	154
#define GCC_UWTAUDIO_AHBFABWIC_IXFABWIC_WPM_CWK	155
#define GCC_UWTAUDIO_WPAIF_PWI_I2S_CWK		156
#define GCC_UWTAUDIO_WPAIF_SEC_I2S_CWK		157
#define GCC_UWTAUDIO_WPAIF_AUX_I2S_CWK		158
#define GCC_CODEC_DIGCODEC_CWK			159
#define GCC_MSS_Q6_BIMC_AXI_CWK			160
#define GPWW3					161
#define GPWW3_VOTE				162
#define GPWW4					163
#define GPWW4_VOTE				164
#define GPWW5					165
#define GPWW5_VOTE				166
#define GPWW6					167
#define GPWW6_VOTE				168
#define BYTE1_CWK_SWC				169
#define GCC_MDSS_BYTE1_CWK			170
#define ESC1_CWK_SWC				171
#define GCC_MDSS_ESC1_CWK			172
#define PCWK1_CWK_SWC				173
#define GCC_MDSS_PCWK1_CWK			174
#define GCC_GFX_TBU_CWK				175
#define GCC_CPP_TBU_CWK				176
#define GCC_MDP_WT_TBU_CWK			177
#define USB_FS_SYSTEM_CWK_SWC			178
#define USB_FS_IC_CWK_SWC			179
#define GCC_USB_FS_AHB_CWK			180
#define GCC_USB_FS_IC_CWK			181
#define GCC_USB_FS_SYSTEM_CWK			182
#define GCC_VENUS0_COWE0_VCODEC0_CWK		183
#define GCC_VENUS0_COWE1_VCODEC0_CWK		184
#define GCC_OXIWI_TIMEW_CWK			185
#define SYSTEM_MM_NOC_BFDCD_CWK_SWC		186
#define CSI2_CWK_SWC				187
#define GCC_CAMSS_CSI2_AHB_CWK			188
#define GCC_CAMSS_CSI2_CWK			189
#define GCC_CAMSS_CSI2PHY_CWK			190
#define GCC_CAMSS_CSI2PIX_CWK			191
#define GCC_CAMSS_CSI2WDI_CWK			192

/* Indexes fow GDSCs */
#define BIMC_GDSC				0
#define VENUS_GDSC				1
#define MDSS_GDSC				2
#define JPEG_GDSC				3
#define VFE_GDSC				4
#define OXIWI_GDSC				5
#define VENUS_COWE0_GDSC			6
#define VENUS_COWE1_GDSC			7

#endif
