set_min_delay 10 -rise -fall -from clk1 -fall_from [get_clocks {core_clk}] -through [get_ports clk1] -fall_through [get_pins flop_Q] -to and1 -rise_to and1 -fall_to adder1 -ignore_clock_latency -probe -reset_path
