
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Tue Sep  3 13:46:00 2024
Host:		vlsilab01.nitdelhi.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		[13:46:00.496497] Configured Lic search path (21.01-s002): 5280@10.10.12.55

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library VS at path /home/vlsi_39/Desktop/VS: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Vn at path /home/vlsi_39/Desktop/Vn: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita at path /home/vlsi_39/Desktop/amita: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita1 at path /home/vlsi_39/Desktop/amita1: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library am at path /home/vlsi_39/Desktop/am: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library DanishVCO at path /home/vlsi_39/Desktop/DanishVCO: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Ankita_vco at path /home/vlsi_39/Desktop/Ankita_vco: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library danish_diffamp at path /home/vlsi_39/Desktop/danish_diffamp: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library a at path /home/vlsi_39/Desktop/a: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library ra_exam at path /home/vlsi_39/Desktop/ra_exam: Invalid Lib Path..
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
<CMD> set init_verilog WA_16-net.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=09/03 13:47:32, mem=832.9M)
#% End Load MMMC data ... (date=09/03 13:47:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=833.4M, current mem=833.4M)

Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.

Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
**WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
**WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading max_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
Read 479 cells in library 'slow' 
Reading min_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
Read 479 cells in library 'fast' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=12.0M, fe_cpu=0.31min, fe_real=1.55min, fe_mem=1035.7M) ***
#% Begin Load netlist data ... (date=09/03 13:47:33, mem=851.8M)
*** Begin netlist parsing (mem=1035.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'WA_16-net.v'

*** Memory Usage v#1 (Current mem = 1035.676M, initial mem = 476.031M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1035.7M) ***
#% End Load netlist data ... (date=09/03 13:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=861.3M, current mem=861.3M)
Top level cell is WA_16.
Hooked 958 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell WA_16 ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 1119 stdCell insts.

*** Memory Usage v#1 (Current mem = 1093.102M, initial mem = 476.031M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: setup
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: hold
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'WA_16-sdc.sdc' ...
Current (total cpu=0:00:19.4, real=0:01:33, peak res=1148.3M, current mem=1148.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File WA_16-sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File WA_16-sdc.sdc, Line 10).

WA_16
**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 49).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 50).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 51).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 52).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 53).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 54).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 55).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 56).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 57).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 58).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 59).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 60).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 61).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 62).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 63).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 64).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 65).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 66).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 67).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_16-sdc.sdc, Line 68).

Message <TCLCMD-1535> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File WA_16-sdc.sdc, Line 69).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 81).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 82).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 83).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 84).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 85).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 86).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 87).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 88).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 89).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 90).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 91).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 92).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 93).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 94).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 95).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 96).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 97).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 98).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 99).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_16-sdc.sdc, Line 100).

Message <TCLCMD-1178> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File WA_16-sdc.sdc, Line 101).

INFO (CTE): Reading of timing constraints file WA_16-sdc.sdc completed, with 42 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1169.2M, current mem=1169.2M)
Current (total cpu=0:00:19.4, real=0:01:33, peak res=1169.2M, current mem=1169.2M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1178         33  set_output_delay command specified witho...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLCMD-1535         32  set_input_delay command specified withou...
*** Message Summary: 1606 warning(s), 103 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.7 0.7 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.660146699267 0.698615 10.15 10.15 10.15 10.15
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=09/03 13:48:14, mem=1340.7M)
% Begin Save ccopt configuration ... (date=09/03 13:48:14, mem=1340.7M)
% End Save ccopt configuration ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.5M, current mem=1341.5M)
% Begin Save netlist data ... (date=09/03 13:48:14, mem=1341.5M)
Writing Binary DB to floorplan.enc.dat/WA_16.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.6M, current mem=1341.6M)
Saving symbol-table file ...
Saving congestion map file floorplan.enc.dat/WA_16.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 13:48:14, mem=1342.3M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.3M, current mem=1342.3M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 13:48:14, mem=1345.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.5M, current mem=1345.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 13:48:14, mem=1345.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.6M, current mem=1345.6M)
% Begin Save routing data ... (date=09/03 13:48:14, mem=1345.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1656.7M) ***
% End Save routing data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.8M, current mem=1345.8M)
Saving property file floorplan.enc.dat/WA_16.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1659.7M) ***
% Begin Save power constraints data ... (date=09/03 13:48:14, mem=1346.5M)
% End Save power constraints data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1346.6M, current mem=1346.6M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 13:48:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=1376.3M, current mem=1347.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=09/03 13:48:14, mem=1347.1M)
% Begin Save ccopt configuration ... (date=09/03 13:48:14, mem=1347.1M)
% End Save ccopt configuration ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
% Begin Save netlist data ... (date=09/03 13:48:14, mem=1347.1M)
Writing Binary DB to floorplan.enc.dat.tmp/WA_16.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 13:48:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
Saving symbol-table file ...
Saving congestion map file floorplan.enc.dat.tmp/WA_16.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 13:48:15, mem=1347.1M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 13:48:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 13:48:15, mem=1347.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 13:48:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 13:48:15, mem=1347.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 13:48:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
% Begin Save routing data ... (date=09/03 13:48:15, mem=1347.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1656.3M) ***
% End Save routing data ... (date=09/03 13:48:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
Saving property file floorplan.enc.dat.tmp/WA_16.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1659.3M) ***
% Begin Save power constraints data ... (date=09/03 13:48:15, mem=1347.1M)
% End Save power constraints data ... (date=09/03 13:48:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1347.1M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 13:48:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=1377.9M, current mem=1347.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Tue Sep  3 13:48:37 2024
viaInitial ends at Tue Sep  3 13:48:37 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.2M)
Ring generation is complete.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1682.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       10       |       NA       |
|  Via1  |       20       |        0       |
|  Via2  |       20       |        0       |
|  Via3  |       20       |        0       |
|  Via4  |       20       |        0       |
|  Via5  |       20       |        0       |
|  Via6  |       20       |        0       |
|  Via7  |       20       |        0       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1682.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via8  |       20       |        0       |
| Metal9 |       10       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1682.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 11.050000) (137.934998, 11.050000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 28.945000) (137.934998, 28.945000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 46.840000) (137.934998, 46.840000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 64.735001) (137.934998, 64.735001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 82.629997) (137.934998, 82.629997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 13.350000) (140.235001, 13.350000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 31.245001) (140.235001, 31.245001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 49.139999) (140.235001, 49.139999) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 67.035004) (140.235001, 67.035004) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 84.930000) (140.235001, 84.930000) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1682.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 70 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |       10       |       NA       |
|  Via8  |       70       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1682.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1682.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.050000, 5.325000) (11.050000, 90.665001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (40.764999, 5.325000) (40.764999, 90.665001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (70.480003, 5.325000) (70.480003, 90.665001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (100.195000, 5.325000) (100.195000, 90.665001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (129.910004, 5.325000) (129.910004, 90.665001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.350000, 3.025000) (13.350000, 92.964996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (43.064999, 3.025000) (43.064999, 92.964996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (72.779999, 3.025000) (72.779999, 92.964996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (102.495003, 3.025000) (102.495003, 92.964996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (132.210007, 3.025000) (132.210007, 92.964996) because same wire already exists.
Stripe generation is complete.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 13:49:42 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/WA_16/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.89Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3119.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 21 used
Read in 20 components
  20 core components: 20 unplaced, 0 placed, 0 fixed
Read in 65 logical pins
Read in 65 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 60
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 30
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3154.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 90 wires.
ViaGen created 420 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       90       |       NA       |
|  Via1  |       60       |        0       |
|  Via2  |       60       |        0       |
|  Via3  |       60       |        0       |
|  Via4  |       60       |        0       |
|  Via5  |       60       |        0       |
|  Via6  |       60       |        0       |
|  Via7  |       60       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 13:49:43 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/WA_16/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.94Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3154.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 21 used
Read in 20 components
  20 core components: 20 unplaced, 0 placed, 0 fixed
Read in 65 logical pins
Read in 65 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3156.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> saveDesign powerplan.enc
#% Begin save design ... (date=09/03 13:49:55, mem=1387.0M)
% Begin Save ccopt configuration ... (date=09/03 13:49:55, mem=1387.0M)
% End Save ccopt configuration ... (date=09/03 13:49:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=1387.0M, current mem=1384.9M)
% Begin Save netlist data ... (date=09/03 13:49:56, mem=1384.9M)
Writing Binary DB to powerplan.enc.dat/WA_16.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 13:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.0M, current mem=1385.0M)
Saving symbol-table file ...
Saving congestion map file powerplan.enc.dat/WA_16.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 13:49:56, mem=1385.0M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 13:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.0M, current mem=1385.0M)
Saving preference file powerplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 13:49:56, mem=1385.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 13:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.3M, current mem=1385.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 13:49:56, mem=1385.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 13:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.3M, current mem=1385.3M)
% Begin Save routing data ... (date=09/03 13:49:56, mem=1385.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1702.0M) ***
% End Save routing data ... (date=09/03 13:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.3M, current mem=1385.3M)
Saving property file powerplan.enc.dat/WA_16.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1705.0M) ***
% Begin Save power constraints data ... (date=09/03 13:49:56, mem=1385.3M)
% End Save power constraints data ... (date=09/03 13:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.3M, current mem=1385.3M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 13:49:56, total cpu=0:00:00.2, real=0:00:01.0, peak res=1416.1M, current mem=1385.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Estimated cell power/ground rail width = 0.408 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 29 pre-endcap <FILL2> cells (prefix ENDCAP).
Inserted 29 post-endcap <FILL2> cells (prefix ENDCAP).
For 58 new insts, <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 10.150).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 10.150).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 12.760).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 12.760).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 15.370).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 15.370).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 17.980).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 17.980).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 20.590).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 20.590).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 23.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 23.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 25.810).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 25.810).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 28.420).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 28.420).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 31.030).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 31.030).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 33.640).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (132.530, 33.640).
Type 'man IMPSP-5119' for more detail.
**WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Inserted 0 pre-endcap <FILL2> cells (prefix ENDCAP).
Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 0 new insts, *** Applied 0 GNC rules.
<CMD> addWellTap -cell FILL2 -cellInterval 50 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 49.880 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 87 new insts, Inserted 87 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> addWellTap -cell FILL2 -cellInterval 50 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 49.880 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 116 new insts, Inserted 116 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> saveDesign preplacement.enc
#% Begin save design ... (date=09/03 13:50:56, mem=1393.7M)
% Begin Save ccopt configuration ... (date=09/03 13:50:56, mem=1393.7M)
% End Save ccopt configuration ... (date=09/03 13:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.7M, current mem=1393.7M)
% Begin Save netlist data ... (date=09/03 13:50:56, mem=1393.7M)
Writing Binary DB to preplacement.enc.dat/WA_16.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 13:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.7M, current mem=1393.7M)
Saving symbol-table file ...
Saving congestion map file preplacement.enc.dat/WA_16.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 13:50:56, mem=1393.7M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 13:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.7M, current mem=1393.7M)
Saving preference file preplacement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 13:50:56, mem=1394.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 13:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 13:50:56, mem=1394.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 13:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
% Begin Save routing data ... (date=09/03 13:50:56, mem=1394.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1705.6M) ***
% End Save routing data ... (date=09/03 13:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
Saving property file preplacement.enc.dat/WA_16.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1708.6M) ***
% Begin Save power constraints data ... (date=09/03 13:50:57, mem=1394.0M)
% End Save power constraints data ... (date=09/03 13:50:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 13:50:57, total cpu=0:00:00.2, real=0:00:01.0, peak res=1424.8M, current mem=1393.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:36.0/0:05:10.7 (0.1), mem = 1714.8M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 261 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1786.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=1803.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1811.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 73 (6.3%) nets
3		: 972 (84.4%) nets
4     -	14	: 74 (6.4%) nets
15    -	39	: 32 (2.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1380 (261 fixed + 1119 movable) #buf cell=0 #inv cell=53 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1151 #term=3902 #term/net=3.39, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=64
stdCell: 1380 single + 0 double + 0 multi
Total standard cell length = 2.6373 (mm), area = 0.0069 (mm^2)
Average module density = 0.728.
Density for the design = 0.728.
       = stdcell_area 8572 sites (6488 um^2) / alloc_area 11774 sites (8912 um^2).
Pin Density = 0.3173.
            = total # of pins 3902 / total area 12296.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.147e-11 (1.15e-11 0.00e+00)
              Est.  stn bbox = 1.193e-11 (1.19e-11 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1856.0M
Iteration  2: Total net bbox = 1.147e-11 (1.15e-11 0.00e+00)
              Est.  stn bbox = 1.193e-11 (1.19e-11 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1856.0M
Iteration  3: Total net bbox = 5.743e+01 (3.41e+01 2.33e+01)
              Est.  stn bbox = 6.382e+01 (3.83e+01 2.55e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1860.0M
Active setup views:
    setup
Iteration  4: Total net bbox = 9.356e+03 (5.98e+03 3.37e+03)
              Est.  stn bbox = 1.112e+04 (7.17e+03 3.95e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1860.0M
Iteration  5: Total net bbox = 1.038e+04 (6.15e+03 4.23e+03)
              Est.  stn bbox = 1.248e+04 (7.57e+03 4.91e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1860.0M
Iteration  6: Total net bbox = 1.024e+04 (6.03e+03 4.21e+03)
              Est.  stn bbox = 1.240e+04 (7.51e+03 4.89e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1860.0M
Iteration  7: Total net bbox = 1.057e+04 (6.06e+03 4.51e+03)
              Est.  stn bbox = 1.274e+04 (7.55e+03 5.19e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1861.0M
Iteration  8: Total net bbox = 8.398e+03 (4.18e+03 4.22e+03)
              Est.  stn bbox = 1.004e+04 (5.18e+03 4.87e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1862.0M
Iteration  9: Total net bbox = 1.024e+04 (4.62e+03 5.62e+03)
              Est.  stn bbox = 1.250e+04 (5.64e+03 6.86e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1864.7M
Iteration 10: Total net bbox = 1.024e+04 (4.62e+03 5.62e+03)
              Est.  stn bbox = 1.250e+04 (5.64e+03 6.86e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1864.7M
Iteration 11: Total net bbox = 1.024e+04 (4.62e+03 5.62e+03)
              Est.  stn bbox = 1.250e+04 (5.64e+03 6.86e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1864.7M
*** cost = 1.024e+04 (4.62e+03 5.62e+03) (cpu for global=0:00:02.0) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:01.9 real: 0:00:01.9
Core Placement runtime cpu: 0:00:02.0 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:40.2 mem=1864.7M) ***
Total net bbox length = 1.027e+04 (4.633e+03 5.635e+03) (ext = 1.644e+03)
Move report: Detail placement moves 1119 insts, mean move: 5.00 um, max move: 25.49 um 
	Max move on inst (g14041__3680): (97.77, 49.31) --> (120.64, 46.69)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1888.7MB
Summary Report:
Instances move: 1119 (out of 1119 movable)
Instances flipped: 0
Mean displacement: 5.00 um
Max displacement: 25.49 um (Instance: g14041__3680) (97.7695, 49.308) -> (120.64, 46.69)
	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
Total net bbox length = 1.325e+04 (6.004e+03 7.243e+03) (ext = 1.610e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1888.7MB
*** Finished refinePlace (0:00:40.2 mem=1888.7M) ***
*** End of Placement (cpu=0:00:04.0, real=0:00:05.0, mem=1888.7M) ***
default core: bins with density > 0.750 = 60.00 % ( 9 / 15 )
Density distribution unevenness ratio = 19.870%
*** Free Virtual Timing Model ...(mem=1888.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 1004 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1004
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1151 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.405224e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1879.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0  3838 
[NR-eGR]  Metal2  (2V)          7130  5190 
[NR-eGR]  Metal3  (3H)          6674   221 
[NR-eGR]  Metal4  (4V)          1192    13 
[NR-eGR]  Metal5  (5H)           104     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        15100  9262 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13163um
[NR-eGR] Total length: 15100um, number of vias: 9262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1879.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 6, mem = 1873.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:04.4/0:00:05.4 (0.8), totSession cpu/real = 0:00:40.4/0:05:16.1 (0.1), mem = 1873.2M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #2 [begin] : totSession cpu/real = 0:00:40.4/0:05:16.6 (0.1), mem = 1883.4M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 261 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1879.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1879.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1879.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 73 (6.3%) nets
3		: 972 (84.4%) nets
4     -	14	: 74 (6.4%) nets
15    -	39	: 32 (2.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1380 (261 fixed + 1119 movable) #buf cell=0 #inv cell=53 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1151 #term=3902 #term/net=3.39, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=64
stdCell: 1380 single + 0 double + 0 multi
Total standard cell length = 2.6373 (mm), area = 0.0069 (mm^2)
Average module density = 0.728.
Density for the design = 0.728.
       = stdcell_area 8572 sites (6488 um^2) / alloc_area 11774 sites (8912 um^2).
Pin Density = 0.3173.
            = total # of pins 3902 / total area 12296.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.496e+03 (2.84e+03 4.65e+03)
              Est.  stn bbox = 8.685e+03 (3.02e+03 5.67e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.4M
Iteration  2: Total net bbox = 7.496e+03 (2.84e+03 4.65e+03)
              Est.  stn bbox = 8.685e+03 (3.02e+03 5.67e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.4M
Iteration  3: Total net bbox = 7.619e+03 (3.07e+03 4.55e+03)
              Est.  stn bbox = 9.044e+03 (3.38e+03 5.67e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1892.5M
Active setup views:
    setup
Iteration  4: Total net bbox = 1.145e+04 (6.31e+03 5.14e+03)
              Est.  stn bbox = 1.398e+04 (7.60e+03 6.38e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1892.5M
Iteration  5: Total net bbox = 1.179e+04 (6.44e+03 5.36e+03)
              Est.  stn bbox = 1.462e+04 (7.98e+03 6.64e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1892.5M
Iteration  6: Total net bbox = 1.172e+04 (6.27e+03 5.45e+03)
              Est.  stn bbox = 1.458e+04 (7.84e+03 6.74e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1892.5M
Iteration  7: Total net bbox = 1.214e+04 (6.33e+03 5.81e+03)
              Est.  stn bbox = 1.501e+04 (7.92e+03 7.09e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1892.5M
Iteration  8: Total net bbox = 1.019e+04 (4.62e+03 5.57e+03)
              Est.  stn bbox = 1.257e+04 (5.74e+03 6.83e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1892.5M
Iteration  9: Total net bbox = 1.081e+04 (5.05e+03 5.76e+03)
              Est.  stn bbox = 1.320e+04 (6.18e+03 7.02e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1895.1M
Iteration 10: Total net bbox = 1.081e+04 (5.05e+03 5.76e+03)
              Est.  stn bbox = 1.320e+04 (6.18e+03 7.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1895.1M
Iteration 11: Total net bbox = 1.081e+04 (5.05e+03 5.76e+03)
              Est.  stn bbox = 1.320e+04 (6.18e+03 7.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1895.1M
*** cost = 1.081e+04 (5.05e+03 5.76e+03) (cpu for global=0:00:01.6) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:01.6 real: 0:00:01.5
Core Placement runtime cpu: 0:00:01.6 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:43.2 mem=1895.1M) ***
Total net bbox length = 1.083e+04 (5.062e+03 5.766e+03) (ext = 1.206e+03)
Move report: Detail placement moves 1119 insts, mean move: 2.85 um, max move: 16.10 um 
	Max move on inst (g14313): (88.88, 17.98) --> (99.76, 12.76)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1895.1MB
Summary Report:
Instances move: 1119 (out of 1119 movable)
Instances flipped: 0
Mean displacement: 2.85 um
Max displacement: 16.10 um (Instance: g14313) (88.878, 17.9785) -> (99.76, 12.76)
	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
Total net bbox length = 1.254e+04 (5.714e+03 6.831e+03) (ext = 1.203e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1895.1MB
*** Finished refinePlace (0:00:43.2 mem=1895.1M) ***
*** End of Placement (cpu=0:00:02.7, real=0:00:03.0, mem=1895.1M) ***
default core: bins with density > 0.750 = 60.00 % ( 9 / 15 )
Density distribution unevenness ratio = 19.452%
*** Free Virtual Timing Model ...(mem=1895.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 1004 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1004
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1151 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.350675e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1885.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0  3838 
[NR-eGR]  Metal2  (2V)          6881  5103 
[NR-eGR]  Metal3  (3H)          6294   207 
[NR-eGR]  Metal4  (4V)          1165    21 
[NR-eGR]  Metal5  (5H)           123     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        14462  9169 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12515um
[NR-eGR] Total length: 14462um, number of vias: 9169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1885.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1881.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #2 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:00:43.3/0:05:19.5 (0.1), mem = 1881.6M
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.70 (MB), peak = 1560.71 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          9
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1881.9M, init mem=1881.9M)
*info: Placed = 1380           (Fixed = 261)
*info: Unplaced = 0           
Placement Density:72.80%(6488/8912)
Placement Density (including fixed std cells):73.96%(6883/9307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1881.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1881.9M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  3 13:51:46 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1154)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 1151.
#Total number of nets in the design = 1154.
#1151 routable nets do not have any wires.
#1151 nets will be global routed.
#Start routing data preparation on Tue Sep  3 13:51:46 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 1151 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.13 (MB), peak = 1580.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1550.36 (MB), peak = 1580.23 (MB)
#
#Finished routing data preparation on Tue Sep  3 13:51:47 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.87 (MB)
#Total memory = 1550.48 (MB)
#Peak memory = 1580.23 (MB)
#
#
#Start global routing on Tue Sep  3 13:51:47 2024
#
#
#Start global routing initialization on Tue Sep  3 13:51:47 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Sep  3 13:51:47 2024
#
#Start routing resource analysis on Tue Sep  3 13:51:47 2024
#
#Routing resource analysis is done on Tue Sep  3 13:51:47 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         136         195         726    46.83%
#  Metal2         V         472          22         726     0.00%
#  Metal3         H         319          12         726     0.00%
#  Metal4         V         474          20         726     0.00%
#  Metal5         H         320          11         726     0.00%
#  Metal6         V         474          20         726     0.00%
#  Metal7         H         320          11         726     0.00%
#  Metal8         V         120          44         726     8.26%
#  Metal9         H          66          43         726     4.27%
#  --------------------------------------------------------------
#  Total                   2703      16.36%        6534     6.60%
#
#
#
#
#Global routing data preparation is done on Tue Sep  3 13:51:47 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.96 (MB), peak = 1580.23 (MB)
#
#
#Global routing initialization is done on Tue Sep  3 13:51:47 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.03 (MB), peak = 1580.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.86 (MB), peak = 1580.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.98 (MB), peak = 1580.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 1151.
#Total number of nets in the design = 1154.
#
#1151 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1151  
#-----------------------------
#        Total            1151  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1151  
#-----------------------------
#        Total            1151  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 13007 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 4 um.
#Total wire length on LAYER Metal2 = 5459 um.
#Total wire length on LAYER Metal3 = 5898 um.
#Total wire length on LAYER Metal4 = 1628 um.
#Total wire length on LAYER Metal5 = 17 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5755
#Up-Via Summary (total 5755):
#           
#-----------------------
# Metal1           3694
# Metal2           1810
# Metal3            250
# Metal4              1
#-----------------------
#                  5755 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.62 (MB)
#Total memory = 1552.10 (MB)
#Peak memory = 1580.23 (MB)
#
#Finished global routing on Tue Sep  3 13:51:47 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.12 (MB), peak = 1580.23 (MB)
#Start Track Assignment.
#Done with 1228 horizontal wires in 1 hboxes and 1309 vertical wires in 1 hboxes.
#Done with 288 horizontal wires in 1 hboxes and 294 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         3.89 	  0.00%  	  0.00% 	  0.00%
# Metal2      5363.40 	  0.09%  	  0.00% 	  0.00%
# Metal3      5649.56 	  0.22%  	  0.00% 	  0.00%
# Metal4      1588.21 	  0.00%  	  0.00% 	  0.00%
# Metal5        17.55 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       12622.60  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 12466 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 4 um.
#Total wire length on LAYER Metal2 = 5255 um.
#Total wire length on LAYER Metal3 = 5612 um.
#Total wire length on LAYER Metal4 = 1578 um.
#Total wire length on LAYER Metal5 = 17 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 5755
#Up-Via Summary (total 5755):
#           
#-----------------------
# Metal1           3694
# Metal2           1810
# Metal3            250
# Metal4              1
#-----------------------
#                  5755 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.39 (MB), peak = 1580.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.87 (MB)
#Total memory = 1552.40 (MB)
#Peak memory = 1580.23 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Metal3        1        1
#	Totals        2        2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1555.55 (MB), peak = 1588.17 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.30 (MB), peak = 1588.17 (MB)
#Complete Detail Routing.
#Total wire length = 14881 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 397 um.
#Total wire length on LAYER Metal2 = 7115 um.
#Total wire length on LAYER Metal3 = 5337 um.
#Total wire length on LAYER Metal4 = 2011 um.
#Total wire length on LAYER Metal5 = 21 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 6466
#Up-Via Summary (total 6466):
#           
#-----------------------
# Metal1           3850
# Metal2           2288
# Metal3            327
# Metal4              1
#-----------------------
#                  6466 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.91 (MB)
#Total memory = 1555.31 (MB)
#Peak memory = 1588.17 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.27 (MB), peak = 1588.17 (MB)
#CELL_VIEW WA_16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  3 13:51:50 2024
#
#
#Start Post Route Wire Spread.
#Done with 155 horizontal wires in 2 hboxes and 91 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 14996 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 398 um.
#Total wire length on LAYER Metal2 = 7136 um.
#Total wire length on LAYER Metal3 = 5408 um.
#Total wire length on LAYER Metal4 = 2033 um.
#Total wire length on LAYER Metal5 = 21 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 6466
#Up-Via Summary (total 6466):
#           
#-----------------------
# Metal1           3850
# Metal2           2288
# Metal3            327
# Metal4              1
#-----------------------
#                  6466 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.31 (MB), peak = 1588.17 (MB)
#CELL_VIEW WA_16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.31 (MB), peak = 1588.17 (MB)
#CELL_VIEW WA_16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 14996 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 398 um.
#Total wire length on LAYER Metal2 = 7136 um.
#Total wire length on LAYER Metal3 = 5408 um.
#Total wire length on LAYER Metal4 = 2033 um.
#Total wire length on LAYER Metal5 = 21 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 6466
#Up-Via Summary (total 6466):
#           
#-----------------------
# Metal1           3850
# Metal2           2288
# Metal3            327
# Metal4              1
#-----------------------
#                  6466 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.91 (MB)
#Total memory = 1555.31 (MB)
#Peak memory = 1588.17 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 20.82 (MB)
#Total memory = 1561.07 (MB)
#Peak memory = 1588.17 (MB)
#Number of warnings = 3
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  3 13:51:50 2024
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1561.20 (MB), peak = 1588.17 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1561.41 (MB), peak = 1588.17 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          9
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1897.0M, init mem=1897.0M)
*info: Placed = 1380           (Fixed = 261)
*info: Unplaced = 0           
Placement Density:72.80%(6488/8912)
Placement Density (including fixed std cells):73.96%(6883/9307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1897.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1897.0M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  3 13:51:51 2024
#
#Warning: design is detail-routed. Trial route is skipped!
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1154)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 1151.
#Total number of nets in the design = 1154.
#1151 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Tue Sep  3 13:51:51 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 1151 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.21 (MB), peak = 1600.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1570.02 (MB), peak = 1600.32 (MB)
#
#Finished routing data preparation on Tue Sep  3 13:51:52 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.59 (MB)
#Total memory = 1570.02 (MB)
#Peak memory = 1600.32 (MB)
#
#
#Start global routing on Tue Sep  3 13:51:52 2024
#
#
#Start global routing initialization on Tue Sep  3 13:51:52 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.67 (MB)
#Total memory = 1570.02 (MB)
#Peak memory = 1600.32 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1570.02 (MB), peak = 1600.32 (MB)
#Complete Detail Routing.
#Total wire length = 14996 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 398 um.
#Total wire length on LAYER Metal2 = 7136 um.
#Total wire length on LAYER Metal3 = 5408 um.
#Total wire length on LAYER Metal4 = 2033 um.
#Total wire length on LAYER Metal5 = 21 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 6466
#Up-Via Summary (total 6466):
#           
#-----------------------
# Metal1           3850
# Metal2           2288
# Metal3            327
# Metal4              1
#-----------------------
#                  6466 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1570.02 (MB)
#Peak memory = 1600.32 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1570.14 (MB), peak = 1600.32 (MB)
#CELL_VIEW WA_16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  3 13:51:52 2024
#
#
#Start Post Route Wire Spread.
#Done with 45 horizontal wires in 2 hboxes and 16 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 15004 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 398 um.
#Total wire length on LAYER Metal2 = 7138 um.
#Total wire length on LAYER Metal3 = 5414 um.
#Total wire length on LAYER Metal4 = 2033 um.
#Total wire length on LAYER Metal5 = 21 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 6466
#Up-Via Summary (total 6466):
#           
#-----------------------
# Metal1           3850
# Metal2           2288
# Metal3            327
# Metal4              1
#-----------------------
#                  6466 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1569.23 (MB), peak = 1601.39 (MB)
#CELL_VIEW WA_16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1569.23 (MB), peak = 1601.39 (MB)
#CELL_VIEW WA_16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 15004 um.
#Total half perimeter of net bounding box = 13941 um.
#Total wire length on LAYER Metal1 = 398 um.
#Total wire length on LAYER Metal2 = 7138 um.
#Total wire length on LAYER Metal3 = 5414 um.
#Total wire length on LAYER Metal4 = 2033 um.
#Total wire length on LAYER Metal5 = 21 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 6466
#Up-Via Summary (total 6466):
#           
#-----------------------
# Metal1           3850
# Metal2           2288
# Metal3            327
# Metal4              1
#-----------------------
#                  6466 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.78 (MB)
#Total memory = 1569.23 (MB)
#Peak memory = 1601.39 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.23 (MB)
#Total memory = 1563.99 (MB)
#Peak memory = 1601.39 (MB)
#Number of warnings = 3
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  3 13:51:52 2024
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1564.18 (MB), peak = 1601.39 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 5 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 43 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 42 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 42 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 58 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 82 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 102 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 374 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 374 new insts, <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign route.enc
#% Begin save design ... (date=09/03 13:52:21, mem=1565.6M)
% Begin Save ccopt configuration ... (date=09/03 13:52:21, mem=1565.6M)
% End Save ccopt configuration ... (date=09/03 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.8M, current mem=1565.8M)
% Begin Save netlist data ... (date=09/03 13:52:21, mem=1565.8M)
Writing Binary DB to route.enc.dat/WA_16.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.8M, current mem=1565.8M)
Saving symbol-table file ...
Saving congestion map file route.enc.dat/WA_16.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 13:52:21, mem=1565.9M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.9M, current mem=1565.9M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 13:52:21, mem=1566.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.2M, current mem=1566.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 13:52:21, mem=1566.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.2M, current mem=1566.2M)
% Begin Save routing data ... (date=09/03 13:52:21, mem=1566.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1902.5M) ***
% End Save routing data ... (date=09/03 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.4M, current mem=1566.4M)
Saving property file route.enc.dat/WA_16.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1905.5M) ***
#Saving pin access data to file route.enc.dat/WA_16.apa ...
#
% Begin Save power constraints data ... (date=09/03 13:52:22, mem=1566.4M)
% End Save power constraints data ... (date=09/03 13:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.4M, current mem=1566.4M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 13:52:22, total cpu=0:00:00.2, real=0:00:01.0, peak res=1566.4M, current mem=1566.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-37.5705 -4.7995 180.8305 100.7895} -objType inst
<CMD> dbquery -area {-37.5705 -4.7995 180.8305 100.7895} -objType regular
<CMD> dbquery -area {-37.5705 -4.7995 180.8305 100.7895} -objType special
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place

--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep  3 13:59:49 2024
  Total CPU time:     0:07:16
  Total real time:    0:13:51
  Peak memory (main): 1963.51MB


*** Memory Usage v#1 (Current mem = 2435.156M, initial mem = 476.031M) ***
*** Message Summary: 1750 warning(s), 105 error(s)

--- Ending "Innovus" (totcpu=0:07:12, real=0:13:49, mem=2435.2M) ---
