# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../STI_DAC_v1.v" \
"../../../../../testfixture1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
