#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 19 17:34:26 2022
# Process ID: 95530
# Current directory: /home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life
# Command line: vivado -mode batch -source ./build.tcl
# Log file: /home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/vivado.log
# Journal file: /home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/vivado.jou
# Running On: ieykamp-Latitude-5411, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 6, Host memory: 16437 MB
#-----------------------------------------------------------
source ./build.tcl
# read_verilog ./main/main.sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2604.801 ; gain = 5.961 ; free physical = 6452 ; free virtual = 13673
# read_xdc ./main.xdc
# synth_design -top main -part xc7a15tcpg236-1
Command: synth_design -top main -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 95555
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2604.812 ; gain = 0.000 ; free physical = 4663 ; free virtual = 11883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:9]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/decoder/decoder3_8.sv:6]
INFO: [Synth 8-6157] synthesizing module 'decoder1_2' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/decoder/decoder1_2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'decoder1_2' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/decoder/decoder1_2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder2_4' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/decoder/decoder2_4.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'decoder2_4' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/decoder/decoder2_4.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/decoder/decoder3_8.sv:6]
INFO: [Synth 8-6157] synthesizing module 'timer_8tick' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/timer/timer_8tick.sv:5]
INFO: [Synth 8-6157] synthesizing module 'adder3' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder3.sv:9]
INFO: [Synth 8-6157] synthesizing module 'adder1' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder1.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder1' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder1.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder2' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'adder2' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'adder3' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder3.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'timer_8tick' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/timer/timer_8tick.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer_1second' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/timer/timer_1second.sv:5]
INFO: [Synth 8-6157] synthesizing module 'adder24' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder24.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'adder24' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/adder/adder24.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'timer_1second' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/timer/timer_1second.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cell_array' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/cell_array/cell_array.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cell_row' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/cell_row/cell_row.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cell8' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/cell/cell8.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sum8' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/sum/sum8.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'sum8' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/sum/sum8.sv:6]
INFO: [Synth 8-6157] synthesizing module 'comparator2_3' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/naive_comparator/comparator2_3.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator2_3' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/naive_comparator/comparator2_3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'comparator3' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/naive_comparator/comparator3.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator3' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/naive_comparator/comparator3.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'cell8' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/cell/cell8.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'cell_row' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/cell_row/cell_row.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cell_array' (0#1) [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/cell_array/cell_array.sv:5]
WARNING: [Synth 8-567] referenced signal 'row0' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row1' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row2' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row3' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row4' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row5' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row6' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
WARNING: [Synth 8-567] referenced signal 'row7' should be on the sensitivity list [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:65]
ERROR: [Synth 8-91] ambiguous clock in event control [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:78]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [/home/ieykamp/Olin/CompArch/olin-cafe-f22/Ian_Eykamp/circuits/life/main/main.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2604.812 ; gain = 0.000 ; free physical = 5567 ; free virtual = 12796
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 17:34:44 2022...
