diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 89aee6c92..db55a3293 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -100,6 +100,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-dhcom-pdk2.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-dhcom-pdk3.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-icore-mx8mp-edimm2.2.dtb
+dtb-$(CONFIG_ARCH_MXC) += imx8mp-mnt-pocket-reform.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-msc-sm2s-ep1.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-phyboard-pollux-rdk.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-tqma8mpql-mba8mpxl.dtb
@@ -127,6 +128,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mq-librem5-r3.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-librem5-r4.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-tqma8mq-mba8mx.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-mnt-reform2.dtb
+dtb-$(CONFIG_ARCH_MXC) += imx8mq-mnt-reform2-hdmi.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-nitrogen.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-phanbell.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-pico-pi.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-mnt-pocket-reform.dts b/arch/arm64/boot/dts/freescale/imx8mp-mnt-pocket-reform.dts
new file mode 100644
index 000000000..71fc06439
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-mnt-pocket-reform.dts
@@ -0,0 +1,2760 @@
+/dts-v1/;
+/ {
+ interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+ aliases {
+  ethernet0 = &fec;
+  ethernet1 = &eqos;
+  gpio0 = &gpio1;
+  gpio1 = &gpio2;
+  gpio2 = &gpio3;
+  gpio3 = &gpio4;
+  gpio4 = &gpio5;
+  i2c0 = &i2c1;
+  i2c1 = &i2c2;
+  i2c2 = &i2c3;
+  i2c3 = &i2c4;
+  i2c4 = &i2c5;
+  i2c5 = &i2c6;
+  mmc0 = &usdhc1;
+  mmc1 = &usdhc2;
+  mmc2 = &usdhc3;
+  serial0 = &uart1;
+  serial1 = &uart2;
+  serial2 = &uart3;
+  serial3 = &uart4;
+  spi0 = &flexspi;
+ };
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  A53_0: cpu@0 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x0>;
+   clock-latency = <61036>;
+   clocks = <&clk 287>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   nvmem-cells = <&cpu_speed_grade>;
+   nvmem-cell-names = "speed_grade";
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_1: cpu@1 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x1>;
+   clock-latency = <61036>;
+   clocks = <&clk 287>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_2: cpu@2 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x2>;
+   clock-latency = <61036>;
+   clocks = <&clk 287>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_3: cpu@3 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x3>;
+   clock-latency = <61036>;
+   clocks = <&clk 287>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_L2: l2-cache0 {
+   compatible = "cache";
+   cache-unified;
+   cache-level = <2>;
+   cache-size = <0x80000>;
+   cache-line-size = <64>;
+   cache-sets = <512>;
+  };
+ };
+ a53_opp_table: opp-table {
+  compatible = "operating-points-v2";
+  opp-shared;
+  opp-1200000000 {
+   opp-hz = /bits/ 64 <1200000000>;
+   opp-microvolt = <850000>;
+   opp-supported-hw = <0x8a0>, <0x7>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1600000000 {
+   opp-hz = /bits/ 64 <1600000000>;
+   opp-microvolt = <950000>;
+   opp-supported-hw = <0xa0>, <0x7>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1800000000 {
+   opp-hz = /bits/ 64 <1800000000>;
+   opp-microvolt = <1000000>;
+   opp-supported-hw = <0x20>, <0x3>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-2000000000 {
+   opp-hz = /bits/ 64 <1800000000>;
+   opp-microvolt = <1000000>;
+   opp-supported-hw = <0x20>, <0x3>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+ };
+ osc_32k: clock-osc-32k {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <32768>;
+  clock-output-names = "osc_32k";
+ };
+ osc_24m: clock-osc-24m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <24000000>;
+  clock-output-names = "osc_24m";
+ };
+ clk_ext1: clock-ext1 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext1";
+ };
+ clk_ext2: clock-ext2 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext2";
+ };
+ clk_ext3: clock-ext3 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext3";
+ };
+ clk_ext4: clock-ext4 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext4";
+ };
+ reserved-memory {
+  #address-cells = <2>;
+  #size-cells = <2>;
+  ranges;
+  dsp_reserved: dsp@92400000 {
+   reg = <0 0x92400000 0 0x2000000>;
+   no-map;
+  };
+ };
+ pmu {
+  compatible = "arm,cortex-a53-pmu";
+  interrupts = <1 7
+        ((((1 << (4)) - 1) << 8) | 4)>;
+ };
+ psci {
+  compatible = "arm,psci-1.0";
+  method = "smc";
+ };
+ thermal-zones {
+  cpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 0>;
+   trips {
+    cpu_alert0: trip0 {
+     temperature = <85000>;
+     hysteresis = <2000>;
+     type = "passive";
+    };
+    cpu_crit0: trip1 {
+     temperature = <95000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+   cooling-maps {
+    map0 {
+     trip = <&cpu_alert0>;
+     cooling-device =
+      <&A53_0 (~0) (~0)>,
+      <&A53_1 (~0) (~0)>,
+      <&A53_2 (~0) (~0)>,
+      <&A53_3 (~0) (~0)>;
+    };
+   };
+  };
+  soc-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 1>;
+   trips {
+    soc_alert0: trip0 {
+     temperature = <85000>;
+     hysteresis = <2000>;
+     type = "passive";
+    };
+    soc_crit0: trip1 {
+     temperature = <95000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+   cooling-maps {
+    map0 {
+     trip = <&soc_alert0>;
+     cooling-device =
+      <&A53_0 (~0) (~0)>,
+      <&A53_1 (~0) (~0)>,
+      <&A53_2 (~0) (~0)>,
+      <&A53_3 (~0) (~0)>;
+    };
+   };
+  };
+ };
+ timer {
+  compatible = "arm,armv8-timer";
+  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
+        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
+        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
+        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
+  clock-frequency = <8000000>;
+  arm,no-tick-in-suspend;
+ };
+ soc: soc@0 {
+  compatible = "fsl,imx8mp-soc", "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0 0x0 0x0 0x3e000000>;
+  nvmem-cells = <&imx8mp_uid>;
+  nvmem-cell-names = "soc_unique_id";
+  etm0: etm@28440000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28440000 0x1000>;
+   cpu = <&A53_0>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm0_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port0>;
+     };
+    };
+   };
+  };
+  etm1: etm@28540000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28540000 0x1000>;
+   cpu = <&A53_1>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm1_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port1>;
+     };
+    };
+   };
+  };
+  etm2: etm@28640000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28640000 0x1000>;
+   cpu = <&A53_2>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm2_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port2>;
+     };
+    };
+   };
+  };
+  etm3: etm@28740000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28740000 0x1000>;
+   cpu = <&A53_3>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm3_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port3>;
+     };
+    };
+   };
+  };
+  funnel {
+   compatible = "arm,coresight-static-funnel";
+   in-ports {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    port@0 {
+     reg = <0>;
+     ca_funnel_in_port0: endpoint {
+      remote-endpoint = <&etm0_out_port>;
+     };
+    };
+    port@1 {
+     reg = <1>;
+     ca_funnel_in_port1: endpoint {
+      remote-endpoint = <&etm1_out_port>;
+     };
+    };
+    port@2 {
+     reg = <2>;
+     ca_funnel_in_port2: endpoint {
+      remote-endpoint = <&etm2_out_port>;
+     };
+    };
+    port@3 {
+     reg = <3>;
+     ca_funnel_in_port3: endpoint {
+      remote-endpoint = <&etm3_out_port>;
+     };
+    };
+   };
+   out-ports {
+    port {
+     ca_funnel_out_port0: endpoint {
+      remote-endpoint = <&hugo_funnel_in_port0>;
+     };
+    };
+   };
+  };
+  funnel@28c03000 {
+   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
+   reg = <0x28c03000 0x1000>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   in-ports {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    port@0 {
+     reg = <0>;
+     hugo_funnel_in_port0: endpoint {
+      remote-endpoint = <&ca_funnel_out_port0>;
+     };
+    };
+    port@1 {
+     reg = <1>;
+     hugo_funnel_in_port1: endpoint {
+     };
+    };
+    port@2 {
+     reg = <2>;
+     hugo_funnel_in_port2: endpoint {
+     };
+    };
+   };
+   out-ports {
+    port {
+     hugo_funnel_out_port0: endpoint {
+      remote-endpoint = <&etf_in_port>;
+     };
+    };
+   };
+  };
+  etf@28c04000 {
+   compatible = "arm,coresight-tmc", "arm,primecell";
+   reg = <0x28c04000 0x1000>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   in-ports {
+    port {
+     etf_in_port: endpoint {
+      remote-endpoint = <&hugo_funnel_out_port0>;
+     };
+    };
+   };
+   out-ports {
+    port {
+     etf_out_port: endpoint {
+      remote-endpoint = <&etr_in_port>;
+     };
+    };
+   };
+  };
+  etr@28c06000 {
+   compatible = "arm,coresight-tmc", "arm,primecell";
+   reg = <0x28c06000 0x1000>;
+   clocks = <&clk 93>;
+   clock-names = "apb_pclk";
+   in-ports {
+    port {
+     etr_in_port: endpoint {
+      remote-endpoint = <&etf_out_port>;
+     };
+    };
+   };
+  };
+  aips1: bus@30000000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30000000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges;
+   gpio1: gpio@30200000 {
+    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
+    reg = <0x30200000 0x10000>;
+    interrupts = <0 64 4>,
+          <0 65 4>;
+    clocks = <&clk 193>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 5 30>;
+   };
+   gpio2: gpio@30210000 {
+    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
+    reg = <0x30210000 0x10000>;
+    interrupts = <0 66 4>,
+          <0 67 4>;
+    clocks = <&clk 194>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 35 21>;
+   };
+   gpio3: gpio@30220000 {
+    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
+    reg = <0x30220000 0x10000>;
+    interrupts = <0 68 4>,
+          <0 69 4>;
+    clocks = <&clk 195>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 56 26>, <&iomuxc 26 144 4>;
+   };
+   gpio4: gpio@30230000 {
+    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
+    reg = <0x30230000 0x10000>;
+    interrupts = <0 70 4>,
+          <0 71 4>;
+    clocks = <&clk 196>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 82 32>;
+   };
+   gpio5: gpio@30240000 {
+    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
+    reg = <0x30240000 0x10000>;
+    interrupts = <0 72 4>,
+          <0 73 4>;
+    clocks = <&clk 197>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 114 30>;
+   };
+   tmu: tmu@30260000 {
+    compatible = "fsl,imx8mp-tmu";
+    reg = <0x30260000 0x10000>;
+    clocks = <&clk 281>;
+    nvmem-cells = <&tmu_calib>;
+    nvmem-cell-names = "calib";
+    #thermal-sensor-cells = <1>;
+   };
+   wdog1: watchdog@30280000 {
+    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
+    reg = <0x30280000 0x10000>;
+    interrupts = <0 78 4>;
+    clocks = <&clk 259>;
+    status = "disabled";
+   };
+   wdog2: watchdog@30290000 {
+    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
+    reg = <0x30290000 0x10000>;
+    interrupts = <0 79 4>;
+    clocks = <&clk 260>;
+    status = "disabled";
+   };
+   wdog3: watchdog@302a0000 {
+    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
+    reg = <0x302a0000 0x10000>;
+    interrupts = <0 10 4>;
+    clocks = <&clk 261>;
+    status = "disabled";
+   };
+   gpt1: timer@302d0000 {
+    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
+    reg = <0x302d0000 0x10000>;
+    interrupts = <0 55 4>;
+    clocks = <&clk 198>, <&clk 155>;
+    clock-names = "ipg", "per";
+   };
+   gpt2: timer@302e0000 {
+    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
+    reg = <0x302e0000 0x10000>;
+    interrupts = <0 54 4>;
+    clocks = <&clk 199>, <&clk 156>;
+    clock-names = "ipg", "per";
+   };
+   gpt3: timer@302f0000 {
+    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
+    reg = <0x302f0000 0x10000>;
+    interrupts = <0 53 4>;
+    clocks = <&clk 200>, <&clk 157>;
+    clock-names = "ipg", "per";
+   };
+   iomuxc: pinctrl@30330000 {
+    compatible = "fsl,imx8mp-iomuxc";
+    reg = <0x30330000 0x10000>;
+   };
+   gpr: syscon@30340000 {
+    compatible = "fsl,imx8mp-iomuxc-gpr", "syscon";
+    reg = <0x30340000 0x10000>;
+   };
+   ocotp: efuse@30350000 {
+    compatible = "fsl,imx8mp-ocotp", "fsl,imx8mm-ocotp", "syscon";
+    reg = <0x30350000 0x10000>;
+    clocks = <&clk 214>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    imx8mp_uid: unique-id@8 {
+     reg = <0x8 0x8>;
+    };
+    cpu_speed_grade: speed-grade@10 {
+     reg = <0x10 4>;
+    };
+    eth_mac1: mac-address@90 {
+     reg = <0x90 6>;
+    };
+    eth_mac2: mac-address@96 {
+     reg = <0x96 6>;
+    };
+    tmu_calib: calib@264 {
+     reg = <0x264 0x10>;
+    };
+   };
+   anatop: clock-controller@30360000 {
+    compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop";
+    reg = <0x30360000 0x10000>;
+    #clock-cells = <1>;
+   };
+   snvs: snvs@30370000 {
+    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
+    reg = <0x30370000 0x10000>;
+    snvs_rtc: snvs-rtc-lp {
+     compatible = "fsl,sec-v4.0-mon-rtc-lp";
+     regmap = <&snvs>;
+     offset = <0x34>;
+     interrupts = <0 19 4>,
+           <0 20 4>;
+     clocks = <&clk 249>;
+     clock-names = "snvs-rtc";
+    };
+    snvs_pwrkey: snvs-powerkey {
+     compatible = "fsl,sec-v4.0-pwrkey";
+     regmap = <&snvs>;
+     interrupts = <0 4 4>;
+     clocks = <&clk 249>;
+     clock-names = "snvs-pwrkey";
+     linux,keycode = <116>;
+     wakeup-source;
+     status = "disabled";
+    };
+    snvs_lpgpr: snvs-lpgpr {
+     compatible = "fsl,imx8mp-snvs-lpgpr",
+           "fsl,imx7d-snvs-lpgpr";
+    };
+   };
+   clk: clock-controller@30380000 {
+    compatible = "fsl,imx8mp-ccm";
+    reg = <0x30380000 0x10000>;
+    #clock-cells = <1>;
+    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
+      <&clk_ext3>, <&clk_ext4>;
+    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
+           "clk_ext3", "clk_ext4";
+    assigned-clocks = <&clk 66>,
+        <&clk 288>,
+        <&clk 103>,
+        <&clk 104>,
+        <&clk 148>;
+    assigned-clock-parents = <&clk 56>,
+        <&clk 44>,
+        <&clk 65>,
+        <&clk 56>,
+        <&clk 64>;
+    assigned-clock-rates = <0>, <0>,
+             <1000000000>,
+             <800000000>,
+             <500000000>;
+   };
+   src: reset-controller@30390000 {
+    compatible = "fsl,imx8mp-src", "syscon";
+    reg = <0x30390000 0x10000>;
+    interrupts = <0 89 4>;
+    #reset-cells = <1>;
+   };
+   gpc: gpc@303a0000 {
+    compatible = "fsl,imx8mp-gpc";
+    reg = <0x303a0000 0x1000>;
+    interrupt-parent = <&gic>;
+    interrupts = <0 87 4>;
+    interrupt-controller;
+    #interrupt-cells = <3>;
+    pgc {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     pgc_mipi_phy1: power-domain@0 {
+      #power-domain-cells = <0>;
+      reg = <0>;
+     };
+     pgc_pcie_phy: power-domain@1 {
+      #power-domain-cells = <0>;
+      reg = <1>;
+     };
+     pgc_usb1_phy: power-domain@2 {
+      #power-domain-cells = <0>;
+      reg = <2>;
+     };
+     pgc_usb2_phy: power-domain@3 {
+      #power-domain-cells = <0>;
+      reg = <3>;
+     };
+     pgc_audio: power-domain@5 {
+      #power-domain-cells = <0>;
+      reg = <5>;
+      clocks = <&clk 284>,
+        <&clk 310>;
+      assigned-clocks = <&clk 108>,
+          <&clk 72>;
+      assigned-clock-parents = <&clk 56>,
+           <&clk 56>;
+      assigned-clock-rates = <400000000>,
+               <600000000>;
+     };
+     pgc_gpu2d: power-domain@6 {
+      #power-domain-cells = <0>;
+      reg = <6>;
+      clocks = <&clk 247>;
+      power-domains = <&pgc_gpumix>;
+     };
+     pgc_gpumix: power-domain@7 {
+      #power-domain-cells = <0>;
+      reg = <7>;
+      clocks = <&clk 263>,
+        <&clk 102>;
+      assigned-clocks = <&clk 101>,
+          <&clk 102>;
+      assigned-clock-parents = <&clk 56>,
+          <&clk 56>;
+      assigned-clock-rates = <800000000>, <400000000>;
+     };
+     pgc_gpu3d: power-domain@9 {
+      #power-domain-cells = <0>;
+      reg = <9>;
+      clocks = <&clk 248>,
+        <&clk 308>;
+      power-domains = <&pgc_gpumix>;
+     };
+     pgc_mediamix: power-domain@10 {
+      #power-domain-cells = <0>;
+      reg = <10>;
+      clocks = <&clk 270>,
+        <&clk 269>;
+     };
+     pgc_hdmimix: power-domains@14 {
+      #power-domain-cells = <0>;
+      reg = <14>;
+      clocks = <&clk 278>,
+        <&clk 99>;
+      assigned-clocks = <&clk 100>,
+          <&clk 99>;
+      assigned-clock-parents = <&clk 64>,
+          <&clk 51>;
+      assigned-clock-rates = <500000000>, <133000000>;
+     };
+     pgc_hdmi_phy: power-domains@15 {
+      #power-domain-cells = <0>;
+      reg = <15>;
+     };
+     pgc_mipi_phy2: power-domain@16 {
+      #power-domain-cells = <0>;
+      reg = <16>;
+     };
+     pgc_hsiomix: power-domain@17 {
+      #power-domain-cells = <0>;
+      reg = <17>;
+      clocks = <&clk 311>,
+        <&clk 268>;
+      assigned-clocks = <&clk 311>;
+      assigned-clock-parents = <&clk 64>;
+      assigned-clock-rates = <500000000>;
+     };
+     pgc_ispdwp: power-domain@18 {
+      #power-domain-cells = <0>;
+      reg = <18>;
+      clocks = <&clk 276>;
+     };
+     pgc_vpumix: power-domain@19 {
+      #power-domain-cells = <0>;
+      reg = <8>;
+      clocks = <&clk 282>;
+     };
+     pgc_vpu_g1: power-domain@20 {
+      #power-domain-cells = <0>;
+      power-domains = <&pgc_vpumix>;
+      reg = <11>;
+      clocks = <&clk 262>;
+     };
+     pgc_vpu_g2: power-domain@21 {
+      #power-domain-cells = <0>;
+      power-domains = <&pgc_vpumix>;
+      reg = <12>;
+      clocks = <&clk 266>;
+     };
+     pgc_vpu_vc8000e: power-domain@22 {
+      #power-domain-cells = <0>;
+      power-domains = <&pgc_vpumix>;
+      reg = <13>;
+      clocks = <&clk 265>;
+     };
+     pgc_mlmix: power-domain@24 {
+      #power-domain-cells = <0>;
+      reg = <4>;
+      clocks = <&clk 105>,
+        <&clk 106>,
+        <&clk 267>;
+     };
+    };
+   };
+  };
+  aips2: bus@30400000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30400000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges;
+   pwm1: pwm@30660000 {
+    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
+    reg = <0x30660000 0x10000>;
+    interrupts = <0 81 4>;
+    clocks = <&clk 220>,
+      <&clk 220>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm2: pwm@30670000 {
+    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
+    reg = <0x30670000 0x10000>;
+    interrupts = <0 82 4>;
+    clocks = <&clk 221>,
+      <&clk 221>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm3: pwm@30680000 {
+    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
+    reg = <0x30680000 0x10000>;
+    interrupts = <0 83 4>;
+    clocks = <&clk 222>,
+      <&clk 222>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm4: pwm@30690000 {
+    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
+    reg = <0x30690000 0x10000>;
+    interrupts = <0 84 4>;
+    clocks = <&clk 223>,
+      <&clk 223>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   system_counter: timer@306a0000 {
+    compatible = "nxp,sysctr-timer";
+    reg = <0x306a0000 0x20000>;
+    interrupts = <0 47 4>;
+    clocks = <&osc_24m>;
+    clock-names = "per";
+   };
+   gpt6: timer@306e0000 {
+    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
+    reg = <0x306e0000 0x10000>;
+    interrupts = <0 51 4>;
+    clocks = <&clk 203>, <&clk 160>;
+    clock-names = "ipg", "per";
+   };
+   gpt5: timer@306f0000 {
+    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
+    reg = <0x306f0000 0x10000>;
+    interrupts = <0 51 4>;
+    clocks = <&clk 202>, <&clk 159>;
+    clock-names = "ipg", "per";
+   };
+   gpt4: timer@30700000 {
+    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
+    reg = <0x30700000 0x10000>;
+    interrupts = <0 52 4>;
+    clocks = <&clk 201>, <&clk 158>;
+    clock-names = "ipg", "per";
+   };
+  };
+  aips3: bus@30800000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30800000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges;
+   spba-bus@30800000 {
+    compatible = "fsl,spba-bus", "simple-bus";
+    reg = <0x30800000 0x100000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges;
+    ecspi1: spi@30820000 {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
+     reg = <0x30820000 0x10000>;
+     interrupts = <0 31 4>;
+     clocks = <&clk 189>,
+       <&clk 189>;
+     clock-names = "ipg", "per";
+     assigned-clock-rates = <80000000>;
+     assigned-clocks = <&clk 149>;
+     assigned-clock-parents = <&clk 56>;
+     dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
+     dma-names = "rx", "tx";
+     status = "disabled";
+    };
+    ecspi2: spi@30830000 {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
+     reg = <0x30830000 0x10000>;
+     interrupts = <0 32 4>;
+     clocks = <&clk 190>,
+       <&clk 190>;
+     clock-names = "ipg", "per";
+     assigned-clock-rates = <80000000>;
+     assigned-clocks = <&clk 150>;
+     assigned-clock-parents = <&clk 56>;
+     dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
+     dma-names = "rx", "tx";
+     status = "disabled";
+    };
+    ecspi3: spi@30840000 {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
+     reg = <0x30840000 0x10000>;
+     interrupts = <0 33 4>;
+     clocks = <&clk 191>,
+       <&clk 191>;
+     clock-names = "ipg", "per";
+     assigned-clock-rates = <80000000>;
+     assigned-clocks = <&clk 179>;
+     assigned-clock-parents = <&clk 56>;
+     dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
+     dma-names = "rx", "tx";
+     status = "disabled";
+    };
+    uart1: serial@30860000 {
+     compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
+     reg = <0x30860000 0x10000>;
+     interrupts = <0 26 4>;
+     clocks = <&clk 251>,
+       <&clk 251>;
+     clock-names = "ipg", "per";
+     dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
+     dma-names = "rx", "tx";
+     status = "disabled";
+    };
+    uart3: serial@30880000 {
+     compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
+     reg = <0x30880000 0x10000>;
+     interrupts = <0 28 4>;
+     clocks = <&clk 253>,
+       <&clk 253>;
+     clock-names = "ipg", "per";
+     dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
+     dma-names = "rx", "tx";
+     status = "disabled";
+    };
+    uart2: serial@30890000 {
+     compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
+     reg = <0x30890000 0x10000>;
+     interrupts = <0 27 4>;
+     clocks = <&clk 252>,
+       <&clk 252>;
+     clock-names = "ipg", "per";
+     dmas = <&sdma1 24 4 0>, <&sdma1 25 4 0>;
+     dma-names = "rx", "tx";
+     status = "disabled";
+    };
+    flexcan1: can@308c0000 {
+     compatible = "fsl,imx8mp-flexcan";
+     reg = <0x308c0000 0x10000>;
+     interrupts = <0 142 4>;
+     clocks = <&clk 110>,
+       <&clk 233>;
+     clock-names = "ipg", "per";
+     assigned-clocks = <&clk 116>;
+     assigned-clock-parents = <&clk 48>;
+     assigned-clock-rates = <40000000>;
+     fsl,clk-source = /bits/ 8 <0>;
+     fsl,stop-mode = <&gpr 0x10 4>;
+     status = "disabled";
+    };
+    flexcan2: can@308d0000 {
+     compatible = "fsl,imx8mp-flexcan";
+     reg = <0x308d0000 0x10000>;
+     interrupts = <0 144 4>;
+     clocks = <&clk 110>,
+       <&clk 234>;
+     clock-names = "ipg", "per";
+     assigned-clocks = <&clk 117>;
+     assigned-clock-parents = <&clk 48>;
+     assigned-clock-rates = <40000000>;
+     fsl,clk-source = /bits/ 8 <0>;
+     fsl,stop-mode = <&gpr 0x10 5>;
+     status = "disabled";
+    };
+   };
+   crypto: crypto@30900000 {
+    compatible = "fsl,sec-v4.0";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    reg = <0x30900000 0x40000>;
+    ranges = <0 0x30900000 0x40000>;
+    interrupts = <0 91 4>;
+    clocks = <&clk 107>,
+      <&clk 110>;
+    clock-names = "aclk", "ipg";
+    sec_jr0: jr@1000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x1000 0x1000>;
+     interrupts = <0 105 4>;
+     status = "disabled";
+    };
+    sec_jr1: jr@2000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x2000 0x1000>;
+     interrupts = <0 106 4>;
+    };
+    sec_jr2: jr@3000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x3000 0x1000>;
+     interrupts = <0 114 4>;
+    };
+   };
+   i2c1: i2c@30a20000 {
+    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x30a20000 0x10000>;
+    interrupts = <0 35 4>;
+    clocks = <&clk 205>;
+    status = "disabled";
+   };
+   i2c2: i2c@30a30000 {
+    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x30a30000 0x10000>;
+    interrupts = <0 36 4>;
+    clocks = <&clk 206>;
+    status = "disabled";
+   };
+   i2c3: i2c@30a40000 {
+    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x30a40000 0x10000>;
+    interrupts = <0 37 4>;
+    clocks = <&clk 207>;
+    status = "disabled";
+   };
+   i2c4: i2c@30a50000 {
+    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x30a50000 0x10000>;
+    interrupts = <0 38 4>;
+    clocks = <&clk 208>;
+    status = "disabled";
+   };
+   uart4: serial@30a60000 {
+    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
+    reg = <0x30a60000 0x10000>;
+    interrupts = <0 29 4>;
+    clocks = <&clk 254>,
+      <&clk 254>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   mu: mailbox@30aa0000 {
+    compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
+    reg = <0x30aa0000 0x10000>;
+    interrupts = <0 88 4>;
+    clocks = <&clk 213>;
+    #mbox-cells = <2>;
+   };
+   mu2: mailbox@30e60000 {
+    compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
+    reg = <0x30e60000 0x10000>;
+    interrupts = <0 136 4>;
+    #mbox-cells = <2>;
+    status = "disabled";
+   };
+   i2c5: i2c@30ad0000 {
+    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x30ad0000 0x10000>;
+    interrupts = <0 76 4>;
+    clocks = <&clk 231>;
+    status = "disabled";
+   };
+   i2c6: i2c@30ae0000 {
+    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x30ae0000 0x10000>;
+    interrupts = <0 77 4>;
+    clocks = <&clk 232>;
+    status = "disabled";
+   };
+   usdhc1: mmc@30b40000 {
+    compatible = "fsl,imx8mp-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
+    reg = <0x30b40000 0x10000>;
+    interrupts = <0 22 4>;
+    clocks = <&clk 0>,
+      <&clk 95>,
+      <&clk 257>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   usdhc2: mmc@30b50000 {
+    compatible = "fsl,imx8mp-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
+    reg = <0x30b50000 0x10000>;
+    interrupts = <0 23 4>;
+    clocks = <&clk 0>,
+      <&clk 95>,
+      <&clk 258>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   usdhc3: mmc@30b60000 {
+    compatible = "fsl,imx8mp-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
+    reg = <0x30b60000 0x10000>;
+    interrupts = <0 24 4>;
+    clocks = <&clk 0>,
+      <&clk 95>,
+      <&clk 277>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   flexspi: spi@30bb0000 {
+    compatible = "nxp,imx8mp-fspi";
+    reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
+    reg-names = "fspi_base", "fspi_mmap";
+    interrupts = <0 107 4>;
+    clocks = <&clk 226>,
+      <&clk 226>;
+    clock-names = "fspi_en", "fspi";
+    assigned-clock-rates = <80000000>;
+    assigned-clocks = <&clk 135>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   sdma1: dma-controller@30bd0000 {
+    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
+    reg = <0x30bd0000 0x10000>;
+    interrupts = <0 2 4>;
+    clocks = <&clk 236>,
+      <&clk 107>;
+    clock-names = "ipg", "ahb";
+    #dma-cells = <3>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   fec: ethernet@30be0000 {
+    compatible = "fsl,imx8mp-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
+    reg = <0x30be0000 0x10000>;
+    interrupts = <0 118 4>,
+          <0 119 4>,
+          <0 120 4>,
+          <0 121 4>;
+    clocks = <&clk 192>,
+      <&clk 242>,
+      <&clk 132>,
+      <&clk 131>,
+      <&clk 133>;
+    clock-names = "ipg", "ahb", "ptp",
+           "enet_clk_ref", "enet_out";
+    assigned-clocks = <&clk 94>,
+        <&clk 132>,
+        <&clk 131>,
+        <&clk 133>;
+    assigned-clock-parents = <&clk 54>,
+        <&clk 58>,
+        <&clk 59>,
+        <&clk 57>;
+    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
+    fsl,num-tx-queues = <3>;
+    fsl,num-rx-queues = <3>;
+    nvmem-cells = <&eth_mac1>;
+    nvmem-cell-names = "mac-address";
+    fsl,stop-mode = <&gpr 0x10 3>;
+    status = "disabled";
+   };
+   eqos: ethernet@30bf0000 {
+    compatible = "nxp,imx8mp-dwmac-eqos", "snps,dwmac-5.10a";
+    reg = <0x30bf0000 0x10000>;
+    interrupts = <0 135 4>,
+          <0 134 4>;
+    interrupt-names = "macirq", "eth_wake_irq";
+    clocks = <&clk 237>,
+      <&clk 225>,
+      <&clk 130>,
+      <&clk 129>;
+    clock-names = "stmmaceth", "pclk", "ptp_ref", "tx";
+    assigned-clocks = <&clk 94>,
+        <&clk 130>,
+        <&clk 129>;
+    assigned-clock-parents = <&clk 54>,
+        <&clk 58>,
+        <&clk 59>;
+    assigned-clock-rates = <0>, <100000000>, <125000000>;
+    nvmem-cells = <&eth_mac2>;
+    nvmem-cell-names = "mac-address";
+    intf_mode = <&gpr 0x4>;
+    status = "disabled";
+   };
+   hdmi_blk_ctrl: blk-ctrl@32fc0000 {
+    compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";
+    reg = <0x32fc0000 0x23c>;
+    clocks = <&clk 99>,
+      <&clk 278>,
+      <&clk 168>,
+      <&clk 167>;
+    clock-names = "apb", "axi", "ref_266m", "ref_24m";
+    power-domains = <&pgc_hdmimix>, <&pgc_hdmimix>,
+      <&pgc_hdmimix>, <&pgc_hdmimix>,
+      <&pgc_hdmimix>, <&pgc_hdmimix>,
+      <&pgc_hdmimix>, <&pgc_hdmi_phy>;
+    power-domain-names = "bus", "irqsteer", "lcdif",
+           "pai", "pvi", "trng",
+           "hdmi-tx", "hdmi-tx-phy";
+    #power-domain-cells = <1>;
+   };
+   irqsteer_hdmi: interrupt-controller@32fc2000 {
+    compatible = "fsl,imx-irqsteer";
+    reg = <0x32fc2000 0x44>;
+    interrupts = <0 43 4>;
+    interrupt-controller;
+    #interrupt-cells = <1>;
+    fsl,channel = <1>;
+    fsl,num-irqs = <64>;
+    clocks = <&clk 99>;
+    clock-names = "ipg";
+    power-domains = <&hdmi_blk_ctrl 0>;
+   };
+  };
+  aips5: bus@30c00000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30c00000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges;
+   spba-bus@30c00000 {
+    compatible = "fsl,spba-bus", "simple-bus";
+    reg = <0x30c00000 0x100000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges;
+    sai1: sai@30c10000 {
+     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
+     reg = <0x30c10000 0x10000>;
+     #sound-dai-cells = <0>;
+     clocks = <&audio_blk_ctrl 0>,
+       <&clk 0>,
+       <&audio_blk_ctrl 1>,
+       <&audio_blk_ctrl 2>,
+       <&audio_blk_ctrl 3>;
+     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+     dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
+     dma-names = "rx", "tx";
+     interrupts = <0 95 4>;
+     status = "disabled";
+    };
+    sai2: sai@30c20000 {
+     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
+     reg = <0x30c20000 0x10000>;
+     #sound-dai-cells = <0>;
+     clocks = <&audio_blk_ctrl 4>,
+       <&clk 0>,
+       <&audio_blk_ctrl 5>,
+       <&audio_blk_ctrl 6>,
+       <&audio_blk_ctrl 7>;
+     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
+     dma-names = "rx", "tx";
+     interrupts = <0 96 4>;
+     status = "disabled";
+    };
+    sai3: sai@30c30000 {
+     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
+     reg = <0x30c30000 0x10000>;
+     #sound-dai-cells = <0>;
+     clocks = <&audio_blk_ctrl 8>,
+       <&clk 0>,
+       <&audio_blk_ctrl 9>,
+       <&audio_blk_ctrl 10>,
+       <&audio_blk_ctrl 11>;
+     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
+     dma-names = "rx", "tx";
+     interrupts = <0 50 4>;
+     status = "disabled";
+    };
+    sai5: sai@30c50000 {
+     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
+     reg = <0x30c50000 0x10000>;
+     #sound-dai-cells = <0>;
+     clocks = <&audio_blk_ctrl 12>,
+       <&clk 0>,
+       <&audio_blk_ctrl 13>,
+       <&audio_blk_ctrl 14>,
+       <&audio_blk_ctrl 15>;
+     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
+     dma-names = "rx", "tx";
+     interrupts = <0 90 4>;
+     status = "disabled";
+    };
+    sai6: sai@30c60000 {
+     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
+     reg = <0x30c60000 0x10000>;
+     #sound-dai-cells = <0>;
+     clocks = <&audio_blk_ctrl 16>,
+       <&clk 0>,
+       <&audio_blk_ctrl 17>,
+       <&audio_blk_ctrl 18>,
+       <&audio_blk_ctrl 19>;
+     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
+     dma-names = "rx", "tx";
+     interrupts = <0 90 4>;
+     status = "disabled";
+    };
+    sai7: sai@30c80000 {
+     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
+     reg = <0x30c80000 0x10000>;
+     #sound-dai-cells = <0>;
+     clocks = <&audio_blk_ctrl 20>,
+       <&clk 0>,
+       <&audio_blk_ctrl 21>,
+       <&audio_blk_ctrl 22>,
+       <&audio_blk_ctrl 23>;
+     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+     dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
+     dma-names = "rx", "tx";
+     interrupts = <0 111 4>;
+     status = "disabled";
+    };
+   };
+   sdma3: dma-controller@30e00000 {
+    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
+    reg = <0x30e00000 0x10000>;
+    #dma-cells = <3>;
+    clocks = <&audio_blk_ctrl 27>,
+      <&clk 284>;
+    clock-names = "ipg", "ahb";
+    interrupts = <0 34 4>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   sdma2: dma-controller@30e10000 {
+    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
+    reg = <0x30e10000 0x10000>;
+    #dma-cells = <3>;
+    clocks = <&audio_blk_ctrl 26>,
+      <&clk 284>;
+    clock-names = "ipg", "ahb";
+    interrupts = <0 103 4>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   audio_blk_ctrl: clock-controller@30e20000 {
+    compatible = "fsl,imx8mp-audio-blk-ctrl";
+    reg = <0x30e20000 0x10000>;
+    #clock-cells = <1>;
+    clocks = <&clk 284>,
+      <&clk 123>,
+      <&clk 124>,
+      <&clk 125>,
+      <&clk 127>,
+      <&clk 128>,
+      <&clk 182>;
+    clock-names = "ahb",
+           "sai1", "sai2", "sai3",
+           "sai5", "sai6", "sai7";
+    power-domains = <&pgc_audio>;
+   };
+  };
+  noc: interconnect@32700000 {
+   compatible = "fsl,imx8mp-noc", "fsl,imx8m-noc";
+   reg = <0x32700000 0x100000>;
+   clocks = <&clk 103>;
+   #interconnect-cells = <1>;
+   operating-points-v2 = <&noc_opp_table>;
+   noc_opp_table: opp-table {
+    compatible = "operating-points-v2";
+    opp-200000000 {
+     opp-hz = /bits/ 64 <200000000>;
+    };
+    opp-1000000000 {
+     opp-hz = /bits/ 64 <1000000000>;
+    };
+   };
+   hdmi_pvi: display-bridge@32fc4000 {
+    compatible = "fsl,imx8mp-hdmi-pvi";
+    reg = <0x32fc4000 0x40>;
+    power-domains = <&hdmi_blk_ctrl 3>;
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      pvi_from_lcdif3: endpoint {
+       remote-endpoint = <&lcdif3_to_pvi>;
+      };
+     };
+     port@1 {
+      reg = <1>;
+      pvi_to_hdmi_tx: endpoint {
+       remote-endpoint = <&hdmi_tx_from_pvi>;
+      };
+     };
+    };
+   };
+   lcdif3: display-controller@32fc6000 {
+    compatible = "fsl,imx8mp-lcdif";
+    reg = <0x32fc6000 0x238>;
+    interrupts = <8 4>;
+    interrupt-parent = <&irqsteer_hdmi>;
+    clocks = <&hdmi_tx_phy>,
+      <&clk 99>,
+      <&clk 278>;
+    clock-names = "pix", "axi", "disp_axi";
+    power-domains = <&hdmi_blk_ctrl 1>;
+    status = "disabled";
+    port {
+     lcdif3_to_pvi: endpoint {
+      remote-endpoint = <&pvi_from_lcdif3>;
+     };
+    };
+   };
+   hdmi_tx: hdmi@32fd8000 {
+    compatible = "fsl,imx8mp-hdmi";
+    reg = <0x32fd8000 0x7eff>;
+    interrupts = <0 4>;
+    interrupt-parent = <&irqsteer_hdmi>;
+    clocks = <&clk 99>,
+      <&clk 168>,
+      <&clk 166>,
+      <&clk 1>,
+      <&hdmi_tx_phy>;
+    clock-names = "iahb", "isfr", "fdcc", "cec", "pix";
+    assigned-clocks = <&clk 168>;
+    assigned-clock-parents = <&clk 54>;
+    power-domains = <&hdmi_blk_ctrl 5>;
+    reg-io-width = <1>;
+    status = "disabled";
+    port {
+     hdmi_tx_from_pvi: endpoint {
+      remote-endpoint = <&pvi_to_hdmi_tx>;
+     };
+    };
+   };
+   hdmi_tx_phy: phy@32fdff00 {
+    compatible = "fsl,imx8mp-hdmi-phy";
+    reg = <0x32fdff00 0x100>;
+    clocks = <&clk 99>,
+      <&clk 167>;
+    clock-names = "apb", "ref";
+    assigned-clocks = <&clk 167>;
+    assigned-clock-parents = <&clk 2>;
+    power-domains = <&hdmi_blk_ctrl 6>;
+    #clock-cells = <0>;
+    #phy-cells = <0>;
+    status = "disabled";
+   };
+  };
+  aips4: bus@32c00000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x32c00000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges;
+   isi_0: isi@32e00000 {
+    compatible = "fsl,imx8mp-isi";
+    reg = <0x32e00000 0x4000>;
+    interrupts = <0 16 4>,
+          <0 42 4>;
+    clocks = <&clk 270>,
+      <&clk 269>;
+    clock-names = "axi", "apb";
+    fsl,blk-ctrl = <&media_blk_ctrl>;
+    power-domains = <&media_blk_ctrl 3>;
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      isi_in_0: endpoint {
+       remote-endpoint = <&mipi_csi_0_out>;
+      };
+     };
+     port@1 {
+      reg = <1>;
+      isi_in_1: endpoint {
+       remote-endpoint = <&mipi_csi_1_out>;
+      };
+     };
+    };
+   };
+   dewarp: dwe@32e30000 {
+    compatible = "nxp,imx8mp-dw100";
+    reg = <0x32e30000 0x10000>;
+    interrupts = <0 100 4>;
+    clocks = <&clk 270>,
+      <&clk 269>;
+    clock-names = "axi", "ahb";
+    power-domains = <&media_blk_ctrl 7>;
+   };
+   mipi_csi_0: csi@32e40000 {
+    compatible = "fsl,imx8mp-mipi-csi2", "fsl,imx8mm-mipi-csi2";
+    reg = <0x32e40000 0x10000>;
+    interrupts = <0 17 4>;
+    clock-frequency = <500000000>;
+    clocks = <&clk 269>,
+      <&clk 271>,
+      <&clk 275>,
+      <&clk 270>;
+    clock-names = "pclk", "wrap", "phy", "axi";
+    assigned-clocks = <&clk 170>;
+    assigned-clock-parents = <&clk 65>;
+    assigned-clock-rates = <500000000>;
+    power-domains = <&media_blk_ctrl 1>;
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+     };
+     port@1 {
+      reg = <1>;
+      mipi_csi_0_out: endpoint {
+       remote-endpoint = <&isi_in_0>;
+      };
+     };
+    };
+   };
+   mipi_csi_1: csi@32e50000 {
+    compatible = "fsl,imx8mp-mipi-csi2", "fsl,imx8mm-mipi-csi2";
+    reg = <0x32e50000 0x10000>;
+    interrupts = <0 80 4>;
+    clock-frequency = <266000000>;
+    clocks = <&clk 269>,
+      <&clk 272>,
+      <&clk 275>,
+      <&clk 270>;
+    clock-names = "pclk", "wrap", "phy", "axi";
+    assigned-clocks = <&clk 173>;
+    assigned-clock-parents = <&clk 65>;
+    assigned-clock-rates = <266000000>;
+    power-domains = <&media_blk_ctrl 4>;
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+     };
+     port@1 {
+      reg = <1>;
+      mipi_csi_1_out: endpoint {
+       remote-endpoint = <&isi_in_1>;
+      };
+     };
+    };
+   };
+   mipi_dsi: dsi@32e60000 {
+    compatible = "fsl,imx8mp-mipi-dsim";
+    reg = <0x32e60000 0x400>;
+    clocks = <&clk 269>,
+      <&clk 171>;
+    clock-names = "bus_clk", "sclk_mipi";
+    assigned-clocks = <&clk 98>,
+        <&clk 171>;
+    assigned-clock-parents = <&clk 56>,
+        <&clk 2>;
+    assigned-clock-rates = <200000000>, <24000000>;
+    samsung,pll-clock-frequency = <24000000>;
+    interrupts = <0 18 4>;
+    power-domains = <&media_blk_ctrl 0>;
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      dsim_from_lcdif1: endpoint {
+       remote-endpoint = <&lcdif1_to_dsim>;
+      };
+     };
+    };
+   };
+   lcdif1: display-controller@32e80000 {
+    compatible = "fsl,imx8mp-lcdif";
+    reg = <0x32e80000 0x10000>;
+    clocks = <&clk 273>,
+      <&clk 269>,
+      <&clk 270>;
+    clock-names = "pix", "axi", "disp_axi";
+    interrupts = <0 5 4>;
+    power-domains = <&media_blk_ctrl 2>;
+    status = "disabled";
+    port {
+     lcdif1_to_dsim: endpoint {
+      remote-endpoint = <&dsim_from_lcdif1>;
+     };
+    };
+   };
+   lcdif2: display-controller@32e90000 {
+    compatible = "fsl,imx8mp-lcdif";
+    reg = <0x32e90000 0x10000>;
+    interrupts = <0 6 4>;
+    clocks = <&clk 274>,
+      <&clk 269>,
+      <&clk 270>;
+    clock-names = "pix", "axi", "disp_axi";
+    power-domains = <&media_blk_ctrl 5>;
+    status = "disabled";
+    port {
+     lcdif2_to_ldb: endpoint {
+      remote-endpoint = <&ldb_from_lcdif2>;
+     };
+    };
+   };
+   media_blk_ctrl: blk-ctrl@32ec0000 {
+    compatible = "fsl,imx8mp-media-blk-ctrl",
+          "syscon";
+    reg = <0x32ec0000 0x10000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    power-domains = <&pgc_mediamix>,
+      <&pgc_mipi_phy1>,
+      <&pgc_mipi_phy1>,
+      <&pgc_mediamix>,
+      <&pgc_mediamix>,
+      <&pgc_mipi_phy2>,
+      <&pgc_mediamix>,
+      <&pgc_ispdwp>,
+      <&pgc_ispdwp>,
+      <&pgc_mipi_phy2>;
+    power-domain-names = "bus", "mipi-dsi1", "mipi-csi1",
+           "lcdif1", "isi", "mipi-csi2",
+           "lcdif2", "isp", "dwe",
+           "mipi-dsi2";
+    interconnects =
+     <&noc 28 &noc 27>,
+     <&noc 29 &noc 27>,
+     <&noc 30 &noc 27>,
+     <&noc 31 &noc 27>,
+     <&noc 32 &noc 27>,
+     <&noc 33 &noc 27>,
+     <&noc 34 &noc 27>,
+     <&noc 35 &noc 27>;
+    interconnect-names = "lcdif-rd", "lcdif-wr", "isi0",
+           "isi1", "isi2", "isp0", "isp1",
+           "dwe";
+    clocks = <&clk 269>,
+      <&clk 270>,
+      <&clk 271>,
+      <&clk 272>,
+      <&clk 273>,
+      <&clk 274>,
+      <&clk 276>,
+      <&clk 275>;
+    clock-names = "apb", "axi", "cam1", "cam2",
+           "disp1", "disp2", "isp", "phy";
+    assigned-clocks = <&clk 97>,
+        <&clk 98>,
+        <&clk 172>,
+        <&clk 313>,
+        <&clk 20>;
+    assigned-clock-parents = <&clk 65>,
+        <&clk 56>,
+        <&clk 40>,
+        <&clk 40>;
+    assigned-clock-rates = <500000000>, <200000000>,
+             <0>, <0>, <1039500000>;
+    #power-domain-cells = <1>;
+    lvds_bridge: bridge@5c {
+     compatible = "fsl,imx8mp-ldb";
+     reg = <0x5c 0x4>, <0x128 0x4>;
+     reg-names = "ldb", "lvds";
+     clocks = <&clk 174>;
+     clock-names = "ldb";
+     assigned-clocks = <&clk 174>;
+     assigned-clock-parents = <&clk 40>;
+     status = "disabled";
+     ports {
+      #address-cells = <1>;
+      #size-cells = <0>;
+      port@0 {
+       reg = <0>;
+       ldb_from_lcdif2: endpoint {
+        remote-endpoint = <&lcdif2_to_ldb>;
+       };
+      };
+      port@1 {
+       reg = <1>;
+       ldb_lvds_ch0: endpoint {
+       };
+      };
+      port@2 {
+       reg = <2>;
+       ldb_lvds_ch1: endpoint {
+       };
+      };
+     };
+    };
+   };
+   pcie_phy: pcie-phy@32f00000 {
+    compatible = "fsl,imx8mp-pcie-phy";
+    reg = <0x32f00000 0x10000>;
+    resets = <&src 24>,
+      <&src 25>;
+    reset-names = "pciephy", "perst";
+    power-domains = <&hsio_blk_ctrl 4>;
+    #phy-cells = <0>;
+    status = "disabled";
+   };
+   hsio_blk_ctrl: blk-ctrl@32f10000 {
+    compatible = "fsl,imx8mp-hsio-blk-ctrl", "syscon";
+    reg = <0x32f10000 0x24>;
+    clocks = <&clk 255>,
+      <&clk 217>;
+    clock-names = "usb", "pcie";
+    power-domains = <&pgc_hsiomix>, <&pgc_hsiomix>,
+      <&pgc_usb1_phy>, <&pgc_usb2_phy>,
+      <&pgc_hsiomix>, <&pgc_pcie_phy>;
+    power-domain-names = "bus", "usb", "usb-phy1",
+           "usb-phy2", "pcie", "pcie-phy";
+    interconnects = <&noc 23 &noc 22>,
+      <&noc 24 &noc 22>,
+      <&noc 25 &noc 22>,
+      <&noc 26 &noc 22>;
+    interconnect-names = "noc-pcie", "usb1", "usb2", "pcie";
+    #power-domain-cells = <1>;
+    #clock-cells = <0>;
+   };
+  };
+  pcie: pcie@33800000 {
+   compatible = "fsl,imx8mp-pcie";
+   reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
+   reg-names = "dbi", "config";
+   clocks = <&clk 268>,
+     <&clk 311>,
+     <&clk 217>;
+   clock-names = "pcie", "pcie_bus", "pcie_aux";
+   assigned-clocks = <&clk 120>;
+   assigned-clock-rates = <10000000>;
+   assigned-clock-parents = <&clk 57>;
+   #address-cells = <3>;
+   #size-cells = <2>;
+   device_type = "pci";
+   bus-range = <0x00 0xff>;
+   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000>,
+     <0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
+   num-lanes = <1>;
+   num-viewport = <4>;
+   interrupts = <0 140 4>;
+   interrupt-names = "msi";
+   #interrupt-cells = <1>;
+   interrupt-map-mask = <0 0 0 0x7>;
+   interrupt-map = <0 0 0 1 &gic 0 126 4>,
+     <0 0 0 2 &gic 0 125 4>,
+     <0 0 0 3 &gic 0 124 4>,
+     <0 0 0 4 &gic 0 123 4>;
+   fsl,max-link-speed = <3>;
+   linux,pci-domain = <0>;
+   power-domains = <&hsio_blk_ctrl 3>;
+   resets = <&src 26>,
+     <&src 27>;
+   reset-names = "apps", "turnoff";
+   phys = <&pcie_phy>;
+   phy-names = "pcie-phy";
+   status = "disabled";
+  };
+  pcie_ep: pcie-ep@33800000 {
+   compatible = "fsl,imx8mp-pcie-ep";
+   reg = <0x33800000 0x000400000>, <0x18000000 0x08000000>;
+   reg-names = "dbi", "addr_space";
+   clocks = <&clk 268>,
+     <&clk 311>,
+     <&clk 217>;
+   clock-names = "pcie", "pcie_bus", "pcie_aux";
+   assigned-clocks = <&clk 120>;
+   assigned-clock-rates = <10000000>;
+   assigned-clock-parents = <&clk 57>;
+   num-lanes = <1>;
+   interrupts = <0 127 4>;
+   interrupt-names = "dma";
+   fsl,max-link-speed = <3>;
+   power-domains = <&hsio_blk_ctrl 3>;
+   resets = <&src 26>,
+     <&src 27>;
+   reset-names = "apps", "turnoff";
+   phys = <&pcie_phy>;
+   phy-names = "pcie-phy";
+   num-ib-windows = <4>;
+   num-ob-windows = <4>;
+   status = "disabled";
+  };
+  gpu3d: gpu@38000000 {
+   compatible = "vivante,gc";
+   reg = <0x38000000 0x8000>;
+   interrupts = <0 3 4>;
+   clocks = <&clk 248>,
+     <&clk 308>,
+     <&clk 263>,
+     <&clk 102>;
+   clock-names = "core", "shader", "bus", "reg";
+   assigned-clocks = <&clk 307>,
+       <&clk 308>;
+   assigned-clock-parents = <&clk 56>,
+       <&clk 56>;
+   assigned-clock-rates = <800000000>, <800000000>;
+   power-domains = <&pgc_gpu3d>;
+  };
+  gpu2d: gpu@38008000 {
+   compatible = "vivante,gc";
+   reg = <0x38008000 0x8000>;
+   interrupts = <0 25 4>;
+   clocks = <&clk 247>,
+     <&clk 263>,
+     <&clk 102>;
+   clock-names = "core", "bus", "reg";
+   assigned-clocks = <&clk 309>;
+   assigned-clock-parents = <&clk 56>;
+   assigned-clock-rates = <800000000>;
+   power-domains = <&pgc_gpu2d>;
+  };
+  vpu_g1: video-codec@38300000 {
+   compatible = "nxp,imx8mm-vpu-g1";
+   reg = <0x38300000 0x10000>;
+   interrupts = <0 7 4>;
+   clocks = <&clk 262>;
+   assigned-clocks = <&clk 114>;
+   assigned-clock-parents = <&clk 43>;
+   assigned-clock-rates = <600000000>;
+   power-domains = <&vpumix_blk_ctrl 0>;
+  };
+  vpu_g2: video-codec@38310000 {
+   compatible = "nxp,imx8mq-vpu-g2";
+   reg = <0x38310000 0x10000>;
+   interrupts = <0 8 4>;
+   clocks = <&clk 266>;
+   assigned-clocks = <&clk 115>;
+   assigned-clock-parents = <&clk 65>;
+   assigned-clock-rates = <500000000>;
+   power-domains = <&vpumix_blk_ctrl 1>;
+  };
+  vpumix_blk_ctrl: blk-ctrl@38330000 {
+   compatible = "fsl,imx8mp-vpu-blk-ctrl", "syscon";
+   reg = <0x38330000 0x100>;
+   #power-domain-cells = <1>;
+   power-domains = <&pgc_vpumix>, <&pgc_vpu_g1>,
+     <&pgc_vpu_g2>, <&pgc_vpu_vc8000e>;
+   power-domain-names = "bus", "g1", "g2", "vc8000e";
+   clocks = <&clk 262>,
+     <&clk 266>,
+     <&clk 265>;
+   clock-names = "g1", "g2", "vc8000e";
+   assigned-clocks = <&clk 96>, <&clk 23>;
+   assigned-clock-parents = <&clk 43>;
+   assigned-clock-rates = <600000000>, <600000000>;
+   interconnects = <&noc 37 &noc 36>,
+     <&noc 38 &noc 36>,
+     <&noc 39 &noc 36>;
+   interconnect-names = "g1", "g2", "vc8000e";
+  };
+  gic: interrupt-controller@38800000 {
+   compatible = "arm,gic-v3";
+   reg = <0x38800000 0x10000>,
+         <0x38880000 0xc0000>;
+   #interrupt-cells = <3>;
+   interrupt-controller;
+   interrupts = <1 9 4>;
+   interrupt-parent = <&gic>;
+  };
+  edacmc: memory-controller@3d400000 {
+   compatible = "snps,ddrc-3.80a";
+   reg = <0x3d400000 0x400000>;
+   interrupts = <0 147 4>;
+  };
+  ddr-pmu@3d800000 {
+   compatible = "fsl,imx8mp-ddr-pmu", "fsl,imx8m-ddr-pmu";
+   reg = <0x3d800000 0x400000>;
+   interrupts = <0 98 4>;
+  };
+  usb3_phy0: usb-phy@381f0040 {
+   compatible = "fsl,imx8mp-usb-phy";
+   reg = <0x381f0040 0x40>;
+   clocks = <&clk 256>;
+   clock-names = "phy";
+   assigned-clocks = <&clk 147>;
+   assigned-clock-parents = <&clk 2>;
+   power-domains = <&hsio_blk_ctrl 1>;
+   #phy-cells = <0>;
+   status = "disabled";
+  };
+  usb3_0: usb@32f10100 {
+   compatible = "fsl,imx8mp-dwc3";
+   reg = <0x32f10100 0x8>,
+         <0x381f0000 0x20>;
+   clocks = <&clk 268>,
+     <&clk 320>;
+   clock-names = "hsio", "suspend";
+   interrupts = <0 148 4>;
+   power-domains = <&hsio_blk_ctrl 0>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   dma-ranges = <0x40000000 0x40000000 0xc0000000>;
+   ranges;
+   status = "disabled";
+   usb_dwc3_0: usb@38100000 {
+    compatible = "snps,dwc3";
+    reg = <0x38100000 0x10000>;
+    clocks = <&clk 255>,
+      <&clk 146>,
+      <&clk 320>;
+    clock-names = "bus_early", "ref", "suspend";
+    interrupts = <0 40 4>;
+    phys = <&usb3_phy0>, <&usb3_phy0>;
+    phy-names = "usb2-phy", "usb3-phy";
+    snps,gfladj-refclk-lpm-sel-quirk;
+    snps,parkmode-disable-ss-quirk;
+   };
+  };
+  usb3_phy1: usb-phy@382f0040 {
+   compatible = "fsl,imx8mp-usb-phy";
+   reg = <0x382f0040 0x40>;
+   clocks = <&clk 256>;
+   clock-names = "phy";
+   assigned-clocks = <&clk 147>;
+   assigned-clock-parents = <&clk 2>;
+   power-domains = <&hsio_blk_ctrl 2>;
+   #phy-cells = <0>;
+   status = "disabled";
+  };
+  usb3_1: usb@32f10108 {
+   compatible = "fsl,imx8mp-dwc3";
+   reg = <0x32f10108 0x8>,
+         <0x382f0000 0x20>;
+   clocks = <&clk 268>,
+     <&clk 320>;
+   clock-names = "hsio", "suspend";
+   interrupts = <0 149 4>;
+   power-domains = <&hsio_blk_ctrl 0>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   dma-ranges = <0x40000000 0x40000000 0xc0000000>;
+   ranges;
+   status = "disabled";
+   usb_dwc3_1: usb@38200000 {
+    compatible = "snps,dwc3";
+    reg = <0x38200000 0x10000>;
+    clocks = <&clk 255>,
+      <&clk 146>,
+      <&clk 320>;
+    clock-names = "bus_early", "ref", "suspend";
+    interrupts = <0 41 4>;
+    phys = <&usb3_phy1>, <&usb3_phy1>;
+    phy-names = "usb2-phy", "usb3-phy";
+    snps,gfladj-refclk-lpm-sel-quirk;
+    snps,parkmode-disable-ss-quirk;
+   };
+  };
+  dsp: dsp@3b6e8000 {
+   compatible = "fsl,imx8mp-dsp";
+   reg = <0x3b6e8000 0x88000>;
+   mbox-names = "txdb0", "txdb1",
+    "rxdb0", "rxdb1";
+   mboxes = <&mu2 2 0>, <&mu2 2 1>,
+    <&mu2 3 0>, <&mu2 3 1>;
+   memory-region = <&dsp_reserved>;
+   status = "disabled";
+  };
+ };
+};
+&iomuxc {
+ pinctrl_eqos: eqosgrp {
+  fsl,pins = <
+   0x054 0x2B4 0x000 0x0 0x0 0x20
+   0x058 0x2B8 0x590 0x0 0x1 0xa0
+   0x06C 0x2CC 0x000 0x0 0x0 0x1f
+   0x070 0x2D0 0x000 0x0 0x0 0x1f
+   0x068 0x2C8 0x000 0x0 0x0 0x1f
+   0x064 0x2C4 0x000 0x0 0x0 0x1f
+   0x060 0x2C0 0x000 0x0 0x0 0x1f
+   0x05C 0x2BC 0x000 0x0 0x0 0x1f
+   0x074 0x2D4 0x000 0x0 0x0 0x91
+   0x078 0x2D8 0x000 0x0 0x0 0x91
+   0x07C 0x2DC 0x000 0x0 0x0 0x91
+   0x080 0x2E0 0x000 0x0 0x0 0x91
+   0x084 0x2E4 0x000 0x0 0x0 0x91
+   0x088 0x2E8 0x000 0x0 0x0 0x91
+   0x120 0x380 0x000 0x5 0x0 0x100
+   0x118 0x378 0x000 0x5 0x0 0x10
+  >;
+ };
+ pinctrl_hog: hoggrp {
+  fsl,pins = <
+   0x1D8 0x438 0x000 0x5 0x0 0x41
+   0x1DC 0x43C 0x000 0x5 0x0 0x41
+   0x1D4 0x434 0x000 0x5 0x0 0x41
+   0x0B4 0x314 0x000 0x5 0x0 0x41
+   0x0AC 0x30C 0x000 0x5 0x0 0x41
+   0x0A8 0x308 0x000 0x5 0x0 0x41
+   0x198 0x3F8 0x000 0x5 0x0 0x16
+   0x194 0x3F4 0x000 0x5 0x0 0x1c4
+  >;
+ };
+ pinctrl_panel: panelgrp {
+  fsl,pins = <
+   0x02C 0x28C 0x000 0x0 0x0 0x140
+   0x030 0x290 0x000 0x0 0x0 0x140
+   0x0A4 0x304 0x000 0x5 0x0 0x41
+  >;
+ };
+ pinctrl_hdmi: hdmigrp {
+  fsl,pins = <
+   0x240 0x4A0 0x000 0x0 0x0 0x1c3
+   0x244 0x4A4 0x000 0x0 0x0 0x1c3
+   0x24C 0x4AC 0x000 0x0 0x0 0x19
+   0x248 0x4A8 0x000 0x0 0x0 0x19
+  >;
+ };
+ pinctrl_bt_rfkill: bt-rfkillgrp {
+  fsl,pins = <
+   0x104 0x364 0x000 0x5 0x0 0x119
+  >;
+ };
+ pinctrl_ecspi2: ecspi2grp {
+  fsl,pins = <
+   0x1F0 0x450 0x568 0x0 0x1 0x82
+   0x1F4 0x454 0x570 0x0 0x1 0x82
+   0x1F8 0x458 0x56C 0x0 0x1 0x82
+   0x1FC 0x45C 0x000 0x5 0x0 0x143
+  >;
+ };
+ pinctrl_i2c1: i2c1grp {
+  fsl,pins = <
+   0x200 0x460 0x5A4 0x0 0x2 0x400001c3
+   0x204 0x464 0x5A8 0x0 0x2 0x400001c3
+  >;
+ };
+ pinctrl_i2c1_1: i2c1-1grp {
+  fsl,pins = <
+   0x200 0x460 0x000 0x5 0x0 0x1c3
+   0x204 0x464 0x000 0x5 0x0 0x1c3
+  >;
+ };
+ pinctrl_i2c2: i2c2grp {
+  fsl,pins = <
+   0x208 0x468 0x5AC 0x0 0x2 0x400001c3
+   0x20C 0x46C 0x5B0 0x0 0x2 0x400001c3
+  >;
+ };
+ pinctrl_i2c2_1: i2c2-1grp {
+  fsl,pins = <
+   0x208 0x468 0x000 0x5 0x0 0x1c3
+   0x20C 0x46C 0x000 0x5 0x0 0x1c3
+  >;
+ };
+ pinctrl_i2c3: i2c3grp {
+  fsl,pins = <
+   0x210 0x470 0x5B4 0x0 0x4 0x400001c3
+   0x214 0x474 0x5B8 0x0 0x4 0x400001c3
+  >;
+ };
+ pinctrl_i2c3_1: i2c3-1grp {
+  fsl,pins = <
+   0x210 0x470 0x000 0x5 0x0 0x1c3
+   0x214 0x474 0x000 0x5 0x0 0x1c3
+  >;
+ };
+ pinctrl_i2c4: i2c4grp {
+  fsl,pins = <
+   0x218 0x478 0x5BC 0x0 0x5 0x400001c3
+   0x21C 0x47C 0x5C0 0x0 0x5 0x400001c3
+  >;
+ };
+ pinctrl_i2c4_1: i2c4-1grp {
+  fsl,pins = <
+   0x218 0x478 0x000 0x5 0x0 0x1c3
+   0x21C 0x47C 0x000 0x5 0x0 0x1c3
+  >;
+ };
+ pinctrl_reg_wlan_vmmc: reg-wlan-vmmcgrp {
+  fsl,pins = <
+   0x0D8 0x338 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_sai2: sai2grp {
+  fsl,pins = <
+   0x1A8 0x408 0x000 0x0 0x0 0xd6
+   0x19C 0x3FC 0x000 0x0 0x0 0xd6
+   0x1AC 0x40C 0x000 0x0 0x0 0xd6
+   0x1A0 0x400 0x000 0x0 0x0 0xd6
+   0x1A4 0x404 0x000 0x0 0x0 0xd6
+   0x1B0 0x410 0x000 0x0 0x0 0xd6
+   0x1B4 0x414 0x000 0x0 0x0 0xd6
+  >;
+ };
+ pinctrl_sai3: sai3grp {
+  fsl,pins = <
+   0x1C4 0x424 0x4EC 0x0 0x1 0xd6
+   0x1B8 0x418 0x000 0x0 0x0 0xd6
+   0x1C8 0x428 0x4E8 0x0 0x1 0xd6
+   0x1BC 0x41C 0x000 0x0 0x0 0xd6
+   0x1C0 0x420 0x4E4 0x0 0x1 0xd6
+   0x1CC 0x42C 0x000 0x0 0x0 0xd6
+   0x1D0 0x430 0x4E0 0x0 0x2 0xd6
+  >;
+ };
+ pinctrl_pcie: pciegrp {
+  fsl,pins = <
+   0x040 0x2A0 0x000 0x0 0x0 0x41
+  >;
+ };
+ pinctrl_pmic: pmicirq {
+  fsl,pins = <
+   0x0E0 0x340 0x000 0x5 0x0 0x41
+  >;
+ };
+ pinctrl_edp_bridge: edpbridgegrp {
+  fsl,pins = <
+   0x024 0x284 0x000 0x0 0x0 0x100
+  >;
+ };
+ pinctrl_uart1: uart1grp {
+  fsl,pins = <
+   0x220 0x480 0x5E8 0x0 0x4 0x140
+   0x224 0x484 0x000 0x0 0x0 0x140
+   0x230 0x490 0x000 0x1 0x0 0x140
+   0x234 0x494 0x5E4 0x1 0x5 0x140
+   0x104 0x364 0x000 0x5 0x0 0x119
+  >;
+ };
+ pinctrl_uart2: uart2grp {
+  fsl,pins = <
+   0x228 0x488 0x5F0 0x0 0x6 0x140
+   0x22C 0x48C 0x000 0x0 0x0 0x140
+  >;
+ };
+ pinctrl_uart3: uart3grp {
+  fsl,pins = <
+   0x1E0 0x440 0x5F8 0x1 0x4 0x140
+   0x1E4 0x444 0x000 0x1 0x0 0x140
+  >;
+ };
+ pinctrl_uart4: uart4grp {
+  fsl,pins = <
+   0x238 0x498 0x600 0x0 0x8 0x140
+   0x23C 0x49C 0x000 0x0 0x0 0x140
+  >;
+ };
+ pinctrl_usb1_vbus: usb1grp {
+  fsl,pins = <
+   0x04C 0x2AC 0x000 0x1 0x0 0x10
+  >;
+ };
+ pinctrl_usdhc1: usdhc1grp {
+  fsl,pins = <
+   0x08C 0x2EC 0x000 0x0 0x0 0x190
+   0x090 0x2F0 0x000 0x0 0x0 0x1d0
+   0x094 0x2F4 0x000 0x0 0x0 0x1d0
+   0x098 0x2F8 0x000 0x0 0x0 0x1d0
+   0x09C 0x2FC 0x000 0x0 0x0 0x1d0
+   0x0A0 0x300 0x000 0x0 0x0 0x1d0
+  >;
+ };
+ pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
+  fsl,pins = <
+   0x08C 0x2EC 0x000 0x0 0x0 0x194
+   0x090 0x2F0 0x000 0x0 0x0 0x1d4
+   0x094 0x2F4 0x000 0x0 0x0 0x1d4
+   0x098 0x2F8 0x000 0x0 0x0 0x1d4
+   0x09C 0x2FC 0x000 0x0 0x0 0x1d4
+   0x0A0 0x300 0x000 0x0 0x0 0x1d4
+  >;
+ };
+ pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
+  fsl,pins = <
+   0x08C 0x2EC 0x000 0x0 0x0 0x196
+   0x090 0x2F0 0x000 0x0 0x0 0x1d6
+   0x094 0x2F4 0x000 0x0 0x0 0x1d6
+   0x098 0x2F8 0x000 0x0 0x0 0x1d6
+   0x09C 0x2FC 0x000 0x0 0x0 0x1d6
+   0x0A0 0x300 0x000 0x0 0x0 0x1d6
+  >;
+ };
+ pinctrl_usdhc1_gpio: usdhc1grp-gpio {
+  fsl,pins = <
+   0x0B8 0x318 0x000 0x5 0x0 0x1c4
+  >;
+ };
+ pinctrl_usdhc2: usdhc2grp {
+  fsl,pins = <
+   0x0C0 0x320 0x000 0x0 0x0 0x190
+   0x0C4 0x324 0x000 0x0 0x0 0x1d0
+   0x0C8 0x328 0x000 0x0 0x0 0x1d0
+   0x0CC 0x32C 0x000 0x0 0x0 0x1d0
+   0x0D0 0x330 0x000 0x0 0x0 0x1d0
+   0x0D4 0x334 0x000 0x0 0x0 0x1d0
+  >;
+ };
+ pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+  fsl,pins = <
+   0x0C0 0x320 0x000 0x0 0x0 0x194
+   0x0C4 0x324 0x000 0x0 0x0 0x1d4
+   0x0C8 0x328 0x000 0x0 0x0 0x1d4
+   0x0CC 0x32C 0x000 0x0 0x0 0x1d4
+   0x0D0 0x330 0x000 0x0 0x0 0x1d4
+   0x0D4 0x334 0x000 0x0 0x0 0x1d4
+  >;
+ };
+ pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+  fsl,pins = <
+   0x0C0 0x320 0x000 0x0 0x0 0x196
+   0x0C4 0x324 0x000 0x0 0x0 0x1d6
+   0x0C8 0x328 0x000 0x0 0x0 0x1d6
+   0x0CC 0x32C 0x000 0x0 0x0 0x1d6
+   0x0D0 0x330 0x000 0x0 0x0 0x1d6
+   0x0D4 0x334 0x000 0x0 0x0 0x1d6
+  >;
+ };
+ pinctrl_usdhc3: usdhc3grp {
+  fsl,pins = <
+   0x124 0x384 0x604 0x2 0x1 0x190
+   0x128 0x388 0x60C 0x2 0x1 0x1d0
+   0x108 0x368 0x610 0x2 0x1 0x1d0
+   0x10C 0x36C 0x614 0x2 0x1 0x1d0
+   0x110 0x370 0x618 0x2 0x1 0x1d0
+   0x114 0x374 0x61C 0x2 0x1 0x1d0
+   0x11C 0x37C 0x620 0x2 0x1 0x1d0
+   0x0EC 0x34C 0x624 0x2 0x1 0x1d0
+   0x0F0 0x350 0x628 0x2 0x1 0x1d0
+   0x0F4 0x354 0x62C 0x2 0x1 0x1d0
+   0x0E8 0x348 0x630 0x2 0x1 0x10
+   0x0E4 0x344 0x000 0x5 0x0 0x140
+  >;
+ };
+ pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
+  fsl,pins = <
+   0x124 0x384 0x604 0x2 0x1 0x194
+   0x128 0x388 0x60C 0x2 0x1 0x1d4
+   0x108 0x368 0x610 0x2 0x1 0x1d4
+   0x10C 0x36C 0x614 0x2 0x1 0x1d4
+   0x110 0x370 0x618 0x2 0x1 0x1d4
+   0x114 0x374 0x61C 0x2 0x1 0x1d4
+   0x11C 0x37C 0x620 0x2 0x1 0x1d4
+   0x0EC 0x34C 0x624 0x2 0x1 0x1d4
+   0x0F0 0x350 0x628 0x2 0x1 0x1d4
+   0x0F4 0x354 0x62C 0x2 0x1 0x1d4
+   0x0E8 0x348 0x630 0x2 0x1 0x14
+  >;
+ };
+ pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
+  fsl,pins = <
+   0x124 0x384 0x604 0x2 0x1 0x196
+   0x128 0x388 0x60C 0x2 0x1 0x1d6
+   0x108 0x368 0x610 0x2 0x1 0x1d6
+   0x10C 0x36C 0x614 0x2 0x1 0x1d6
+   0x110 0x370 0x618 0x2 0x1 0x1d6
+   0x114 0x374 0x61C 0x2 0x1 0x1d6
+   0x11C 0x37C 0x620 0x2 0x1 0x1d6
+   0x0EC 0x34C 0x624 0x2 0x1 0x1d6
+   0x0F0 0x350 0x628 0x2 0x1 0x1d6
+   0x0F4 0x354 0x62C 0x2 0x1 0x1d6
+   0x0E8 0x348 0x630 0x2 0x1 0x12
+  >;
+ };
+ pinctrl_wdog: wdoggrp {
+  fsl,pins = <
+   0x01C 0x27C 0x000 0x1 0x0 0xc6
+  >;
+ };
+};
+/ {
+ model = "MNT Pocket Reform with i.MX8MP Module";
+ compatible = "mntre,pocket-reform", "boundary,imx8mp-nitrogen8mp-som", "fsl,imx8mp";
+ chassis-type = "laptop";
+ chosen {
+  stdout-path = &uart2;
+ };
+ memory@40000000 {
+  device_type = "memory";
+  reg = <0x0 0x40000000 0 0x80000000>;
+ };
+ bt-rfkill {
+  compatible = "net,rfkill-gpio";
+  pinctrl-names = "default";
+  pinctrl-0 = <&pinctrl_bt_rfkill>;
+  name = "bt-rfkill";
+  type = <2>;
+  reset-gpios = <&gpio3 9 1>;
+  status = "okay";
+ };
+ pcie0_refclk: pcie0-refclk {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <100000000>;
+ };
+ reg_main_5v: regulator-main-5v {
+  compatible = "regulator-fixed";
+  regulator-name = "5V";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+ };
+ reg_main_3v3: regulator-main-3v3 {
+  compatible = "regulator-fixed";
+  regulator-name = "3V3";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+ reg_main_usb: regulator-main-usb {
+  compatible = "regulator-fixed";
+  regulator-name = "USB_PWR";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  vin-supply = <&reg_main_5v>;
+ };
+ reg_main_1v8: regulator-main-1v8 {
+  compatible = "regulator-fixed";
+  regulator-name = "1V8";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  vin-supply = <&reg_main_3v3>;
+ };
+ reg_main_1v2: regulator-main-1v2 {
+  compatible = "regulator-fixed";
+  regulator-name = "1V2";
+  regulator-min-microvolt = <1200000>;
+  regulator-max-microvolt = <1200000>;
+  vin-supply = <&reg_main_5v>;
+ };
+ reg_wlan_vmmc: regulator-wlan-vmmc {
+  compatible = "regulator-fixed";
+  pinctrl-names = "default";
+  pinctrl-0 = <&pinctrl_reg_wlan_vmmc>;
+  regulator-name = "reg_wlan_vmmc";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  gpio = <&gpio2 19 0>;
+  startup-delay-us = <70000>;
+  enable-active-high;
+ };
+ reg_pcie0: regulator-pcie {
+  compatible = "regulator-fixed";
+  regulator-name = "MPCIE_3V3";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  vin-supply = <&reg_main_5v>;
+ };
+ sound {
+  compatible = "simple-audio-card";
+  status = "okay";
+  simple-audio-card,name = "tlv320aic3100";
+  simple-audio-card,format = "i2s";
+  simple-audio-card,frame-master = <&codec_dai>;
+  simple-audio-card,bitclock-master = <&codec_dai>;
+  simple-audio-card,widgets =
+   "Microphone", "Microphone Jack",
+   "Headphone", "Headphone Jack",
+   "Speaker", "Speaker";
+  simple-audio-card,routing =
+   "MIC1RP", "MICBIAS",
+   "MIC1RP", "Microphone Jack",
+   "Headphone Jack", "HPR",
+   "Speaker", "SPK";
+  cpu_dai: simple-audio-card,cpu {
+   sound-dai = <&sai2>;
+  };
+  codec_dai: simple-audio-card,codec {
+   sound-dai = <&tlv320aic3100>;
+   clocks = <&audio_blk_ctrl 5>;
+  };
+ };
+ sound-wwan {
+  compatible = "simple-audio-card";
+  simple-audio-card,name = "Modem";
+  simple-audio-card,format = "dsp_a";
+  simple-audio-card,frame-master = <&wwan_dai>;
+  simple-audio-card,bitclock-master = <&wwan_dai>;
+    simple-audio-card,bitclock-inversion = <&wwan_dai>;
+  wwan_cpu_dai: simple-audio-card,cpu {
+   sound-dai = <&sai3>;
+  };
+  wwan_dai: simple-audio-card,codec {
+   sound-dai = <&wwan_codec>;
+  };
+ };
+ wwan_codec: sound-wwan-codec {
+  compatible = "option,gtm601";
+  #sound-dai-cells = <0>;
+ };
+};
+&snvs_rtc {
+ status = "disabled";
+};
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart1>;
+ assigned-clocks = <&clk 142>;
+ assigned-clock-parents = <&clk 49>;
+ uart-has-rtscts;
+ status = "okay";
+ bluetooth {
+  compatible = "qcom,qca9377-bt";
+  enable-gpios = <&gpio3 9 0>;
+  max-speed = <3000000>;
+ };
+};
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart2>;
+ status = "okay";
+};
+&uart3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart3>;
+ assigned-clocks = <&clk 144>;
+ assigned-clock-parents = <&clk 49>;
+ status = "okay";
+};
+&uart4 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart4>;
+ assigned-clocks = <&clk 145>;
+ assigned-clock-parents = <&clk 49>;
+ status = "okay";
+};
+&usb3_0 {
+ fsl,disable-port-power-control;
+ status = "okay";
+};
+&usb3_1 {
+ fsl,disable-port-power-control;
+ status = "okay";
+};
+&usb3_phy0 {
+ status = "okay";
+};
+&usb3_phy1 {
+ status = "okay";
+};
+&usb_dwc3_0 {
+ dr_mode = "host";
+ status = "okay";
+};
+&usb_dwc3_1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_usb1_vbus>;
+ dr_mode = "host";
+ status = "okay";
+};
+&sai2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_sai2>;
+ assigned-clocks = <&clk 5>;
+ assigned-clock-parents = <&clk 39>;
+ assigned-clock-rates = <24576000>;
+ fsl,sai-mclk-direction-output;
+ #sound-dai-cells = <0>;
+ status = "okay";
+};
+&sai3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_sai3>;
+ assigned-clocks = <&clk 125>;
+ assigned-clock-parents = <&clk 38>;
+ assigned-clock-rates = <24576000>;
+ fsl,sai-mclk-direction-output;
+ #sound-dai-cells = <0>;
+ status = "okay";
+};
+&pwm1 {
+ status = "okay";
+};
+&pwm2 {
+ status = "okay";
+};
+&wdog1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_wdog>;
+ fsl,ext-reset-output;
+ timeout-sec = <7200>;
+ status = "okay";
+};
+&i2c1 {
+ clock-frequency = <400000>;
+ pinctrl-names = "default", "gpio";
+ pinctrl-0 = <&pinctrl_i2c1>;
+ pinctrl-1 = <&pinctrl_i2c1_1>;
+ scl-gpios = <&gpio5 14 (2 | 4)>;
+ sda-gpios = <&gpio5 15 (2 | 4)>;
+ status = "okay";
+ pmic: pca9450@25 {
+  reg = <0x25>;
+  compatible = "nxp,pca9450c";
+  pinctrl-0 = <&pinctrl_pmic>;
+  interrupt-parent = <&gpio1>;
+  interrupts = <3 8>;
+  regulators {
+   buck1: BUCK1 {
+    regulator-name = "BUCK1";
+    regulator-min-microvolt = <600000>;
+    regulator-max-microvolt = <2187500>;
+    regulator-boot-on;
+    regulator-always-on;
+    regulator-ramp-delay = <3125>;
+   };
+   buck2: BUCK2 {
+    regulator-name = "BUCK2";
+    regulator-min-microvolt = <600000>;
+    regulator-max-microvolt = <2187500>;
+    regulator-limit-microvolt = <1025000>;
+    regulator-boot-on;
+    regulator-always-on;
+    regulator-ramp-delay = <3125>;
+    nxp,dvs-run-voltage = <950000>;
+    nxp,dvs-standby-voltage = <850000>;
+   };
+   buck4: BUCK4 {
+    regulator-name = "BUCK4";
+    regulator-min-microvolt = <600000>;
+    regulator-max-microvolt = <3400000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   buck5: BUCK5 {
+    regulator-name = "BUCK5";
+    regulator-min-microvolt = <600000>;
+    regulator-max-microvolt = <3400000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   buck6: BUCK6 {
+    regulator-name = "BUCK6";
+    regulator-min-microvolt = <600000>;
+    regulator-max-microvolt = <3400000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   ldo1: LDO1 {
+    regulator-name = "LDO1";
+    regulator-min-microvolt = <1600000>;
+    regulator-max-microvolt = <3300000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   ldo2: LDO2 {
+    regulator-name = "LDO2";
+    regulator-min-microvolt = <800000>;
+    regulator-max-microvolt = <1150000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   ldo3: LDO3 {
+    regulator-name = "LDO3";
+    regulator-min-microvolt = <800000>;
+    regulator-max-microvolt = <3300000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   ldo4: LDO4 {
+    regulator-name = "LDO4";
+    regulator-min-microvolt = <800000>;
+    regulator-max-microvolt = <3300000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+   ldo5: LDO5 {
+    regulator-name = "LDO5";
+    regulator-min-microvolt = <1800000>;
+    regulator-max-microvolt = <3300000>;
+    regulator-boot-on;
+    regulator-always-on;
+   };
+  };
+ };
+};
+&A53_0 {
+ cpu-supply = <&buck2>;
+};
+&A53_1 {
+ cpu-supply = <&buck2>;
+};
+&A53_2 {
+ cpu-supply = <&buck2>;
+};
+&A53_3 {
+ cpu-supply = <&buck2>;
+};
+&i2c2 {
+ clock-frequency = <100000>;
+ pinctrl-names = "default", "gpio";
+ pinctrl-0 = <&pinctrl_i2c2>;
+ pinctrl-1 = <&pinctrl_i2c2_1>;
+ scl-gpios = <&gpio5 16 (2 | 4)>;
+ sda-gpios = <&gpio5 17 (2 | 4)>;
+ status = "okay";
+};
+&i2c3 {
+ clock-frequency = <100000>;
+ pinctrl-names = "default", "gpio";
+ pinctrl-0 = <&pinctrl_i2c3>;
+ pinctrl-1 = <&pinctrl_i2c3_1>;
+ scl-gpios = <&gpio5 18 (2 | 4)>;
+ sda-gpios = <&gpio5 19 (2 | 4)>;
+ status = "okay";
+ tlv320aic3100: codec@18 {
+  compatible = "ti,tlv320aic3100";
+  reg = <0x18>;
+  #sound-dai-cells = <0>;
+  clocks = <&audio_blk_ctrl 5>;
+  clock-names = "mclk";
+  ai31xx-micbias-vg = <2>;
+  HPVDD-supply = <&reg_main_3v3>;
+  SPRVDD-supply = <&reg_main_5v>;
+  SPLVDD-supply = <&reg_main_5v>;
+  AVDD-supply = <&reg_main_3v3>;
+  IOVDD-supply = <&reg_main_3v3>;
+  DVDD-supply = <&reg_main_1v8>;
+  status = "okay";
+ };
+ rtc@68 {
+  compatible = "nxp,pcf8523";
+  reg = <0x68>;
+ };
+};
+&i2c4 {
+ clock-frequency = <100000>;
+ pinctrl-names = "default", "gpio";
+ pinctrl-0 = <&pinctrl_i2c4>;
+ pinctrl-1 = <&pinctrl_i2c4_1>;
+ scl-gpios = <&gpio5 20 (2 | 4)>;
+ sda-gpios = <&gpio5 21 (2 | 4)>;
+ status = "disabled";
+};
+&mipi_dsi {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ samsung,burst-clock-frequency = <972000000>;
+ samsung,esc-clock-frequency = <48000000>;
+ status = "okay";
+ panel@0 {
+  compatible = "jdi,lt070me05000";
+  reg = <0>;
+  pinctrl = <&pinctrl_panel>;
+  enable-gpios = <&gpio1 7 0>;
+  burst-mode;
+  port {
+   panel_in: endpoint {
+    remote-endpoint = <&mipi_dsi_out>;
+   };
+  };
+ };
+ ports {
+  port@1 {
+   reg = <1>;
+   mipi_dsi_out: endpoint {
+    remote-endpoint = <&panel_in>;
+   };
+  };
+ };
+};
+&lcdif1 {
+ status = "okay";
+};
+&lcdif3 {
+ status = "okay";
+};
+&hdmi_pvi {
+ status = "okay";
+};
+&hdmi_tx {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_hdmi>;
+ status = "okay";
+};
+&hdmi_tx_phy {
+ status = "okay";
+};
+&ecspi2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_ecspi2>;
+ cs-gpios = <&gpio5 13 1>;
+ status = "okay";
+ spidev@0 {
+  compatible = "mntre,lpc11u24";
+  spi-max-frequency = <1000000>;
+  reg = <0>;
+ };
+};
+&eqos {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_eqos>;
+ phy-mode = "rgmii-id";
+ phy-handle = <&ethphy0>;
+ status = "okay";
+ mdio {
+  compatible = "snps,dwmac-mdio";
+  #address-cells = <1>;
+  #size-cells = <0>;
+  ethphy0: ethernet-phy {
+   compatible = "ethernet-phy-ieee802.3-c22";
+   at803x,hib-disabled;
+   eee-broken-1000t;
+   interrupts-extended = <&gpio3 14 8>;
+   reg-mask = <0x90>;
+  };
+ };
+};
+&usdhc1 {
+ assigned-clocks = <&clk 257>;
+ assigned-clock-rates = <400000000>;
+ bus-width = <4>;
+ cd-gpios = <&gpio2 11 1>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
+ pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
+ pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+ status = "okay";
+ vmmc-supply = <&reg_main_3v3>;
+ vqmmc-supply = <&reg_main_3v3>;
+};
+&usdhc2 {
+ bus-width = <4>;
+ keep-power-in-suspend;
+ no-sd-uhs-sdr104;
+ non-removable;
+ pinctrl-names = "default", "state_100mhz", "state_200mhz";
+ pinctrl-0 = <&pinctrl_usdhc2>;
+ pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+ pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+ pm-ignore-notify;
+ status = "okay";
+ vmmc-supply = <&reg_wlan_vmmc>;
+ vqmmc-1-8-v;
+ vqmmc-supply = <&reg_main_1v8>;
+};
+&usdhc3 {
+ bus-width = <8>;
+ non-removable;
+ pinctrl-names = "default", "state_100mhz", "state_200mhz";
+ pinctrl-0 = <&pinctrl_usdhc3>;
+ pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+ pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+ vmmc-supply = <&reg_main_3v3>;
+ vqmmc-1-8-v;
+ vqmmc-supply = <&reg_main_1v8>;
+ status = "okay";
+};
+&pcie_phy {
+ fsl,refclk-pad-mode = <2>;
+ clocks = <&hsio_blk_ctrl>;
+ phy-supply = <&reg_pcie0>;
+ clock-names = "ref";
+ status = "okay";
+ fsl,clkreq-unsupported;
+};
+&pcie {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie>;
+ reset-gpio = <&gpio1 11 1>;
+ clocks = <&clk 268>,
+   <&clk 217>,
+   <&clk 311>;
+ clock-names = "pcie", "pcie_aux", "pcie_bus";
+ assigned-clocks = <&clk 120>;
+ assigned-clock-rates = <10000000>;
+ assigned-clock-parents = <&clk 57>;
+ vpcie-supply = <&reg_pcie0>;
+ vph-supply = <&reg_pcie0>;
+ status = "okay";
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2-hdmi.dts b/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2-hdmi.dts
new file mode 100644
index 000000000..0b4e3d423
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2-hdmi.dts
@@ -0,0 +1,2350 @@
+/dts-v1/;
+/ {
+ interrupt-parent = <&gpc>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+ aliases {
+  ethernet0 = &fec1;
+  gpio0 = &gpio1;
+  gpio1 = &gpio2;
+  gpio2 = &gpio3;
+  gpio3 = &gpio4;
+  gpio4 = &gpio5;
+  i2c0 = &i2c1;
+  i2c1 = &i2c2;
+  i2c2 = &i2c3;
+  i2c3 = &i2c4;
+  mmc0 = &usdhc1;
+  mmc1 = &usdhc2;
+  serial0 = &uart1;
+  serial1 = &uart2;
+  serial2 = &uart3;
+  serial3 = &uart4;
+  spi0 = &ecspi1;
+  spi1 = &ecspi2;
+  spi2 = &ecspi3;
+ };
+ ckil: clock-ckil {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <32768>;
+  clock-output-names = "ckil";
+ };
+ osc_25m: clock-osc-25m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <25000000>;
+  clock-output-names = "osc_25m";
+ };
+ osc_27m: clock-osc-27m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <27000000>;
+  clock-output-names = "osc_27m";
+ };
+ hdmi_phy_27m: clock-hdmi-phy-27m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <27000000>;
+  clock-output-names = "hdmi_phy_27m";
+ };
+ clk_ext1: clock-ext1 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext1";
+ };
+ clk_ext2: clock-ext2 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext2";
+ };
+ clk_ext3: clock-ext3 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext3";
+ };
+ clk_ext4: clock-ext4 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext4";
+ };
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  A53_0: cpu@0 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x0>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+   nvmem-cells = <&cpu_speed_grade>;
+   nvmem-cell-names = "speed_grade";
+  };
+  A53_1: cpu@1 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x1>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_2: cpu@2 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x2>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_3: cpu@3 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x3>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_L2: l2-cache0 {
+   compatible = "cache";
+   cache-level = <2>;
+   cache-unified;
+   cache-size = <0x100000>;
+   cache-line-size = <64>;
+   cache-sets = <1024>;
+  };
+ };
+ a53_opp_table: opp-table {
+  compatible = "operating-points-v2";
+  opp-shared;
+  opp-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <900000>;
+   opp-supported-hw = <0xf>, <0x4>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <900000>;
+   opp-supported-hw = <0xe>, <0x3>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1300000000 {
+   opp-hz = /bits/ 64 <1300000000>;
+   opp-microvolt = <1000000>;
+   opp-supported-hw = <0xc>, <0x4>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1500000000 {
+   opp-hz = /bits/ 64 <1500000000>;
+   opp-microvolt = <1000000>;
+   opp-supported-hw = <0x8>, <0x3>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+ };
+ pmu {
+  compatible = "arm,cortex-a53-pmu";
+  interrupts = <1 7 4>;
+  interrupt-parent = <&gic>;
+ };
+ psci {
+  compatible = "arm,psci-1.0";
+  method = "smc";
+ };
+ thermal-zones {
+  cpu_thermal: cpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 0>;
+   trips {
+    cpu_alert: cpu-alert {
+     temperature = <80000>;
+     hysteresis = <2000>;
+     type = "passive";
+    };
+    cpu-crit {
+     temperature = <90000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+   cooling-maps {
+    map0 {
+     trip = <&cpu_alert>;
+     cooling-device =
+      <&A53_0 (~0) (~0)>,
+      <&A53_1 (~0) (~0)>,
+      <&A53_2 (~0) (~0)>,
+      <&A53_3 (~0) (~0)>;
+    };
+   };
+  };
+  gpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 1>;
+   trips {
+    gpu_alert: gpu-alert {
+     temperature = <80000>;
+     hysteresis = <2000>;
+     type = "passive";
+    };
+    gpu-crit {
+     temperature = <90000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+   cooling-maps {
+    map0 {
+     trip = <&gpu_alert>;
+     cooling-device =
+      <&gpu (~0) (~0)>;
+    };
+   };
+  };
+  vpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 2>;
+   trips {
+    vpu-crit {
+     temperature = <90000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+  };
+ };
+ timer {
+  compatible = "arm,armv8-timer";
+  interrupts = <1 13 8>,
+               <1 14 8>,
+               <1 11 8>,
+               <1 10 8>;
+  interrupt-parent = <&gic>;
+  arm,no-tick-in-suspend;
+ };
+ soc: soc@0 {
+  compatible = "fsl,imx8mq-soc", "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0 0x0 0x0 0x3e000000>;
+  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
+  nvmem-cells = <&imx8mq_uid>;
+  nvmem-cell-names = "soc_unique_id";
+  etm0: etm@28440000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28440000 0x1000>;
+   cpu = <&A53_0>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm0_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port0>;
+     };
+    };
+   };
+  };
+  etm1: etm@28540000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28540000 0x1000>;
+   cpu = <&A53_1>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm1_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port1>;
+     };
+    };
+   };
+  };
+  etm2: etm@28640000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28640000 0x1000>;
+   cpu = <&A53_2>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm2_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port2>;
+     };
+    };
+   };
+  };
+  etm3: etm@28740000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28740000 0x1000>;
+   cpu = <&A53_3>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm3_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port3>;
+     };
+    };
+   };
+  };
+  funnel {
+   compatible = "arm,coresight-static-funnel";
+   in-ports {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    port@0 {
+     reg = <0>;
+     ca_funnel_in_port0: endpoint {
+      remote-endpoint = <&etm0_out_port>;
+     };
+    };
+    port@1 {
+     reg = <1>;
+     ca_funnel_in_port1: endpoint {
+      remote-endpoint = <&etm1_out_port>;
+     };
+    };
+    port@2 {
+     reg = <2>;
+     ca_funnel_in_port2: endpoint {
+      remote-endpoint = <&etm2_out_port>;
+     };
+    };
+    port@3 {
+     reg = <3>;
+     ca_funnel_in_port3: endpoint {
+      remote-endpoint = <&etm3_out_port>;
+     };
+    };
+   };
+   out-ports {
+    port {
+     ca_funnel_out_port0: endpoint {
+      remote-endpoint = <&hugo_funnel_in_port0>;
+     };
+    };
+   };
+  };
+  funnel@28c03000 {
+   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
+   reg = <0x28c03000 0x1000>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   in-ports {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    port@0 {
+     reg = <0>;
+     hugo_funnel_in_port0: endpoint {
+      remote-endpoint = <&ca_funnel_out_port0>;
+     };
+    };
+    port@1 {
+     reg = <1>;
+     hugo_funnel_in_port1: endpoint {
+     };
+    };
+   };
+   out-ports {
+    port {
+     hugo_funnel_out_port0: endpoint {
+      remote-endpoint = <&etf_in_port>;
+     };
+    };
+   };
+  };
+  etf@28c04000 {
+   compatible = "arm,coresight-tmc", "arm,primecell";
+   reg = <0x28c04000 0x1000>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   in-ports {
+    port {
+     etf_in_port: endpoint {
+      remote-endpoint = <&hugo_funnel_out_port0>;
+     };
+    };
+   };
+   out-ports {
+    port {
+     etf_out_port: endpoint {
+      remote-endpoint = <&etr_in_port>;
+     };
+    };
+   };
+  };
+  etr@28c06000 {
+   compatible = "arm,coresight-tmc", "arm,primecell";
+   reg = <0x28c06000 0x1000>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   in-ports {
+    port {
+     etr_in_port: endpoint {
+      remote-endpoint = <&etf_out_port>;
+     };
+    };
+   };
+  };
+  aips1: bus@30000000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30000000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x30000000 0x30000000 0x400000>;
+   sai1: sai@30010000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30010000 0x10000>;
+    interrupts = <0 95 4>;
+    clocks = <&clk 238>,
+             <&clk 196>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 8 24 0>, <&sdma1 9 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai6: sai@30030000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30030000 0x10000>;
+    interrupts = <0 90 4>;
+    clocks = <&clk 243>,
+             <&clk 201>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 4 24 0>, <&sdma2 5 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai5: sai@30040000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30040000 0x10000>;
+    interrupts = <0 90 4>;
+    clocks = <&clk 242>,
+             <&clk 200>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 2 24 0>, <&sdma2 3 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai4: sai@30050000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30050000 0x10000>;
+    interrupts = <0 100 4>;
+    clocks = <&clk 241>,
+             <&clk 199>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 0 24 0>, <&sdma2 1 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   gpio1: gpio@30200000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30200000 0x10000>;
+    interrupts = <0 64 4>,
+                 <0 65 4>;
+    clocks = <&clk 259>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 10 30>;
+   };
+   gpio2: gpio@30210000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30210000 0x10000>;
+    interrupts = <0 66 4>,
+                 <0 67 4>;
+    clocks = <&clk 260>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 40 21>;
+   };
+   gpio3: gpio@30220000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30220000 0x10000>;
+    interrupts = <0 68 4>,
+                 <0 69 4>;
+    clocks = <&clk 261>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 61 26>;
+   };
+   gpio4: gpio@30230000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30230000 0x10000>;
+    interrupts = <0 70 4>,
+                 <0 71 4>;
+    clocks = <&clk 262>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 87 32>;
+   };
+   gpio5: gpio@30240000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30240000 0x10000>;
+    interrupts = <0 72 4>,
+                 <0 73 4>;
+    clocks = <&clk 263>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 119 30>;
+   };
+   tmu: tmu@30260000 {
+    compatible = "fsl,imx8mq-tmu";
+    reg = <0x30260000 0x10000>;
+    interrupts = <0 49 4>;
+    clocks = <&clk 246>;
+    little-endian;
+    fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x70061>;
+    fsl,tmu-calibration = <0x00000000 0x00000023>,
+            <0x00000001 0x00000029>,
+            <0x00000002 0x0000002f>,
+            <0x00000003 0x00000035>,
+            <0x00000004 0x0000003d>,
+            <0x00000005 0x00000043>,
+            <0x00000006 0x0000004b>,
+            <0x00000007 0x00000051>,
+            <0x00000008 0x00000057>,
+            <0x00000009 0x0000005f>,
+            <0x0000000a 0x00000067>,
+            <0x0000000b 0x0000006f>,
+            <0x00010000 0x0000001b>,
+            <0x00010001 0x00000023>,
+            <0x00010002 0x0000002b>,
+            <0x00010003 0x00000033>,
+            <0x00010004 0x0000003b>,
+            <0x00010005 0x00000043>,
+            <0x00010006 0x0000004b>,
+            <0x00010007 0x00000055>,
+            <0x00010008 0x0000005d>,
+            <0x00010009 0x00000067>,
+            <0x0001000a 0x00000070>,
+            <0x00020000 0x00000017>,
+            <0x00020001 0x00000023>,
+            <0x00020002 0x0000002d>,
+            <0x00020003 0x00000037>,
+            <0x00020004 0x00000041>,
+            <0x00020005 0x0000004b>,
+            <0x00020006 0x00000057>,
+            <0x00020007 0x00000063>,
+            <0x00020008 0x0000006f>,
+            <0x00030000 0x00000015>,
+            <0x00030001 0x00000021>,
+            <0x00030002 0x0000002d>,
+            <0x00030003 0x00000039>,
+            <0x00030004 0x00000045>,
+            <0x00030005 0x00000053>,
+            <0x00030006 0x0000005f>,
+            <0x00030007 0x00000071>;
+    #thermal-sensor-cells = <1>;
+   };
+   wdog1: watchdog@30280000 {
+    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
+    reg = <0x30280000 0x10000>;
+    interrupts = <0 78 4>;
+    clocks = <&clk 212>;
+    status = "disabled";
+   };
+   wdog2: watchdog@30290000 {
+    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
+    reg = <0x30290000 0x10000>;
+    interrupts = <0 79 4>;
+    clocks = <&clk 213>;
+    status = "disabled";
+   };
+   wdog3: watchdog@302a0000 {
+    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
+    reg = <0x302a0000 0x10000>;
+    interrupts = <0 10 4>;
+    clocks = <&clk 214>;
+    status = "disabled";
+   };
+   sdma2: dma-controller@302c0000 {
+    compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma";
+    reg = <0x302c0000 0x10000>;
+    interrupts = <0 103 4>;
+    clocks = <&clk 228>,
+      <&clk 228>;
+    clock-names = "ipg", "ahb";
+    #dma-cells = <3>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   lcdif: lcd-controller@30320000 {
+    compatible = "fsl,imx8mq-lcdif", "fsl,imx6sx-lcdif";
+    reg = <0x30320000 0x10000>;
+    interrupts = <0 5 4>;
+    clocks = <&clk 128>,
+      <&clk 248>,
+      <&clk 247>;
+    clock-names = "pix", "axi", "disp_axi";
+    assigned-clocks = <&clk 33>,
+        <&clk 36>,
+        <&clk 128>,
+        <&clk 35>;
+    assigned-clock-parents = <&clk 2>,
+        <&clk 35>,
+        <&clk 37>;
+    assigned-clock-rates = <0>, <0>, <0>, <594000000>;
+    status = "disabled";
+    port {
+     lcdif_mipi_dsi: endpoint {
+      remote-endpoint = <&mipi_dsi_lcdif_in>;
+     };
+    };
+   };
+   iomuxc: pinctrl@30330000 {
+    compatible = "fsl,imx8mq-iomuxc";
+    reg = <0x30330000 0x10000>;
+   };
+   iomuxc_gpr: syscon@30340000 {
+    compatible = "fsl,imx8mq-iomuxc-gpr", "syscon", "simple-mfd";
+    reg = <0x30340000 0x10000>;
+    mux: mux-controller {
+     compatible = "mmio-mux";
+     #mux-control-cells = <1>;
+     mux-reg-masks = <0x34 0x00000004>;
+    };
+   };
+   ocotp: efuse@30350000 {
+    compatible = "fsl,imx8mq-ocotp", "syscon";
+    reg = <0x30350000 0x10000>;
+    clocks = <&clk 250>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    imx8mq_uid: soc-uid@4 {
+     reg = <0x4 0x8>;
+    };
+    cpu_speed_grade: speed-grade@10 {
+     reg = <0x10 4>;
+    };
+    fec_mac_address: mac-address@90 {
+     reg = <0x90 6>;
+    };
+   };
+   anatop: clock-controller@30360000 {
+    compatible = "fsl,imx8mq-anatop";
+    reg = <0x30360000 0x10000>;
+    interrupts = <0 49 4>;
+    #clock-cells = <1>;
+   };
+   snvs: snvs@30370000 {
+    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
+    reg = <0x30370000 0x10000>;
+    snvs_rtc: snvs-rtc-lp {
+     compatible = "fsl,sec-v4.0-mon-rtc-lp";
+     regmap = <&snvs>;
+     offset = <0x34>;
+     interrupts = <0 19 4>,
+      <0 20 4>;
+     clocks = <&clk 264>;
+     clock-names = "snvs-rtc";
+    };
+    snvs_pwrkey: snvs-powerkey {
+     compatible = "fsl,sec-v4.0-pwrkey";
+     regmap = <&snvs>;
+     interrupts = <0 4 4>;
+     clocks = <&clk 264>;
+     clock-names = "snvs-pwrkey";
+     linux,keycode = <116>;
+     wakeup-source;
+     status = "disabled";
+    };
+   };
+   clk: clock-controller@30380000 {
+    compatible = "fsl,imx8mq-ccm";
+    reg = <0x30380000 0x10000>;
+    interrupts = <0 85 4>,
+                 <0 86 4>;
+    #clock-cells = <1>;
+    clocks = <&ckil>, <&osc_25m>, <&osc_27m>,
+             <&clk_ext1>, <&clk_ext2>,
+             <&clk_ext3>, <&clk_ext4>;
+    clock-names = "ckil", "osc_25m", "osc_27m",
+                  "clk_ext1", "clk_ext2",
+                  "clk_ext3", "clk_ext4";
+    assigned-clocks = <&clk 88>,
+        <&clk 289>,
+        <&clk 113>,
+        <&clk 117>,
+        <&clk 26>,
+        <&clk 31>,
+        <&clk 25>,
+        <&clk 30>;
+    assigned-clock-rates = <0>, <0>,
+             <800000000>,
+             <0>,
+             <0>,
+             <0>,
+             <786432000>,
+             <722534400>;
+    assigned-clock-parents = <&clk 78>,
+        <&clk 12>,
+        <0>,
+        <&clk 86>,
+        <&clk 25>,
+        <&clk 30>;
+   };
+   src: reset-controller@30390000 {
+    compatible = "fsl,imx8mq-src", "syscon";
+    reg = <0x30390000 0x10000>;
+    interrupts = <0 89 4>;
+    #reset-cells = <1>;
+   };
+   gpc: gpc@303a0000 {
+    compatible = "fsl,imx8mq-gpc";
+    reg = <0x303a0000 0x10000>;
+    interrupts = <0 87 4>;
+    interrupt-parent = <&gic>;
+    interrupt-controller;
+    #interrupt-cells = <3>;
+    pgc {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     pgc_mipi: power-domain@0 {
+      #power-domain-cells = <0>;
+      reg = <0>;
+     };
+     pgc_pcie: power-domain@1 {
+      #power-domain-cells = <0>;
+      reg = <1>;
+      power-domains = <&pgc_pcie2>;
+     };
+     pgc_otg1: power-domain@2 {
+      #power-domain-cells = <0>;
+      reg = <2>;
+     };
+     pgc_otg2: power-domain@3 {
+      #power-domain-cells = <0>;
+      reg = <3>;
+     };
+     pgc_ddr1: power-domain@4 {
+      #power-domain-cells = <0>;
+      reg = <4>;
+     };
+     pgc_gpu: power-domain@5 {
+      #power-domain-cells = <0>;
+      reg = <5>;
+      clocks = <&clk 215>,
+               <&clk 102>,
+        <&clk 111>,
+               <&clk 112>;
+     };
+     pgc_vpu: power-domain@6 {
+      #power-domain-cells = <0>;
+      reg = <6>;
+      clocks = <&clk 223>,
+        <&clk 229>,
+        <&clk 230>;
+      assigned-clocks = <&clk 120>,
+          <&clk 121>,
+          <&clk 106>,
+          <&clk 21>;
+      assigned-clock-parents = <&clk 22>,
+          <&clk 22>,
+          <&clk 78>,
+          <&clk 20>;
+      assigned-clock-rates = <600000000>,
+               <300000000>,
+               <800000000>,
+               <0>;
+     };
+     pgc_disp: power-domain@7 {
+      #power-domain-cells = <0>;
+      reg = <7>;
+     };
+     pgc_mipi_csi1: power-domain@8 {
+      #power-domain-cells = <0>;
+      reg = <8>;
+     };
+     pgc_mipi_csi2: power-domain@9 {
+      #power-domain-cells = <0>;
+      reg = <9>;
+     };
+     pgc_pcie2: power-domain@a {
+      #power-domain-cells = <0>;
+      reg = <10>;
+     };
+    };
+   };
+  };
+  aips2: bus@30400000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30400000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x30400000 0x30400000 0x400000>;
+   pwm1: pwm@30660000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30660000 0x10000>;
+    interrupts = <0 81 4>;
+    clocks = <&clk 191>,
+             <&clk 191>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm2: pwm@30670000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30670000 0x10000>;
+    interrupts = <0 82 4>;
+    clocks = <&clk 192>,
+             <&clk 192>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm3: pwm@30680000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30680000 0x10000>;
+    interrupts = <0 83 4>;
+    clocks = <&clk 193>,
+             <&clk 193>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm4: pwm@30690000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30690000 0x10000>;
+    interrupts = <0 84 4>;
+    clocks = <&clk 194>,
+             <&clk 194>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   system_counter: timer@306a0000 {
+    compatible = "nxp,sysctr-timer";
+    reg = <0x306a0000 0x20000>;
+    interrupts = <0 47 4>;
+    clocks = <&osc_25m>;
+    clock-names = "per";
+   };
+  };
+  aips3: bus@30800000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30800000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x30800000 0x30800000 0x400000>,
+     <0x08000000 0x08000000 0x10000000>;
+   spdif1: spdif@30810000 {
+    compatible = "fsl,imx35-spdif";
+    reg = <0x30810000 0x10000>;
+    interrupts = <0 6 4>;
+    clocks = <&clk 236>,
+     <&clk 2>,
+     <&clk 135>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 236>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>;
+    clock-names = "core", "rxtx0",
+           "rxtx1", "rxtx2",
+           "rxtx3", "rxtx4",
+           "rxtx5", "rxtx6",
+           "rxtx7", "spba";
+    dmas = <&sdma1 8 18 0>, <&sdma1 9 18 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   ecspi1: spi@30820000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
+    reg = <0x30820000 0x10000>;
+    interrupts = <0 31 4>;
+    clocks = <&clk 179>,
+      <&clk 179>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   ecspi2: spi@30830000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
+    reg = <0x30830000 0x10000>;
+    interrupts = <0 32 4>;
+    clocks = <&clk 180>,
+      <&clk 180>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   ecspi3: spi@30840000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
+    reg = <0x30840000 0x10000>;
+    interrupts = <0 33 4>;
+    clocks = <&clk 181>,
+      <&clk 181>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   uart1: serial@30860000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30860000 0x10000>;
+    interrupts = <0 26 4>;
+    clocks = <&clk 202>,
+             <&clk 202>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   uart3: serial@30880000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30880000 0x10000>;
+    interrupts = <0 28 4>;
+    clocks = <&clk 204>,
+             <&clk 204>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   uart2: serial@30890000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30890000 0x10000>;
+    interrupts = <0 27 4>;
+    clocks = <&clk 203>,
+             <&clk 203>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 24 4 0>, <&sdma1 25 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   spdif2: spdif@308a0000 {
+    compatible = "fsl,imx35-spdif";
+    reg = <0x308a0000 0x10000>;
+    interrupts = <0 13 4>;
+    clocks = <&clk 236>,
+     <&clk 2>,
+     <&clk 136>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 236>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>;
+    clock-names = "core", "rxtx0",
+           "rxtx1", "rxtx2",
+           "rxtx3", "rxtx4",
+           "rxtx5", "rxtx6",
+           "rxtx7", "spba";
+    dmas = <&sdma1 16 18 0>, <&sdma1 17 18 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai2: sai@308b0000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x308b0000 0x10000>;
+    interrupts = <0 96 4>;
+    clocks = <&clk 239>,
+      <&clk 197>,
+      <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma1 10 24 0>, <&sdma1 11 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai3: sai@308c0000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x308c0000 0x10000>;
+    interrupts = <0 50 4>;
+    clocks = <&clk 240>,
+             <&clk 198>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma1 12 24 0>, <&sdma1 13 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   crypto: crypto@30900000 {
+    compatible = "fsl,sec-v4.0";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    reg = <0x30900000 0x40000>;
+    ranges = <0 0x30900000 0x40000>;
+    interrupts = <0 91 4>;
+    clocks = <&clk 116>,
+      <&clk 236>;
+    clock-names = "aclk", "ipg";
+    sec_jr0: jr@1000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x1000 0x1000>;
+     interrupts = <0 105 4>;
+     status = "disabled";
+    };
+    sec_jr1: jr@2000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x2000 0x1000>;
+     interrupts = <0 106 4>;
+    };
+    sec_jr2: jr@3000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x3000 0x1000>;
+     interrupts = <0 114 4>;
+    };
+   };
+   mipi_dsi: dsi@30a00000 {
+    compatible = "fsl,imx8mq-nwl-dsi";
+    reg = <0x30a00000 0x300>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    clocks = <&clk 163>,
+      <&clk 244>,
+      <&clk 245>,
+      <&clk 164>,
+      <&clk 128>;
+    clock-names = "core", "rx_esc", "tx_esc", "phy_ref", "lcdif";
+    assigned-clocks = <&clk 244>,
+        <&clk 163>,
+        <&clk 245>;
+    assigned-clock-parents = <&clk 71>,
+        <&clk 76>;
+    assigned-clock-rates = <80000000>, <266000000>, <20000000>;
+    interrupts = <0 34 4>;
+    mux-controls = <&mux 0>;
+    power-domains = <&pgc_mipi>;
+    phys = <&dphy>;
+    phy-names = "dphy";
+    resets = <&src 21>,
+      <&src 23>,
+      <&src 24>,
+      <&src 25>;
+    reset-names = "byte", "dpi", "esc", "pclk";
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      #address-cells = <1>;
+      #size-cells = <0>;
+      mipi_dsi_lcdif_in: endpoint@0 {
+       reg = <0>;
+       remote-endpoint = <&lcdif_mipi_dsi>;
+      };
+     };
+    };
+   };
+   dphy: dphy@30a00300 {
+    compatible = "fsl,imx8mq-mipi-dphy";
+    reg = <0x30a00300 0x100>;
+    clocks = <&clk 164>;
+    clock-names = "phy_ref";
+    assigned-clocks = <&clk 33>,
+        <&clk 36>,
+        <&clk 164>,
+        <&clk 35>;
+    assigned-clock-parents = <&clk 2>,
+        <&clk 35>,
+        <&clk 37>;
+    assigned-clock-rates = <0>, <0>, <24000000>, <594000000>;
+    #phy-cells = <0>;
+    power-domains = <&pgc_mipi>;
+    status = "disabled";
+   };
+   i2c1: i2c@30a20000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a20000 0x10000>;
+    interrupts = <0 35 4>;
+    clocks = <&clk 184>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   i2c2: i2c@30a30000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a30000 0x10000>;
+    interrupts = <0 36 4>;
+    clocks = <&clk 185>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   i2c3: i2c@30a40000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a40000 0x10000>;
+    interrupts = <0 37 4>;
+    clocks = <&clk 186>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   i2c4: i2c@30a50000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a50000 0x10000>;
+    interrupts = <0 38 4>;
+    clocks = <&clk 187>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   uart4: serial@30a60000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30a60000 0x10000>;
+    interrupts = <0 29 4>;
+    clocks = <&clk 205>,
+             <&clk 205>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   mipi_csi1: csi@30a70000 {
+    compatible = "fsl,imx8mq-mipi-csi2";
+    reg = <0x30a70000 0x1000>;
+    clocks = <&clk 167>,
+       <&clk 169>,
+       <&clk 168>;
+    clock-names = "core", "esc", "ui";
+    assigned-clocks = <&clk 167>,
+        <&clk 168>,
+        <&clk 169>;
+    assigned-clock-rates = <266000000>, <333000000>, <66000000>;
+    assigned-clock-parents = <&clk 76>,
+     <&clk 87>,
+     <&clk 78>;
+    power-domains = <&pgc_mipi_csi1>;
+    resets = <&src 38>,
+      <&src 39>,
+      <&src 40>;
+    fsl,mipi-phy-gpr = <&iomuxc_gpr 0x88>;
+    interconnects = <&noc 14 &noc 2>;
+    interconnect-names = "dram";
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@1 {
+      reg = <1>;
+      csi1_mipi_ep: endpoint {
+       remote-endpoint = <&csi1_ep>;
+      };
+     };
+    };
+   };
+   csi1: csi@30a90000 {
+    compatible = "fsl,imx8mq-csi";
+    reg = <0x30a90000 0x10000>;
+    interrupts = <0 42 4>;
+    clocks = <&clk 224>;
+    clock-names = "mclk";
+    status = "disabled";
+    port {
+     csi1_ep: endpoint {
+      remote-endpoint = <&csi1_mipi_ep>;
+     };
+    };
+   };
+   mipi_csi2: csi@30b60000 {
+    compatible = "fsl,imx8mq-mipi-csi2";
+    reg = <0x30b60000 0x1000>;
+    clocks = <&clk 170>,
+       <&clk 172>,
+       <&clk 171>;
+    clock-names = "core", "esc", "ui";
+    assigned-clocks = <&clk 170>,
+        <&clk 171>,
+        <&clk 172>;
+    assigned-clock-rates = <266000000>, <333000000>, <66000000>;
+    assigned-clock-parents = <&clk 76>,
+     <&clk 87>,
+     <&clk 78>;
+    power-domains = <&pgc_mipi_csi2>;
+    resets = <&src 41>,
+      <&src 42>,
+      <&src 43>;
+    fsl,mipi-phy-gpr = <&iomuxc_gpr 0xa4>;
+    interconnects = <&noc 15 &noc 2>;
+    interconnect-names = "dram";
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@1 {
+      reg = <1>;
+      csi2_mipi_ep: endpoint {
+       remote-endpoint = <&csi2_ep>;
+      };
+     };
+    };
+   };
+   csi2: csi@30b80000 {
+    compatible = "fsl,imx8mq-csi";
+    reg = <0x30b80000 0x10000>;
+    interrupts = <0 43 4>;
+    clocks = <&clk 225>;
+    clock-names = "mclk";
+    status = "disabled";
+    port {
+     csi2_ep: endpoint {
+      remote-endpoint = <&csi2_mipi_ep>;
+     };
+    };
+   };
+   mu: mailbox@30aa0000 {
+    compatible = "fsl,imx8mq-mu", "fsl,imx6sx-mu";
+    reg = <0x30aa0000 0x10000>;
+    interrupts = <0 88 4>;
+    clocks = <&clk 253>;
+    #mbox-cells = <2>;
+   };
+   usdhc1: mmc@30b40000 {
+    compatible = "fsl,imx8mq-usdhc",
+                 "fsl,imx7d-usdhc";
+    reg = <0x30b40000 0x10000>;
+    interrupts = <0 22 4>;
+    clocks = <&clk 236>,
+             <&clk 105>,
+             <&clk 210>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   usdhc2: mmc@30b50000 {
+    compatible = "fsl,imx8mq-usdhc",
+                 "fsl,imx7d-usdhc";
+    reg = <0x30b50000 0x10000>;
+    interrupts = <0 23 4>;
+    clocks = <&clk 236>,
+             <&clk 105>,
+             <&clk 211>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   qspi0: spi@30bb0000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-qspi", "fsl,imx7d-qspi";
+    reg = <0x30bb0000 0x10000>,
+          <0x08000000 0x10000000>;
+    reg-names = "QuadSPI", "QuadSPI-memory";
+    interrupts = <0 107 4>;
+    clocks = <&clk 195>,
+      <&clk 195>;
+    clock-names = "qspi_en", "qspi";
+    status = "disabled";
+   };
+   sdma1: dma-controller@30bd0000 {
+    compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma";
+    reg = <0x30bd0000 0x10000>;
+    interrupts = <0 2 4>;
+    clocks = <&clk 227>,
+      <&clk 116>;
+    clock-names = "ipg", "ahb";
+    #dma-cells = <3>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   fec1: ethernet@30be0000 {
+    compatible = "fsl,imx8mq-fec", "fsl,imx6sx-fec";
+    reg = <0x30be0000 0x10000>;
+    interrupts = <0 118 4>,
+                 <0 119 4>,
+          <0 120 4>,
+          <0 121 4>;
+    clocks = <&clk 182>,
+             <&clk 182>,
+             <&clk 138>,
+             <&clk 137>,
+             <&clk 139>;
+    clock-names = "ipg", "ahb", "ptp",
+                  "enet_clk_ref", "enet_out";
+    assigned-clocks = <&clk 104>,
+        <&clk 138>,
+        <&clk 137>,
+        <&clk 139>;
+    assigned-clock-parents = <&clk 76>,
+        <&clk 80>,
+        <&clk 81>,
+        <&clk 79>;
+    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
+    fsl,num-tx-queues = <3>;
+    fsl,num-rx-queues = <3>;
+    nvmem-cells = <&fec_mac_address>;
+    nvmem-cell-names = "mac-address";
+    fsl,stop-mode = <&iomuxc_gpr 0x10 3>;
+    status = "disabled";
+   };
+  };
+  noc: interconnect@32700000 {
+   compatible = "fsl,imx8mq-noc", "fsl,imx8m-noc";
+   reg = <0x32700000 0x100000>;
+   clocks = <&clk 113>;
+   fsl,ddrc = <&ddrc>;
+   #interconnect-cells = <1>;
+   operating-points-v2 = <&noc_opp_table>;
+   noc_opp_table: opp-table {
+    compatible = "operating-points-v2";
+    opp-133000000 {
+     opp-hz = /bits/ 64 <133333333>;
+    };
+    opp-400000000 {
+     opp-hz = /bits/ 64 <400000000>;
+    };
+    opp-800000000 {
+     opp-hz = /bits/ 64 <800000000>;
+    };
+   };
+  };
+  aips4: bus@32c00000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x32c00000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x32c00000 0x32c00000 0x400000>;
+   irqsteer: interrupt-controller@32e2d000 {
+    compatible = "fsl,imx8m-irqsteer", "fsl,imx-irqsteer";
+    reg = <0x32e2d000 0x1000>;
+    interrupts = <0 18 4>;
+    clocks = <&clk 248>;
+    clock-names = "ipg";
+    fsl,channel = <0>;
+    fsl,num-irqs = <64>;
+    interrupt-controller;
+    #interrupt-cells = <1>;
+   };
+  };
+  gpu: gpu@38000000 {
+   compatible = "vivante,gc";
+   reg = <0x38000000 0x40000>;
+   interrupts = <0 3 4>;
+   clocks = <&clk 215>,
+            <&clk 102>,
+            <&clk 111>,
+            <&clk 112>;
+   clock-names = "core", "shader", "bus", "reg";
+   #cooling-cells = <2>;
+   assigned-clocks = <&clk 97>,
+                     <&clk 100>,
+                     <&clk 111>,
+                     <&clk 112>,
+                     <&clk 16>;
+   assigned-clock-parents = <&clk 17>,
+                            <&clk 17>,
+                            <&clk 17>,
+                            <&clk 17>,
+                            <&clk 15>;
+   assigned-clock-rates = <800000000>, <800000000>,
+                          <800000000>, <800000000>, <0>;
+   power-domains = <&pgc_gpu>;
+  };
+  usb_dwc3_0: usb@38100000 {
+   compatible = "fsl,imx8mq-dwc3", "snps,dwc3";
+   reg = <0x38100000 0x10000>;
+   clocks = <&clk 206>,
+            <&clk 152>,
+     <&clk 1>;
+   clock-names = "bus_early", "ref", "suspend";
+   assigned-clocks = <&clk 110>,
+                     <&clk 152>;
+   assigned-clock-parents = <&clk 86>,
+                            <&clk 72>;
+   assigned-clock-rates = <500000000>, <100000000>;
+   interrupts = <0 40 4>;
+   phys = <&usb3_phy0>, <&usb3_phy0>;
+   phy-names = "usb2-phy", "usb3-phy";
+   power-domains = <&pgc_otg1>;
+   snps,parkmode-disable-ss-quirk;
+   status = "disabled";
+  };
+  usb3_phy0: usb-phy@381f0040 {
+   compatible = "fsl,imx8mq-usb-phy";
+   reg = <0x381f0040 0x40>;
+   clocks = <&clk 208>;
+   clock-names = "phy";
+   assigned-clocks = <&clk 153>;
+   assigned-clock-parents = <&clk 72>;
+   assigned-clock-rates = <100000000>;
+   #phy-cells = <0>;
+   status = "disabled";
+  };
+  usb_dwc3_1: usb@38200000 {
+   compatible = "fsl,imx8mq-dwc3", "snps,dwc3";
+   reg = <0x38200000 0x10000>;
+   clocks = <&clk 207>,
+            <&clk 152>,
+     <&clk 1>;
+   clock-names = "bus_early", "ref", "suspend";
+   assigned-clocks = <&clk 110>,
+                     <&clk 152>;
+   assigned-clock-parents = <&clk 86>,
+                            <&clk 72>;
+   assigned-clock-rates = <500000000>, <100000000>;
+   interrupts = <0 41 4>;
+   phys = <&usb3_phy1>, <&usb3_phy1>;
+   phy-names = "usb2-phy", "usb3-phy";
+   power-domains = <&pgc_otg2>;
+   snps,parkmode-disable-ss-quirk;
+   status = "disabled";
+  };
+  usb3_phy1: usb-phy@382f0040 {
+   compatible = "fsl,imx8mq-usb-phy";
+   reg = <0x382f0040 0x40>;
+   clocks = <&clk 209>;
+   clock-names = "phy";
+   assigned-clocks = <&clk 153>;
+   assigned-clock-parents = <&clk 72>;
+   assigned-clock-rates = <100000000>;
+   #phy-cells = <0>;
+   status = "disabled";
+  };
+  vpu_g1: video-codec@38300000 {
+   compatible = "nxp,imx8mq-vpu-g1";
+   reg = <0x38300000 0x10000>;
+   interrupts = <0 7 4>;
+   clocks = <&clk 229>;
+   power-domains = <&vpu_blk_ctrl 0>;
+  };
+  vpu_g2: video-codec@38310000 {
+   compatible = "nxp,imx8mq-vpu-g2";
+   reg = <0x38310000 0x10000>;
+   interrupts = <0 8 4>;
+   clocks = <&clk 230>;
+   power-domains = <&vpu_blk_ctrl 1>;
+  };
+  vpu_blk_ctrl: blk-ctrl@38320000 {
+   compatible = "fsl,imx8mq-vpu-blk-ctrl";
+   reg = <0x38320000 0x100>;
+   power-domains = <&pgc_vpu>, <&pgc_vpu>, <&pgc_vpu>;
+   power-domain-names = "bus", "g1", "g2";
+   clocks = <&clk 229>,
+     <&clk 230>;
+   clock-names = "g1", "g2";
+   #power-domain-cells = <1>;
+  };
+  pcie0: pcie@33800000 {
+   compatible = "fsl,imx8mq-pcie";
+   reg = <0x33800000 0x400000>,
+         <0x1ff00000 0x80000>;
+   reg-names = "dbi", "config";
+   #address-cells = <3>;
+   #size-cells = <2>;
+   device_type = "pci";
+   bus-range = <0x00 0xff>;
+   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000>,
+     <0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
+   num-lanes = <1>;
+   interrupts = <0 122 4>;
+   interrupt-names = "msi";
+   #interrupt-cells = <1>;
+   interrupt-map-mask = <0 0 0 0x7>;
+   interrupt-map = <0 0 0 1 &gic 0 125 4>,
+                   <0 0 0 2 &gic 0 124 4>,
+                   <0 0 0 3 &gic 0 123 4>,
+                   <0 0 0 4 &gic 0 122 4>;
+   fsl,max-link-speed = <2>;
+   linux,pci-domain = <0>;
+   clocks = <&clk 189>,
+     <&clk 125>,
+     <&clk 125>,
+     <&clk 126>;
+   clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_aux";
+   power-domains = <&pgc_pcie>;
+   resets = <&src 26>,
+            <&src 28>,
+            <&src 29>;
+   reset-names = "pciephy", "apps", "turnoff";
+   assigned-clocks = <&clk 124>,
+                     <&clk 125>,
+                     <&clk 126>;
+   assigned-clock-parents = <&clk 84>,
+                            <&clk 80>,
+                            <&clk 71>;
+   assigned-clock-rates = <250000000>, <100000000>,
+                          <10000000>;
+   status = "disabled";
+  };
+  pcie1: pcie@33c00000 {
+   compatible = "fsl,imx8mq-pcie";
+   reg = <0x33c00000 0x400000>,
+         <0x27f00000 0x80000>;
+   reg-names = "dbi", "config";
+   #address-cells = <3>;
+   #size-cells = <2>;
+   device_type = "pci";
+   bus-range = <0x00 0xff>;
+   ranges = <0x81000000 0 0x00000000 0x27f80000 0 0x00010000>,
+     <0x82000000 0 0x20000000 0x20000000 0 0x07f00000>;
+   num-lanes = <1>;
+   interrupts = <0 74 4>;
+   interrupt-names = "msi";
+   #interrupt-cells = <1>;
+   interrupt-map-mask = <0 0 0 0x7>;
+   interrupt-map = <0 0 0 1 &gic 0 77 4>,
+     <0 0 0 2 &gic 0 76 4>,
+     <0 0 0 3 &gic 0 75 4>,
+     <0 0 0 4 &gic 0 74 4>;
+   fsl,max-link-speed = <2>;
+   linux,pci-domain = <1>;
+   clocks = <&clk 190>,
+     <&clk 174>,
+     <&clk 174>,
+     <&clk 175>;
+   clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_aux";
+   power-domains = <&pgc_pcie>;
+   resets = <&src 34>,
+            <&src 36>,
+            <&src 37>;
+   reset-names = "pciephy", "apps", "turnoff";
+   assigned-clocks = <&clk 173>,
+                     <&clk 174>,
+                     <&clk 175>;
+   assigned-clock-parents = <&clk 84>,
+                            <&clk 80>,
+                            <&clk 71>;
+   assigned-clock-rates = <250000000>, <100000000>,
+                          <10000000>;
+   status = "disabled";
+  };
+  pcie1_ep: pcie-ep@33c00000 {
+   compatible = "fsl,imx8mq-pcie-ep";
+   reg = <0x33c00000 0x000400000>,
+         <0x20000000 0x08000000>;
+   reg-names = "dbi", "addr_space";
+   num-lanes = <1>;
+   interrupts = <0 80 4>;
+   interrupt-names = "dma";
+   fsl,max-link-speed = <2>;
+   clocks = <&clk 190>,
+     <&clk 174>,
+     <&clk 174>,
+     <&clk 175>;
+   clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_aux";
+   power-domains = <&pgc_pcie>;
+   resets = <&src 34>,
+     <&src 36>,
+     <&src 37>;
+   reset-names = "pciephy", "apps", "turnoff";
+   assigned-clocks = <&clk 173>,
+       <&clk 174>,
+       <&clk 175>;
+   assigned-clock-parents = <&clk 84>,
+       <&clk 80>,
+       <&clk 71>;
+   assigned-clock-rates = <250000000>, <100000000>,
+            <10000000>;
+   num-ib-windows = <4>;
+   num-ob-windows = <4>;
+   status = "disabled";
+  };
+  gic: interrupt-controller@38800000 {
+   compatible = "arm,gic-v3";
+   reg = <0x38800000 0x10000>,
+         <0x38880000 0xc0000>,
+         <0x31000000 0x2000>,
+         <0x31010000 0x2000>,
+         <0x31020000 0x2000>;
+   #interrupt-cells = <3>;
+   interrupt-controller;
+   interrupts = <1 9 4>;
+   interrupt-parent = <&gic>;
+  };
+  ddrc: memory-controller@3d400000 {
+   compatible = "fsl,imx8mq-ddrc", "fsl,imx8m-ddrc";
+   reg = <0x3d400000 0x400000>;
+   clock-names = "core", "pll", "alt", "apb";
+   clocks = <&clk 252>,
+     <&clk 234>,
+     <&clk 118>,
+     <&clk 119>;
+   status = "disabled";
+  };
+  ddr-pmu@3d800000 {
+   compatible = "fsl,imx8mq-ddr-pmu", "fsl,imx8m-ddr-pmu";
+   reg = <0x3d800000 0x400000>;
+   interrupt-parent = <&gic>;
+   interrupts = <0 98 4>;
+  };
+ };
+};
+/ {
+ model = "MNT Reform 2 HDMI";
+ compatible = "boundary,imx8mq-nitrogen8m_som", "fsl,imx8mq";
+ chassis-type = "laptop";
+ chosen {
+  stdout-path = "serial0:115200n8";
+ };
+ memory@40000000 {
+  device_type = "memory";
+  reg = <0x00000000 0x40000000 0 0xc0000000>;
+ };
+ reg_vref_0v9: regulator-vref-0v9 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-0v9";
+  regulator-min-microvolt = <900000>;
+  regulator-max-microvolt = <900000>;
+  regulator-always-on;
+ };
+ reg_vref_1v2: regulator-vref-1v2 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-1v2";
+  regulator-min-microvolt = <1200000>;
+  regulator-max-microvolt = <1200000>;
+  regulator-always-on;
+ };
+ reg_vref_1v8: regulator-vref-1v8 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-1v8";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  regulator-always-on;
+ };
+ reg_vref_2v5: regulator-vref-2v5 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-2v5";
+  regulator-min-microvolt = <2500000>;
+  regulator-max-microvolt = <2500000>;
+  regulator-always-on;
+ };
+ reg_vref_3v3: regulator-vref-3v3 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-3v3";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  regulator-always-on;
+ };
+ reg_vref_5v: regulator-vref-5v {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-5v";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-always-on;
+ };
+ reg_main_1v8: regulator-main-1v8 {
+  compatible = "regulator-fixed";
+  regulator-name = "1V8";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  vin-supply = <&reg_vref_3v3>;
+ };
+ reg_main_1v2: regulator-main-1v2 {
+  compatible = "regulator-fixed";
+  regulator-name = "1V2";
+  regulator-min-microvolt = <1200000>;
+  regulator-max-microvolt = <1200000>;
+  vin-supply = <&reg_vref_5v>;
+ };
+ backlight: backlight {
+  compatible = "pwm-backlight";
+  pwms = <&pwm2 0 10000 0>;
+  power-supply = <&reg_vref_5v>;
+  enable-gpios = <&gpio1 10 0>;
+  brightness-levels = <0 8 16 32 64 128 160 200 255>;
+  default-brightness-level = <8>;
+ };
+ panel {
+  compatible = "innolux,n125hce-gn1", "simple-panel";
+  power-supply = <&reg_vref_3v3>;
+  backlight = <&backlight>;
+  no-hpd;
+  port {
+   panel_in: endpoint {
+    remote-endpoint = <&edp_bridge_out>;
+   };
+  };
+ };
+ sound {
+  compatible = "fsl,imx-audio-wm8960";
+  audio-cpu = <&sai2>;
+  audio-codec = <&wm8960>;
+  audio-routing =
+   "Headphone Jack", "HP_L",
+   "Headphone Jack", "HP_R",
+   "Ext Spk", "SPK_LP",
+   "Ext Spk", "SPK_LN",
+   "Ext Spk", "SPK_RP",
+   "Ext Spk", "SPK_RN",
+   "LINPUT1", "Mic Jack",
+   "Mic Jack", "MICB",
+   "LINPUT2", "Line In Jack",
+   "RINPUT2", "Line In Jack";
+  model = "wm8960-audio";
+ };
+ pcie1_refclk: pcie1-refclk {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <100000000>;
+ };
+};
+&A53_0 {
+ cpu-supply = <&reg_arm_dram>;
+};
+&A53_1 {
+ cpu-supply = <&reg_arm_dram>;
+};
+&A53_2 {
+ cpu-supply = <&reg_arm_dram>;
+};
+&A53_3 {
+ cpu-supply = <&reg_arm_dram>;
+};
+/ {
+ soc@0 {
+  bus@32c00000 {
+   hdmi: hdmi@32c00000 {
+    status = "okay";
+    compatible = "cdn,imx8mq-hdmi";
+    reg = <0x32c00000 0x100000>,
+     <0x32e40000 0x40000>;
+    interrupts = <0 16 4>,
+        <0 25 4>;
+    interrupt-names = "plug_in", "plug_out";
+    lane-mapping = <0xe4>;
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      #address-cells = <1>;
+      #size-cells = <0>;
+      hdmi_in: endpoint@0 {
+       reg = <0>;
+       remote-endpoint = <&dcss_hdmi_out>;
+      };
+     };
+    };
+   };
+   dcss: display-controller@32e00000 {
+    status = "okay";
+    compatible = "nxp,imx8mq-dcss";
+    reg = <0x32e00000 0x2d000>, <0x32e2f000 0x1000>;
+    interrupts = <6>, <8>, <9>;
+    interrupt-names = "ctxld", "ctxld_kick", "vblank";
+    interrupt-parent = <&irqsteer>;
+    clocks = <&clk 248>,
+     <&clk 247>,
+     <&clk 249>,
+     <&clk 254>,
+     <&clk 122>,
+     <&clk 266>,
+     <&hdmi_phy_27m>;
+    clock-names = "apb", "axi", "rtrm", "pix", "dtrc", "pll_src", "pll_phy_ref";
+    assigned-clocks = <&clk 107>,
+     <&clk 109>,
+     <&clk 266>,
+     <&clk 33>,
+     <&clk 127>;
+    assigned-clock-parents = <&clk 78>,
+     <&clk 78>,
+     <&clk 3>,
+     <&clk 2>,
+     <&clk 37>;
+    assigned-clock-rates = <800000000>,
+     <400000000>,
+     <27000000>,
+     <25000000>,
+     <594000000>;
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      #address-cells = <1>;
+      #size-cells = <0>;
+      dcss_hdmi_out: endpoint@0 {
+       reg = <0>;
+       remote-endpoint = <&hdmi_in>;
+      };
+     };
+    };
+   };
+  };
+ };
+};
+&lcdif {
+ status = "okay";
+ assigned-clocks = <&clk 128>;
+ assigned-clock-parents = <&clk 78>;
+ /delete-property/assigned-clock-rates;
+};
+&dphy {
+ status = "okay";
+ assigned-clocks = <&clk 164>;
+ assigned-clock-parents = <&clk 78>;
+ assigned-clock-rates = <25000000>;
+};
+&fec1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_fec1>;
+ phy-mode = "rgmii-id";
+ phy-handle = <&ethphy0>;
+ fsl,magic-packet;
+ status = "okay";
+ mdio {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  ethphy0: ethernet-phy@4 {
+   compatible = "ethernet-phy-ieee802.3-c22";
+   reg = <4>;
+   interrupts = <&gpio1 11 8>;
+   reset-gpios = <&gpio1 9 1>;
+   reset-assert-us = <10000>;
+   reset-deassert-us = <300>;
+  };
+ };
+};
+&i2c1 {
+ clock-frequency = <400000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c1>;
+ status = "okay";
+ i2cmux@70 {
+  compatible = "nxp,pca9546";
+  pinctrl-names = "default";
+  pinctrl-0 = <&pinctrl_i2c1_pca9546>;
+  reg = <0x70>;
+  reset-gpios = <&gpio1 4 1>;
+  #address-cells = <1>;
+  #size-cells = <0>;
+  i2c1a: i2c1@0 {
+   reg = <0>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg_arm_dram: fan53555@60 {
+    compatible = "fcs,fan53555";
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_reg_arm_dram>;
+    reg = <0x60>;
+    regulator-min-microvolt = <900000>;
+    regulator-max-microvolt = <1000000>;
+    regulator-ramp-delay = <8000>;
+    regulator-always-on;
+    vsel-gpios = <&gpio3 24 0>;
+   };
+  };
+  i2c1b: i2c1@1 {
+   reg = <1>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg_dram_1p1v: fan53555@60 {
+    compatible = "fcs,fan53555";
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_reg_dram_1p1v>;
+    reg = <0x60>;
+    regulator-min-microvolt = <1100000>;
+    regulator-max-microvolt = <1100000>;
+    regulator-ramp-delay = <8000>;
+    regulator-always-on;
+    vsel-gpios = <&gpio2 11 0>;
+   };
+  };
+  i2c1c: i2c1@2 {
+   reg = <2>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg_soc_gpu_vpu: fan53555@60 {
+    compatible = "fcs,fan53555";
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_reg_soc_gpu_vpu>;
+    reg = <0x60>;
+    regulator-min-microvolt = <900000>;
+    regulator-max-microvolt = <1000000>;
+    regulator-ramp-delay = <8000>;
+    regulator-always-on;
+    vsel-gpios = <&gpio2 20 0>;
+   };
+  };
+  i2c1d: i2c1@3 {
+   reg = <3>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+  };
+ };
+};
+&i2c2 {
+ status = "disabled";
+};
+&i2c3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c3>;
+ status = "okay";
+ wm8960: codec@1a {
+  compatible = "wlf,wm8960";
+  reg = <0x1a>;
+  clocks = <&clk 197>;
+  clock-names = "mclk";
+  #sound-dai-cells = <0>;
+ };
+ pcf8523: pcf8523@68 {
+  compatible = "nxp,pcf8523";
+  reg = <0x68>;
+ };
+};
+&i2c4 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c4>;
+ status = "okay";
+ edp_bridge: sn65dsi86@2c {
+  compatible = "ti,sn65dsi86";
+  reg = <0x2c>;
+  enable-gpios = <&gpio3 20 0>;
+  vccio-supply = <&reg_main_1v8>;
+  vpll-supply = <&reg_main_1v8>;
+  vcca-supply = <&reg_main_1v2>;
+  vcc-supply = <&reg_main_1v2>;
+  ports {
+   #address-cells = <1>;
+   #size-cells = <0>;
+   port@0 {
+    reg = <0>;
+    edp_bridge_in: endpoint {
+     remote-endpoint = <&mipi_dsi_out>;
+    };
+   };
+   port@1 {
+    reg = <1>;
+    edp_bridge_out: endpoint {
+     remote-endpoint = <&panel_in>;
+    };
+   };
+  };
+ };
+};
+&iomuxc {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_hog>;
+ pinctrl_hog: hoggrp {
+  fsl,pins = <
+  0x144 0x3AC 0x000 0x5 0x0 0x19
+  0x060 0x2C8 0x000 0x0 0x0 0x56
+  >;
+ };
+ pinctrl_fec1: fec1grp {
+  fsl,pins = <
+  0x068 0x2D0 0x000 0x0 0x0 0x3
+  0x06C 0x2D4 0x4C0 0x0 0x1 0x23
+  0x080 0x2E8 0x000 0x0 0x0 0x1f
+  0x084 0x2EC 0x000 0x0 0x0 0x1f
+  0x07C 0x2E4 0x000 0x0 0x0 0x1f
+  0x078 0x2E0 0x000 0x0 0x0 0x1f
+  0x074 0x2DC 0x000 0x0 0x0 0x1f
+  0x070 0x2D8 0x000 0x0 0x0 0x1f
+  0x088 0x2F0 0x000 0x0 0x0 0x91
+  0x08C 0x2F4 0x000 0x0 0x0 0xd1
+  0x090 0x2F8 0x000 0x0 0x0 0x91
+  0x094 0x2FC 0x000 0x0 0x0 0x91
+  0x098 0x300 0x000 0x0 0x0 0x91
+  0x09C 0x304 0x000 0x0 0x0 0xd1
+  0x04C 0x2B4 0x000 0x0 0x0 0x1
+  0x054 0x2BC 0x000 0x0 0x0 0x41
+  >;
+ };
+ pinctrl_i2c1: i2c1grp {
+  fsl,pins = <
+  0x214 0x47C 0x000 0x0 0x0 0x40000022
+  0x218 0x480 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_i2c1_pca9546: i2c1-pca9546grp {
+  fsl,pins = <
+  0x038 0x2A0 0x000 0x0 0x0 0x46
+  >;
+ };
+ pinctrl_i2c2: i2c2grp {
+  fsl,pins = <
+  0x21C 0x484 0x000 0x0 0x0 0x40000022
+  0x220 0x488 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_i2c3: i2c3grp {
+  fsl,pins = <
+  0x224 0x48C 0x000 0x0 0x0 0x40000022
+  0x228 0x490 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_i2c4: i2c4grp {
+  fsl,pins = <
+  0x22C 0x494 0x000 0x0 0x0 0x40000022
+  0x230 0x498 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_pcie0: pcie0grp {
+  fsl,pins = <
+  0x1F8 0x460 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_pcie1: pcie1grp {
+  fsl,pins = <
+  0x150 0x3B8 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_pwm2: pwm2grp {
+  fsl,pins = <
+  0x1EC 0x454 0x000 0x1 0x0 0x16
+  >;
+ };
+ pinctrl_pwm3: pwm3grp {
+  fsl,pins = <
+  0x1E8 0x450 0x000 0x1 0x0 0x16
+  >;
+ };
+ pinctrl_pwm4: pwm4grp {
+  fsl,pins = <
+  0x1E4 0x44C 0x000 0x1 0x0 0x16
+  >;
+ };
+ pinctrl_reg_arm_dram: reg-arm-dram {
+  fsl,pins = <
+  0x154 0x3BC 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_reg_dram_1p1v: reg-dram-1p1v {
+  fsl,pins = <
+  0x0CC 0x334 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_reg_soc_gpu_vpu: reg-soc-gpu-vpu {
+  fsl,pins = <
+  0x0F0 0x358 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_sai2: sai2grp {
+  fsl,pins = <
+  0x1B8 0x420 0x000 0x0 0x0 0xd6
+  0x1B0 0x418 0x000 0x0 0x0 0xd6
+  0x1C0 0x428 0x000 0x0 0x0 0xd6
+  0x1BC 0x424 0x000 0x0 0x0 0xd6
+  0x1B4 0x41C 0x000 0x0 0x0 0xd6
+  0x1C8 0x430 0x000 0x0 0x0 0xd6
+  0x1C4 0x42C 0x000 0x0 0x0 0xd6
+  >;
+ };
+ pinctrl_uart1: uart1grp {
+  fsl,pins = <
+  0x234 0x49C 0x4F4 0x0 0x0 0x45
+  0x238 0x4A0 0x000 0x0 0x0 0x45
+  >;
+ };
+ pinctrl_uart2: uart2grp {
+  fsl,pins = <
+  0x23C 0x4A4 0x4FC 0x0 0x0 0x45
+  0x240 0x4A8 0x000 0x0 0x0 0x45
+  >;
+ };
+ pinctrl_uart3: uart3grp {
+  fsl,pins = <
+  0x244 0x4AC 0x504 0x0 0x2 0x45
+  0x248 0x4B0 0x000 0x0 0x0 0x45
+  >;
+ };
+ pinctrl_usdhc1: usdhc1grp {
+  fsl,pins = <
+  0x0A0 0x308 0x000 0x0 0x0 0x83
+  0x0A4 0x30C 0x000 0x0 0x0 0xc3
+  0x0A8 0x310 0x000 0x0 0x0 0xc3
+  0x0AC 0x314 0x000 0x0 0x0 0xc3
+  0x0B0 0x318 0x000 0x0 0x0 0xc3
+  0x0B4 0x31C 0x000 0x0 0x0 0xc3
+  0x0B8 0x320 0x000 0x0 0x0 0xc3
+  0x0BC 0x324 0x000 0x0 0x0 0xc3
+  0x0C0 0x328 0x000 0x0 0x0 0xc3
+  0x0C4 0x32C 0x000 0x0 0x0 0xc3
+  0x0C8 0x330 0x000 0x5 0x0 0x41
+  >;
+ };
+ pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
+  fsl,pins = <
+  0x0A0 0x308 0x000 0x0 0x0 0x8d
+  0x0A4 0x30C 0x000 0x0 0x0 0xcd
+  0x0A8 0x310 0x000 0x0 0x0 0xcd
+  0x0AC 0x314 0x000 0x0 0x0 0xcd
+  0x0B0 0x318 0x000 0x0 0x0 0xcd
+  0x0B4 0x31C 0x000 0x0 0x0 0xcd
+  0x0B8 0x320 0x000 0x0 0x0 0xcd
+  0x0BC 0x324 0x000 0x0 0x0 0xcd
+  0x0C0 0x328 0x000 0x0 0x0 0xcd
+  0x0C4 0x32C 0x000 0x0 0x0 0xcd
+  >;
+ };
+ pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
+  fsl,pins = <
+  0x0A0 0x308 0x000 0x0 0x0 0x9f
+  0x0A4 0x30C 0x000 0x0 0x0 0xdf
+  0x0A8 0x310 0x000 0x0 0x0 0xdf
+  0x0AC 0x314 0x000 0x0 0x0 0xdf
+  0x0B0 0x318 0x000 0x0 0x0 0xdf
+  0x0B4 0x31C 0x000 0x0 0x0 0xdf
+  0x0B8 0x320 0x000 0x0 0x0 0xdf
+  0x0BC 0x324 0x000 0x0 0x0 0xdf
+  0x0C0 0x328 0x000 0x0 0x0 0xdf
+  0x0C4 0x32C 0x000 0x0 0x0 0xdf
+  >;
+ };
+ pinctrl_usdhc2: usdhc2grp {
+  fsl,pins = <
+  0x0D4 0x33C 0x000 0x0 0x0 0x03
+  0x0D8 0x340 0x000 0x0 0x0 0xc3
+  0x0DC 0x344 0x000 0x0 0x0 0xc3
+  0x0E0 0x348 0x000 0x0 0x0 0xc3
+  0x0E4 0x34C 0x000 0x0 0x0 0xc3
+  0x0E8 0x350 0x000 0x0 0x0 0xc
+  >;
+ };
+ pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
+  fsl,pins = <
+  0x0D4 0x33C 0x000 0x0 0x0 0x0d
+  0x0D8 0x340 0x000 0x0 0x0 0xcd
+  0x0DC 0x344 0x000 0x0 0x0 0xcd
+  0x0E0 0x348 0x000 0x0 0x0 0xcd
+  0x0E4 0x34C 0x000 0x0 0x0 0xcd
+  0x0E8 0x350 0x000 0x0 0x0 0xcd
+  >;
+ };
+ pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
+  fsl,pins = <
+  0x0D4 0x33C 0x000 0x0 0x0 0x1e
+  0x0D8 0x340 0x000 0x0 0x0 0xce
+  0x0DC 0x344 0x000 0x0 0x0 0xce
+  0x0E0 0x348 0x000 0x0 0x0 0xce
+  0x0E4 0x34C 0x000 0x0 0x0 0xce
+  0x0E8 0x350 0x000 0x0 0x0 0xce
+  >;
+ };
+ pinctrl_wdog: wdoggrp {
+  fsl,pins = <
+  0x030 0x298 0x000 0x1 0x0 0xc6
+  >;
+ };
+ pinctrl_ecspi2: ecspi2grp {
+  fsl,pins = <
+   0x208 0x470 0x000 0x0 0x0 0x19
+   0x20C 0x474 0x000 0x0 0x0 0x19
+   0x204 0x46C 0x000 0x0 0x0 0x19
+  >;
+ };
+ pinctrl_ecspi2_cs: ecspi2csgrp {
+  fsl,pins = <
+   0x210 0x478 0x000 0x5 0x0 0x19
+  >;
+ };
+};
+&mipi_dsi {
+ status = "okay";
+  ports {
+  port@1 {
+   reg = <1>;
+   mipi_dsi_out: endpoint {
+    remote-endpoint = <&edp_bridge_in>;
+   };
+  };
+ };
+};
+&pcie0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie0>;
+ reset-gpio = <&gpio5 7 1>;
+ internal-refclk;
+ clocks = <&clk 189>,
+  <&clk 126>,
+  <&clk 125>,
+  <&clk 302>;
+ clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+ assigned-clocks = <&clk 124>,
+  <&clk 125>,
+  <&clk 302>;
+ assigned-clock-rates = <250000000>,
+  <100000000>,
+  <100000000>;
+ assigned-clock-parents = <&clk 84>,
+  <&clk 80>;
+ status = "okay";
+};
+&pcie1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie1>;
+ reset-gpio = <&gpio3 23 1>;
+ clocks = <&clk 190>,
+  <&clk 175>,
+  <&clk 174>,
+  <&pcie1_refclk>;
+ clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+ status = "okay";
+};
+&pwm2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm2>;
+ status = "okay";
+};
+&pwm3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm3>;
+ status = "okay";
+};
+&pwm4 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm4>;
+ status = "okay";
+};
+&sai2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_sai2>;
+ assigned-clocks = <&clk 130>;
+ assigned-clock-parents = <&clk 27>;
+ assigned-clock-rates = <12288000>;
+ status = "okay";
+};
+&snvs_rtc {
+ status = "disabled";
+};
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart1>;
+ status = "okay";
+};
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart2>;
+ status = "okay";
+};
+&uart3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart3>;
+ status = "okay";
+};
+&usb_dwc3_0 {
+ status = "okay";
+ dr_mode = "host";
+};
+&usb_dwc3_1 {
+ status = "okay";
+ dr_mode = "host";
+};
+&usb3_phy0 {
+ vbus-supply = <&reg_vref_5v>;
+ status = "okay";
+};
+&usb3_phy1 {
+ vbus-supply = <&reg_vref_5v>;
+ status = "okay";
+};
+&usdhc1 {
+ bus-width = <8>;
+ fsl,strobe-dll-delay-target = <5>;
+ fsl,tuning-start-tap = <63>;
+ fsl,tuning-step = <2>;
+ non-removable;
+ no-sd;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_usdhc1>;
+ vmmc-supply = <&reg_vref_1v8>;
+ vqmmc-1-8-v;
+ status = "okay";
+};
+&usdhc2 {
+ assigned-clocks = <&clk 143>;
+ assigned-clock-rates = <200000000>;
+ bus-width = <4>;
+ pinctrl-names = "default", "state_100mhz", "state_200mhz";
+ pinctrl-0 = <&pinctrl_usdhc2>;
+ pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+ pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+ vmmc-supply = <&reg_vref_3v3>;
+ vqmmc-supply = <&reg_vref_3v3>;
+ cd-gpios = <&gpio2 12 1>;
+ status = "okay";
+};
+&wdog1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_wdog>;
+ fsl,ext-reset-output;
+ status = "okay";
+};
+&ecspi2 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+ cs-gpios = <&gpio5 13 1>;
+ status = "okay";
+ fsl,spi-num-chipselects = <1>;
+ spidev@0 {
+  compatible = "mntre,lpc11u24";
+  spi-max-frequency = <1000000>;
+  reg = <0>;
+ };
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2.dts b/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2.dts
index 3ae3824be..408781482 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-mnt-reform2.dts
@@ -1,353 +1,2336 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-
-/*
- * Copyright 2019-2021 MNT Research GmbH
- * Copyright 2021 Lucas Stach <dev@lynxeye.de>
- */
-
 /dts-v1/;
-
-#include "imx8mq-nitrogen-som.dtsi"
-
 / {
-	model = "MNT Reform 2";
-	compatible = "mntre,reform2", "boundary,imx8mq-nitrogen8m-som", "fsl,imx8mq";
-	chassis-type = "laptop";
-
-	backlight: backlight {
-		compatible = "pwm-backlight";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_backlight>;
-		pwms = <&pwm2 0 10000 0>;
-		power-supply = <&reg_main_usb>;
-		enable-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
-		brightness-levels = <0 32 64 128 160 200 255>;
-		default-brightness-level = <6>;
-	};
-
-	panel {
-		compatible = "innolux,n125hce-gn1";
-		power-supply = <&reg_main_3v3>;
-		backlight = <&backlight>;
-		no-hpd;
-
-		port {
-			panel_in: endpoint {
-				remote-endpoint = <&edp_bridge_out>;
-			};
-		};
-	};
-
-	pcie1_refclk: clock-pcie1-refclk {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <100000000>;
-	};
-
-	reg_main_5v: regulator-main-5v {
-		compatible = "regulator-fixed";
-		regulator-name = "5V";
-		regulator-min-microvolt = <5000000>;
-		regulator-max-microvolt = <5000000>;
-	};
-
-	reg_main_3v3: regulator-main-3v3 {
-		compatible = "regulator-fixed";
-		regulator-name = "3V3";
-		regulator-min-microvolt = <3300000>;
-		regulator-max-microvolt = <3300000>;
-	};
-
-	reg_main_usb: regulator-main-usb {
-		compatible = "regulator-fixed";
-		regulator-name = "USB_PWR";
-		regulator-min-microvolt = <5000000>;
-		regulator-max-microvolt = <5000000>;
-		vin-supply = <&reg_main_5v>;
-	};
-
-	reg_main_1v8: regulator-main-1v8 {
-		compatible = "regulator-fixed";
-		regulator-name = "1V8";
-		regulator-min-microvolt = <1800000>;
-		regulator-max-microvolt = <1800000>;
-		vin-supply = <&reg_main_3v3>;
-	};
-
-	reg_main_1v2: regulator-main-1v2 {
-		compatible = "regulator-fixed";
-		regulator-name = "1V2";
-		regulator-min-microvolt = <1200000>;
-		regulator-max-microvolt = <1200000>;
-		vin-supply = <&reg_main_5v>;
-	};
-
-	sound {
-		compatible = "fsl,imx-audio-wm8960";
-		audio-cpu = <&sai2>;
-		audio-codec = <&wm8960>;
-		audio-routing =
-			"Headphone Jack", "HP_L",
-			"Headphone Jack", "HP_R",
-			"Ext Spk", "SPK_LP",
-			"Ext Spk", "SPK_LN",
-			"Ext Spk", "SPK_RP",
-			"Ext Spk", "SPK_RN",
-			"LINPUT1", "Mic Jack",
-			"Mic Jack", "MICB",
-			"LINPUT2", "Line In Jack",
-			"RINPUT2", "Line In Jack";
-		model = "wm8960-audio";
-	};
-};
-
+ interrupt-parent = <&gpc>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+ aliases {
+  ethernet0 = &fec1;
+  gpio0 = &gpio1;
+  gpio1 = &gpio2;
+  gpio2 = &gpio3;
+  gpio3 = &gpio4;
+  gpio4 = &gpio5;
+  i2c0 = &i2c1;
+  i2c1 = &i2c2;
+  i2c2 = &i2c3;
+  i2c3 = &i2c4;
+  mmc0 = &usdhc1;
+  mmc1 = &usdhc2;
+  serial0 = &uart1;
+  serial1 = &uart2;
+  serial2 = &uart3;
+  serial3 = &uart4;
+  spi0 = &ecspi1;
+  spi1 = &ecspi2;
+  spi2 = &ecspi3;
+ };
+ ckil: clock-ckil {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <32768>;
+  clock-output-names = "ckil";
+ };
+ osc_25m: clock-osc-25m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <25000000>;
+  clock-output-names = "osc_25m";
+ };
+ osc_27m: clock-osc-27m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <27000000>;
+  clock-output-names = "osc_27m";
+ };
+ hdmi_phy_27m: clock-hdmi-phy-27m {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <27000000>;
+  clock-output-names = "hdmi_phy_27m";
+ };
+ clk_ext1: clock-ext1 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext1";
+ };
+ clk_ext2: clock-ext2 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext2";
+ };
+ clk_ext3: clock-ext3 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext3";
+ };
+ clk_ext4: clock-ext4 {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <133000000>;
+  clock-output-names = "clk_ext4";
+ };
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  A53_0: cpu@0 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x0>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+   nvmem-cells = <&cpu_speed_grade>;
+   nvmem-cell-names = "speed_grade";
+  };
+  A53_1: cpu@1 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x1>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_2: cpu@2 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x2>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_3: cpu@3 {
+   device_type = "cpu";
+   compatible = "arm,cortex-a53";
+   reg = <0x3>;
+   clock-latency = <61036>;
+   clocks = <&clk 258>;
+   enable-method = "psci";
+   i-cache-size = <0x8000>;
+   i-cache-line-size = <64>;
+   i-cache-sets = <256>;
+   d-cache-size = <0x8000>;
+   d-cache-line-size = <64>;
+   d-cache-sets = <128>;
+   next-level-cache = <&A53_L2>;
+   operating-points-v2 = <&a53_opp_table>;
+   #cooling-cells = <2>;
+  };
+  A53_L2: l2-cache0 {
+   compatible = "cache";
+   cache-level = <2>;
+   cache-unified;
+   cache-size = <0x100000>;
+   cache-line-size = <64>;
+   cache-sets = <1024>;
+  };
+ };
+ a53_opp_table: opp-table {
+  compatible = "operating-points-v2";
+  opp-shared;
+  opp-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <900000>;
+   opp-supported-hw = <0xf>, <0x4>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <900000>;
+   opp-supported-hw = <0xe>, <0x3>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1300000000 {
+   opp-hz = /bits/ 64 <1300000000>;
+   opp-microvolt = <1000000>;
+   opp-supported-hw = <0xc>, <0x4>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+  opp-1500000000 {
+   opp-hz = /bits/ 64 <1500000000>;
+   opp-microvolt = <1000000>;
+   opp-supported-hw = <0x8>, <0x3>;
+   clock-latency-ns = <150000>;
+   opp-suspend;
+  };
+ };
+ pmu {
+  compatible = "arm,cortex-a53-pmu";
+  interrupts = <1 7 4>;
+  interrupt-parent = <&gic>;
+ };
+ psci {
+  compatible = "arm,psci-1.0";
+  method = "smc";
+ };
+ thermal-zones {
+  cpu_thermal: cpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 0>;
+   trips {
+    cpu_alert: cpu-alert {
+     temperature = <80000>;
+     hysteresis = <2000>;
+     type = "passive";
+    };
+    cpu-crit {
+     temperature = <90000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+   cooling-maps {
+    map0 {
+     trip = <&cpu_alert>;
+     cooling-device =
+      <&A53_0 (~0) (~0)>,
+      <&A53_1 (~0) (~0)>,
+      <&A53_2 (~0) (~0)>,
+      <&A53_3 (~0) (~0)>;
+    };
+   };
+  };
+  gpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 1>;
+   trips {
+    gpu_alert: gpu-alert {
+     temperature = <80000>;
+     hysteresis = <2000>;
+     type = "passive";
+    };
+    gpu-crit {
+     temperature = <90000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+   cooling-maps {
+    map0 {
+     trip = <&gpu_alert>;
+     cooling-device =
+      <&gpu (~0) (~0)>;
+    };
+   };
+  };
+  vpu-thermal {
+   polling-delay-passive = <250>;
+   polling-delay = <2000>;
+   thermal-sensors = <&tmu 2>;
+   trips {
+    vpu-crit {
+     temperature = <90000>;
+     hysteresis = <2000>;
+     type = "critical";
+    };
+   };
+  };
+ };
+ timer {
+  compatible = "arm,armv8-timer";
+  interrupts = <1 13 8>,
+               <1 14 8>,
+               <1 11 8>,
+               <1 10 8>;
+  interrupt-parent = <&gic>;
+  arm,no-tick-in-suspend;
+ };
+ soc: soc@0 {
+  compatible = "fsl,imx8mq-soc", "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0 0x0 0x0 0x3e000000>;
+  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
+  nvmem-cells = <&imx8mq_uid>;
+  nvmem-cell-names = "soc_unique_id";
+  etm0: etm@28440000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28440000 0x1000>;
+   cpu = <&A53_0>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm0_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port0>;
+     };
+    };
+   };
+  };
+  etm1: etm@28540000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28540000 0x1000>;
+   cpu = <&A53_1>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm1_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port1>;
+     };
+    };
+   };
+  };
+  etm2: etm@28640000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28640000 0x1000>;
+   cpu = <&A53_2>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm2_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port2>;
+     };
+    };
+   };
+  };
+  etm3: etm@28740000 {
+   compatible = "arm,coresight-etm4x", "arm,primecell";
+   reg = <0x28740000 0x1000>;
+   cpu = <&A53_3>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   out-ports {
+    port {
+     etm3_out_port: endpoint {
+      remote-endpoint = <&ca_funnel_in_port3>;
+     };
+    };
+   };
+  };
+  funnel {
+   compatible = "arm,coresight-static-funnel";
+   in-ports {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    port@0 {
+     reg = <0>;
+     ca_funnel_in_port0: endpoint {
+      remote-endpoint = <&etm0_out_port>;
+     };
+    };
+    port@1 {
+     reg = <1>;
+     ca_funnel_in_port1: endpoint {
+      remote-endpoint = <&etm1_out_port>;
+     };
+    };
+    port@2 {
+     reg = <2>;
+     ca_funnel_in_port2: endpoint {
+      remote-endpoint = <&etm2_out_port>;
+     };
+    };
+    port@3 {
+     reg = <3>;
+     ca_funnel_in_port3: endpoint {
+      remote-endpoint = <&etm3_out_port>;
+     };
+    };
+   };
+   out-ports {
+    port {
+     ca_funnel_out_port0: endpoint {
+      remote-endpoint = <&hugo_funnel_in_port0>;
+     };
+    };
+   };
+  };
+  funnel@28c03000 {
+   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
+   reg = <0x28c03000 0x1000>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   in-ports {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    port@0 {
+     reg = <0>;
+     hugo_funnel_in_port0: endpoint {
+      remote-endpoint = <&ca_funnel_out_port0>;
+     };
+    };
+    port@1 {
+     reg = <1>;
+     hugo_funnel_in_port1: endpoint {
+     };
+    };
+   };
+   out-ports {
+    port {
+     hugo_funnel_out_port0: endpoint {
+      remote-endpoint = <&etf_in_port>;
+     };
+    };
+   };
+  };
+  etf@28c04000 {
+   compatible = "arm,coresight-tmc", "arm,primecell";
+   reg = <0x28c04000 0x1000>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   in-ports {
+    port {
+     etf_in_port: endpoint {
+      remote-endpoint = <&hugo_funnel_out_port0>;
+     };
+    };
+   };
+   out-ports {
+    port {
+     etf_out_port: endpoint {
+      remote-endpoint = <&etr_in_port>;
+     };
+    };
+   };
+  };
+  etr@28c06000 {
+   compatible = "arm,coresight-tmc", "arm,primecell";
+   reg = <0x28c06000 0x1000>;
+   clocks = <&clk 103>;
+   clock-names = "apb_pclk";
+   in-ports {
+    port {
+     etr_in_port: endpoint {
+      remote-endpoint = <&etf_out_port>;
+     };
+    };
+   };
+  };
+  aips1: bus@30000000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30000000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x30000000 0x30000000 0x400000>;
+   sai1: sai@30010000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30010000 0x10000>;
+    interrupts = <0 95 4>;
+    clocks = <&clk 238>,
+             <&clk 196>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 8 24 0>, <&sdma1 9 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai6: sai@30030000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30030000 0x10000>;
+    interrupts = <0 90 4>;
+    clocks = <&clk 243>,
+             <&clk 201>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 4 24 0>, <&sdma2 5 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai5: sai@30040000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30040000 0x10000>;
+    interrupts = <0 90 4>;
+    clocks = <&clk 242>,
+             <&clk 200>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 2 24 0>, <&sdma2 3 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai4: sai@30050000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x30050000 0x10000>;
+    interrupts = <0 100 4>;
+    clocks = <&clk 241>,
+             <&clk 199>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma2 0 24 0>, <&sdma2 1 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   gpio1: gpio@30200000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30200000 0x10000>;
+    interrupts = <0 64 4>,
+                 <0 65 4>;
+    clocks = <&clk 259>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 10 30>;
+   };
+   gpio2: gpio@30210000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30210000 0x10000>;
+    interrupts = <0 66 4>,
+                 <0 67 4>;
+    clocks = <&clk 260>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 40 21>;
+   };
+   gpio3: gpio@30220000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30220000 0x10000>;
+    interrupts = <0 68 4>,
+                 <0 69 4>;
+    clocks = <&clk 261>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 61 26>;
+   };
+   gpio4: gpio@30230000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30230000 0x10000>;
+    interrupts = <0 70 4>,
+                 <0 71 4>;
+    clocks = <&clk 262>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 87 32>;
+   };
+   gpio5: gpio@30240000 {
+    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
+    reg = <0x30240000 0x10000>;
+    interrupts = <0 72 4>,
+                 <0 73 4>;
+    clocks = <&clk 263>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    gpio-ranges = <&iomuxc 0 119 30>;
+   };
+   tmu: tmu@30260000 {
+    compatible = "fsl,imx8mq-tmu";
+    reg = <0x30260000 0x10000>;
+    interrupts = <0 49 4>;
+    clocks = <&clk 246>;
+    little-endian;
+    fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x70061>;
+    fsl,tmu-calibration = <0x00000000 0x00000023>,
+            <0x00000001 0x00000029>,
+            <0x00000002 0x0000002f>,
+            <0x00000003 0x00000035>,
+            <0x00000004 0x0000003d>,
+            <0x00000005 0x00000043>,
+            <0x00000006 0x0000004b>,
+            <0x00000007 0x00000051>,
+            <0x00000008 0x00000057>,
+            <0x00000009 0x0000005f>,
+            <0x0000000a 0x00000067>,
+            <0x0000000b 0x0000006f>,
+            <0x00010000 0x0000001b>,
+            <0x00010001 0x00000023>,
+            <0x00010002 0x0000002b>,
+            <0x00010003 0x00000033>,
+            <0x00010004 0x0000003b>,
+            <0x00010005 0x00000043>,
+            <0x00010006 0x0000004b>,
+            <0x00010007 0x00000055>,
+            <0x00010008 0x0000005d>,
+            <0x00010009 0x00000067>,
+            <0x0001000a 0x00000070>,
+            <0x00020000 0x00000017>,
+            <0x00020001 0x00000023>,
+            <0x00020002 0x0000002d>,
+            <0x00020003 0x00000037>,
+            <0x00020004 0x00000041>,
+            <0x00020005 0x0000004b>,
+            <0x00020006 0x00000057>,
+            <0x00020007 0x00000063>,
+            <0x00020008 0x0000006f>,
+            <0x00030000 0x00000015>,
+            <0x00030001 0x00000021>,
+            <0x00030002 0x0000002d>,
+            <0x00030003 0x00000039>,
+            <0x00030004 0x00000045>,
+            <0x00030005 0x00000053>,
+            <0x00030006 0x0000005f>,
+            <0x00030007 0x00000071>;
+    #thermal-sensor-cells = <1>;
+   };
+   wdog1: watchdog@30280000 {
+    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
+    reg = <0x30280000 0x10000>;
+    interrupts = <0 78 4>;
+    clocks = <&clk 212>;
+    status = "disabled";
+   };
+   wdog2: watchdog@30290000 {
+    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
+    reg = <0x30290000 0x10000>;
+    interrupts = <0 79 4>;
+    clocks = <&clk 213>;
+    status = "disabled";
+   };
+   wdog3: watchdog@302a0000 {
+    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
+    reg = <0x302a0000 0x10000>;
+    interrupts = <0 10 4>;
+    clocks = <&clk 214>;
+    status = "disabled";
+   };
+   sdma2: dma-controller@302c0000 {
+    compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma";
+    reg = <0x302c0000 0x10000>;
+    interrupts = <0 103 4>;
+    clocks = <&clk 228>,
+      <&clk 228>;
+    clock-names = "ipg", "ahb";
+    #dma-cells = <3>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   lcdif: lcd-controller@30320000 {
+    compatible = "fsl,imx8mq-lcdif", "fsl,imx6sx-lcdif";
+    reg = <0x30320000 0x10000>;
+    interrupts = <0 5 4>;
+    clocks = <&clk 128>,
+      <&clk 248>,
+      <&clk 247>;
+    clock-names = "pix", "axi", "disp_axi";
+    assigned-clocks = <&clk 33>,
+        <&clk 36>,
+        <&clk 128>,
+        <&clk 35>;
+    assigned-clock-parents = <&clk 2>,
+        <&clk 35>,
+        <&clk 37>;
+    assigned-clock-rates = <0>, <0>, <0>, <594000000>;
+    status = "disabled";
+    port {
+     lcdif_mipi_dsi: endpoint {
+      remote-endpoint = <&mipi_dsi_lcdif_in>;
+     };
+    };
+   };
+   iomuxc: pinctrl@30330000 {
+    compatible = "fsl,imx8mq-iomuxc";
+    reg = <0x30330000 0x10000>;
+   };
+   iomuxc_gpr: syscon@30340000 {
+    compatible = "fsl,imx8mq-iomuxc-gpr", "syscon", "simple-mfd";
+    reg = <0x30340000 0x10000>;
+    mux: mux-controller {
+     compatible = "mmio-mux";
+     #mux-control-cells = <1>;
+     mux-reg-masks = <0x34 0x00000004>;
+    };
+   };
+   ocotp: efuse@30350000 {
+    compatible = "fsl,imx8mq-ocotp", "syscon";
+    reg = <0x30350000 0x10000>;
+    clocks = <&clk 250>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    imx8mq_uid: soc-uid@4 {
+     reg = <0x4 0x8>;
+    };
+    cpu_speed_grade: speed-grade@10 {
+     reg = <0x10 4>;
+    };
+    fec_mac_address: mac-address@90 {
+     reg = <0x90 6>;
+    };
+   };
+   anatop: clock-controller@30360000 {
+    compatible = "fsl,imx8mq-anatop";
+    reg = <0x30360000 0x10000>;
+    interrupts = <0 49 4>;
+    #clock-cells = <1>;
+   };
+   snvs: snvs@30370000 {
+    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
+    reg = <0x30370000 0x10000>;
+    snvs_rtc: snvs-rtc-lp {
+     compatible = "fsl,sec-v4.0-mon-rtc-lp";
+     regmap = <&snvs>;
+     offset = <0x34>;
+     interrupts = <0 19 4>,
+      <0 20 4>;
+     clocks = <&clk 264>;
+     clock-names = "snvs-rtc";
+    };
+    snvs_pwrkey: snvs-powerkey {
+     compatible = "fsl,sec-v4.0-pwrkey";
+     regmap = <&snvs>;
+     interrupts = <0 4 4>;
+     clocks = <&clk 264>;
+     clock-names = "snvs-pwrkey";
+     linux,keycode = <116>;
+     wakeup-source;
+     status = "disabled";
+    };
+   };
+   clk: clock-controller@30380000 {
+    compatible = "fsl,imx8mq-ccm";
+    reg = <0x30380000 0x10000>;
+    interrupts = <0 85 4>,
+                 <0 86 4>;
+    #clock-cells = <1>;
+    clocks = <&ckil>, <&osc_25m>, <&osc_27m>,
+             <&clk_ext1>, <&clk_ext2>,
+             <&clk_ext3>, <&clk_ext4>;
+    clock-names = "ckil", "osc_25m", "osc_27m",
+                  "clk_ext1", "clk_ext2",
+                  "clk_ext3", "clk_ext4";
+    assigned-clocks = <&clk 88>,
+        <&clk 289>,
+        <&clk 113>,
+        <&clk 117>,
+        <&clk 26>,
+        <&clk 31>,
+        <&clk 25>,
+        <&clk 30>;
+    assigned-clock-rates = <0>, <0>,
+             <800000000>,
+             <0>,
+             <0>,
+             <0>,
+             <786432000>,
+             <722534400>;
+    assigned-clock-parents = <&clk 78>,
+        <&clk 12>,
+        <0>,
+        <&clk 86>,
+        <&clk 25>,
+        <&clk 30>;
+   };
+   src: reset-controller@30390000 {
+    compatible = "fsl,imx8mq-src", "syscon";
+    reg = <0x30390000 0x10000>;
+    interrupts = <0 89 4>;
+    #reset-cells = <1>;
+   };
+   gpc: gpc@303a0000 {
+    compatible = "fsl,imx8mq-gpc";
+    reg = <0x303a0000 0x10000>;
+    interrupts = <0 87 4>;
+    interrupt-parent = <&gic>;
+    interrupt-controller;
+    #interrupt-cells = <3>;
+    pgc {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     pgc_mipi: power-domain@0 {
+      #power-domain-cells = <0>;
+      reg = <0>;
+     };
+     pgc_pcie: power-domain@1 {
+      #power-domain-cells = <0>;
+      reg = <1>;
+      power-domains = <&pgc_pcie2>;
+     };
+     pgc_otg1: power-domain@2 {
+      #power-domain-cells = <0>;
+      reg = <2>;
+     };
+     pgc_otg2: power-domain@3 {
+      #power-domain-cells = <0>;
+      reg = <3>;
+     };
+     pgc_ddr1: power-domain@4 {
+      #power-domain-cells = <0>;
+      reg = <4>;
+     };
+     pgc_gpu: power-domain@5 {
+      #power-domain-cells = <0>;
+      reg = <5>;
+      clocks = <&clk 215>,
+               <&clk 102>,
+        <&clk 111>,
+               <&clk 112>;
+     };
+     pgc_vpu: power-domain@6 {
+      #power-domain-cells = <0>;
+      reg = <6>;
+      clocks = <&clk 223>,
+        <&clk 229>,
+        <&clk 230>;
+      assigned-clocks = <&clk 120>,
+          <&clk 121>,
+          <&clk 106>,
+          <&clk 21>;
+      assigned-clock-parents = <&clk 22>,
+          <&clk 22>,
+          <&clk 78>,
+          <&clk 20>;
+      assigned-clock-rates = <600000000>,
+               <300000000>,
+               <800000000>,
+               <0>;
+     };
+     pgc_disp: power-domain@7 {
+      #power-domain-cells = <0>;
+      reg = <7>;
+     };
+     pgc_mipi_csi1: power-domain@8 {
+      #power-domain-cells = <0>;
+      reg = <8>;
+     };
+     pgc_mipi_csi2: power-domain@9 {
+      #power-domain-cells = <0>;
+      reg = <9>;
+     };
+     pgc_pcie2: power-domain@a {
+      #power-domain-cells = <0>;
+      reg = <10>;
+     };
+    };
+   };
+  };
+  aips2: bus@30400000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30400000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x30400000 0x30400000 0x400000>;
+   pwm1: pwm@30660000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30660000 0x10000>;
+    interrupts = <0 81 4>;
+    clocks = <&clk 191>,
+             <&clk 191>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm2: pwm@30670000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30670000 0x10000>;
+    interrupts = <0 82 4>;
+    clocks = <&clk 192>,
+             <&clk 192>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm3: pwm@30680000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30680000 0x10000>;
+    interrupts = <0 83 4>;
+    clocks = <&clk 193>,
+             <&clk 193>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   pwm4: pwm@30690000 {
+    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
+    reg = <0x30690000 0x10000>;
+    interrupts = <0 84 4>;
+    clocks = <&clk 194>,
+             <&clk 194>;
+    clock-names = "ipg", "per";
+    #pwm-cells = <3>;
+    status = "disabled";
+   };
+   system_counter: timer@306a0000 {
+    compatible = "nxp,sysctr-timer";
+    reg = <0x306a0000 0x20000>;
+    interrupts = <0 47 4>;
+    clocks = <&osc_25m>;
+    clock-names = "per";
+   };
+  };
+  aips3: bus@30800000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x30800000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x30800000 0x30800000 0x400000>,
+     <0x08000000 0x08000000 0x10000000>;
+   spdif1: spdif@30810000 {
+    compatible = "fsl,imx35-spdif";
+    reg = <0x30810000 0x10000>;
+    interrupts = <0 6 4>;
+    clocks = <&clk 236>,
+     <&clk 2>,
+     <&clk 135>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 236>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>;
+    clock-names = "core", "rxtx0",
+           "rxtx1", "rxtx2",
+           "rxtx3", "rxtx4",
+           "rxtx5", "rxtx6",
+           "rxtx7", "spba";
+    dmas = <&sdma1 8 18 0>, <&sdma1 9 18 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   ecspi1: spi@30820000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
+    reg = <0x30820000 0x10000>;
+    interrupts = <0 31 4>;
+    clocks = <&clk 179>,
+      <&clk 179>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   ecspi2: spi@30830000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
+    reg = <0x30830000 0x10000>;
+    interrupts = <0 32 4>;
+    clocks = <&clk 180>,
+      <&clk 180>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   ecspi3: spi@30840000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
+    reg = <0x30840000 0x10000>;
+    interrupts = <0 33 4>;
+    clocks = <&clk 181>,
+      <&clk 181>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   uart1: serial@30860000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30860000 0x10000>;
+    interrupts = <0 26 4>;
+    clocks = <&clk 202>,
+             <&clk 202>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   uart3: serial@30880000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30880000 0x10000>;
+    interrupts = <0 28 4>;
+    clocks = <&clk 204>,
+             <&clk 204>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   uart2: serial@30890000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30890000 0x10000>;
+    interrupts = <0 27 4>;
+    clocks = <&clk 203>,
+             <&clk 203>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 24 4 0>, <&sdma1 25 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   spdif2: spdif@308a0000 {
+    compatible = "fsl,imx35-spdif";
+    reg = <0x308a0000 0x10000>;
+    interrupts = <0 13 4>;
+    clocks = <&clk 236>,
+     <&clk 2>,
+     <&clk 136>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 236>,
+     <&clk 0>,
+     <&clk 0>,
+     <&clk 0>;
+    clock-names = "core", "rxtx0",
+           "rxtx1", "rxtx2",
+           "rxtx3", "rxtx4",
+           "rxtx5", "rxtx6",
+           "rxtx7", "spba";
+    dmas = <&sdma1 16 18 0>, <&sdma1 17 18 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai2: sai@308b0000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x308b0000 0x10000>;
+    interrupts = <0 96 4>;
+    clocks = <&clk 239>,
+      <&clk 197>,
+      <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma1 10 24 0>, <&sdma1 11 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   sai3: sai@308c0000 {
+    #sound-dai-cells = <0>;
+    compatible = "fsl,imx8mq-sai";
+    reg = <0x308c0000 0x10000>;
+    interrupts = <0 50 4>;
+    clocks = <&clk 240>,
+             <&clk 198>,
+             <&clk 0>, <&clk 0>;
+    clock-names = "bus", "mclk1", "mclk2", "mclk3";
+    dmas = <&sdma1 12 24 0>, <&sdma1 13 24 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   crypto: crypto@30900000 {
+    compatible = "fsl,sec-v4.0";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    reg = <0x30900000 0x40000>;
+    ranges = <0 0x30900000 0x40000>;
+    interrupts = <0 91 4>;
+    clocks = <&clk 116>,
+      <&clk 236>;
+    clock-names = "aclk", "ipg";
+    sec_jr0: jr@1000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x1000 0x1000>;
+     interrupts = <0 105 4>;
+     status = "disabled";
+    };
+    sec_jr1: jr@2000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x2000 0x1000>;
+     interrupts = <0 106 4>;
+    };
+    sec_jr2: jr@3000 {
+     compatible = "fsl,sec-v4.0-job-ring";
+     reg = <0x3000 0x1000>;
+     interrupts = <0 114 4>;
+    };
+   };
+   mipi_dsi: dsi@30a00000 {
+    compatible = "fsl,imx8mq-nwl-dsi";
+    reg = <0x30a00000 0x300>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    clocks = <&clk 163>,
+      <&clk 244>,
+      <&clk 245>,
+      <&clk 164>,
+      <&clk 128>;
+    clock-names = "core", "rx_esc", "tx_esc", "phy_ref", "lcdif";
+    assigned-clocks = <&clk 244>,
+        <&clk 163>,
+        <&clk 245>;
+    assigned-clock-parents = <&clk 71>,
+        <&clk 76>;
+    assigned-clock-rates = <80000000>, <266000000>, <20000000>;
+    interrupts = <0 34 4>;
+    mux-controls = <&mux 0>;
+    power-domains = <&pgc_mipi>;
+    phys = <&dphy>;
+    phy-names = "dphy";
+    resets = <&src 21>,
+      <&src 23>,
+      <&src 24>,
+      <&src 25>;
+    reset-names = "byte", "dpi", "esc", "pclk";
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      #address-cells = <1>;
+      #size-cells = <0>;
+      mipi_dsi_lcdif_in: endpoint@0 {
+       reg = <0>;
+       remote-endpoint = <&lcdif_mipi_dsi>;
+      };
+     };
+    };
+   };
+   dphy: dphy@30a00300 {
+    compatible = "fsl,imx8mq-mipi-dphy";
+    reg = <0x30a00300 0x100>;
+    clocks = <&clk 164>;
+    clock-names = "phy_ref";
+    assigned-clocks = <&clk 33>,
+        <&clk 36>,
+        <&clk 164>,
+        <&clk 35>;
+    assigned-clock-parents = <&clk 2>,
+        <&clk 35>,
+        <&clk 37>;
+    assigned-clock-rates = <0>, <0>, <24000000>, <594000000>;
+    #phy-cells = <0>;
+    power-domains = <&pgc_mipi>;
+    status = "disabled";
+   };
+   i2c1: i2c@30a20000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a20000 0x10000>;
+    interrupts = <0 35 4>;
+    clocks = <&clk 184>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   i2c2: i2c@30a30000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a30000 0x10000>;
+    interrupts = <0 36 4>;
+    clocks = <&clk 185>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   i2c3: i2c@30a40000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a40000 0x10000>;
+    interrupts = <0 37 4>;
+    clocks = <&clk 186>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   i2c4: i2c@30a50000 {
+    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
+    reg = <0x30a50000 0x10000>;
+    interrupts = <0 38 4>;
+    clocks = <&clk 187>;
+    #address-cells = <1>;
+    #size-cells = <0>;
+    status = "disabled";
+   };
+   uart4: serial@30a60000 {
+    compatible = "fsl,imx8mq-uart",
+                 "fsl,imx6q-uart";
+    reg = <0x30a60000 0x10000>;
+    interrupts = <0 29 4>;
+    clocks = <&clk 205>,
+             <&clk 205>;
+    clock-names = "ipg", "per";
+    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
+    dma-names = "rx", "tx";
+    status = "disabled";
+   };
+   mipi_csi1: csi@30a70000 {
+    compatible = "fsl,imx8mq-mipi-csi2";
+    reg = <0x30a70000 0x1000>;
+    clocks = <&clk 167>,
+       <&clk 169>,
+       <&clk 168>;
+    clock-names = "core", "esc", "ui";
+    assigned-clocks = <&clk 167>,
+        <&clk 168>,
+        <&clk 169>;
+    assigned-clock-rates = <266000000>, <333000000>, <66000000>;
+    assigned-clock-parents = <&clk 76>,
+     <&clk 87>,
+     <&clk 78>;
+    power-domains = <&pgc_mipi_csi1>;
+    resets = <&src 38>,
+      <&src 39>,
+      <&src 40>;
+    fsl,mipi-phy-gpr = <&iomuxc_gpr 0x88>;
+    interconnects = <&noc 14 &noc 2>;
+    interconnect-names = "dram";
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@1 {
+      reg = <1>;
+      csi1_mipi_ep: endpoint {
+       remote-endpoint = <&csi1_ep>;
+      };
+     };
+    };
+   };
+   csi1: csi@30a90000 {
+    compatible = "fsl,imx8mq-csi";
+    reg = <0x30a90000 0x10000>;
+    interrupts = <0 42 4>;
+    clocks = <&clk 224>;
+    clock-names = "mclk";
+    status = "disabled";
+    port {
+     csi1_ep: endpoint {
+      remote-endpoint = <&csi1_mipi_ep>;
+     };
+    };
+   };
+   mipi_csi2: csi@30b60000 {
+    compatible = "fsl,imx8mq-mipi-csi2";
+    reg = <0x30b60000 0x1000>;
+    clocks = <&clk 170>,
+       <&clk 172>,
+       <&clk 171>;
+    clock-names = "core", "esc", "ui";
+    assigned-clocks = <&clk 170>,
+        <&clk 171>,
+        <&clk 172>;
+    assigned-clock-rates = <266000000>, <333000000>, <66000000>;
+    assigned-clock-parents = <&clk 76>,
+     <&clk 87>,
+     <&clk 78>;
+    power-domains = <&pgc_mipi_csi2>;
+    resets = <&src 41>,
+      <&src 42>,
+      <&src 43>;
+    fsl,mipi-phy-gpr = <&iomuxc_gpr 0xa4>;
+    interconnects = <&noc 15 &noc 2>;
+    interconnect-names = "dram";
+    status = "disabled";
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@1 {
+      reg = <1>;
+      csi2_mipi_ep: endpoint {
+       remote-endpoint = <&csi2_ep>;
+      };
+     };
+    };
+   };
+   csi2: csi@30b80000 {
+    compatible = "fsl,imx8mq-csi";
+    reg = <0x30b80000 0x10000>;
+    interrupts = <0 43 4>;
+    clocks = <&clk 225>;
+    clock-names = "mclk";
+    status = "disabled";
+    port {
+     csi2_ep: endpoint {
+      remote-endpoint = <&csi2_mipi_ep>;
+     };
+    };
+   };
+   mu: mailbox@30aa0000 {
+    compatible = "fsl,imx8mq-mu", "fsl,imx6sx-mu";
+    reg = <0x30aa0000 0x10000>;
+    interrupts = <0 88 4>;
+    clocks = <&clk 253>;
+    #mbox-cells = <2>;
+   };
+   usdhc1: mmc@30b40000 {
+    compatible = "fsl,imx8mq-usdhc",
+                 "fsl,imx7d-usdhc";
+    reg = <0x30b40000 0x10000>;
+    interrupts = <0 22 4>;
+    clocks = <&clk 236>,
+             <&clk 105>,
+             <&clk 210>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   usdhc2: mmc@30b50000 {
+    compatible = "fsl,imx8mq-usdhc",
+                 "fsl,imx7d-usdhc";
+    reg = <0x30b50000 0x10000>;
+    interrupts = <0 23 4>;
+    clocks = <&clk 236>,
+             <&clk 105>,
+             <&clk 211>;
+    clock-names = "ipg", "ahb", "per";
+    fsl,tuning-start-tap = <20>;
+    fsl,tuning-step = <2>;
+    bus-width = <4>;
+    status = "disabled";
+   };
+   qspi0: spi@30bb0000 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    compatible = "fsl,imx8mq-qspi", "fsl,imx7d-qspi";
+    reg = <0x30bb0000 0x10000>,
+          <0x08000000 0x10000000>;
+    reg-names = "QuadSPI", "QuadSPI-memory";
+    interrupts = <0 107 4>;
+    clocks = <&clk 195>,
+      <&clk 195>;
+    clock-names = "qspi_en", "qspi";
+    status = "disabled";
+   };
+   sdma1: dma-controller@30bd0000 {
+    compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma";
+    reg = <0x30bd0000 0x10000>;
+    interrupts = <0 2 4>;
+    clocks = <&clk 227>,
+      <&clk 116>;
+    clock-names = "ipg", "ahb";
+    #dma-cells = <3>;
+    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+   };
+   fec1: ethernet@30be0000 {
+    compatible = "fsl,imx8mq-fec", "fsl,imx6sx-fec";
+    reg = <0x30be0000 0x10000>;
+    interrupts = <0 118 4>,
+                 <0 119 4>,
+          <0 120 4>,
+          <0 121 4>;
+    clocks = <&clk 182>,
+             <&clk 182>,
+             <&clk 138>,
+             <&clk 137>,
+             <&clk 139>;
+    clock-names = "ipg", "ahb", "ptp",
+                  "enet_clk_ref", "enet_out";
+    assigned-clocks = <&clk 104>,
+        <&clk 138>,
+        <&clk 137>,
+        <&clk 139>;
+    assigned-clock-parents = <&clk 76>,
+        <&clk 80>,
+        <&clk 81>,
+        <&clk 79>;
+    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
+    fsl,num-tx-queues = <3>;
+    fsl,num-rx-queues = <3>;
+    nvmem-cells = <&fec_mac_address>;
+    nvmem-cell-names = "mac-address";
+    fsl,stop-mode = <&iomuxc_gpr 0x10 3>;
+    status = "disabled";
+   };
+  };
+  noc: interconnect@32700000 {
+   compatible = "fsl,imx8mq-noc", "fsl,imx8m-noc";
+   reg = <0x32700000 0x100000>;
+   clocks = <&clk 113>;
+   fsl,ddrc = <&ddrc>;
+   #interconnect-cells = <1>;
+   operating-points-v2 = <&noc_opp_table>;
+   noc_opp_table: opp-table {
+    compatible = "operating-points-v2";
+    opp-133000000 {
+     opp-hz = /bits/ 64 <133333333>;
+    };
+    opp-400000000 {
+     opp-hz = /bits/ 64 <400000000>;
+    };
+    opp-800000000 {
+     opp-hz = /bits/ 64 <800000000>;
+    };
+   };
+  };
+  aips4: bus@32c00000 {
+   compatible = "fsl,aips-bus", "simple-bus";
+   reg = <0x32c00000 0x400000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x32c00000 0x32c00000 0x400000>;
+   irqsteer: interrupt-controller@32e2d000 {
+    compatible = "fsl,imx8m-irqsteer", "fsl,imx-irqsteer";
+    reg = <0x32e2d000 0x1000>;
+    interrupts = <0 18 4>;
+    clocks = <&clk 248>;
+    clock-names = "ipg";
+    fsl,channel = <0>;
+    fsl,num-irqs = <64>;
+    interrupt-controller;
+    #interrupt-cells = <1>;
+   };
+  };
+  gpu: gpu@38000000 {
+   compatible = "vivante,gc";
+   reg = <0x38000000 0x40000>;
+   interrupts = <0 3 4>;
+   clocks = <&clk 215>,
+            <&clk 102>,
+            <&clk 111>,
+            <&clk 112>;
+   clock-names = "core", "shader", "bus", "reg";
+   #cooling-cells = <2>;
+   assigned-clocks = <&clk 97>,
+                     <&clk 100>,
+                     <&clk 111>,
+                     <&clk 112>,
+                     <&clk 16>;
+   assigned-clock-parents = <&clk 17>,
+                            <&clk 17>,
+                            <&clk 17>,
+                            <&clk 17>,
+                            <&clk 15>;
+   assigned-clock-rates = <800000000>, <800000000>,
+                          <800000000>, <800000000>, <0>;
+   power-domains = <&pgc_gpu>;
+  };
+  usb_dwc3_0: usb@38100000 {
+   compatible = "fsl,imx8mq-dwc3", "snps,dwc3";
+   reg = <0x38100000 0x10000>;
+   clocks = <&clk 206>,
+            <&clk 152>,
+     <&clk 1>;
+   clock-names = "bus_early", "ref", "suspend";
+   assigned-clocks = <&clk 110>,
+                     <&clk 152>;
+   assigned-clock-parents = <&clk 86>,
+                            <&clk 72>;
+   assigned-clock-rates = <500000000>, <100000000>;
+   interrupts = <0 40 4>;
+   phys = <&usb3_phy0>, <&usb3_phy0>;
+   phy-names = "usb2-phy", "usb3-phy";
+   power-domains = <&pgc_otg1>;
+   snps,parkmode-disable-ss-quirk;
+   status = "disabled";
+  };
+  usb3_phy0: usb-phy@381f0040 {
+   compatible = "fsl,imx8mq-usb-phy";
+   reg = <0x381f0040 0x40>;
+   clocks = <&clk 208>;
+   clock-names = "phy";
+   assigned-clocks = <&clk 153>;
+   assigned-clock-parents = <&clk 72>;
+   assigned-clock-rates = <100000000>;
+   #phy-cells = <0>;
+   status = "disabled";
+  };
+  usb_dwc3_1: usb@38200000 {
+   compatible = "fsl,imx8mq-dwc3", "snps,dwc3";
+   reg = <0x38200000 0x10000>;
+   clocks = <&clk 207>,
+            <&clk 152>,
+     <&clk 1>;
+   clock-names = "bus_early", "ref", "suspend";
+   assigned-clocks = <&clk 110>,
+                     <&clk 152>;
+   assigned-clock-parents = <&clk 86>,
+                            <&clk 72>;
+   assigned-clock-rates = <500000000>, <100000000>;
+   interrupts = <0 41 4>;
+   phys = <&usb3_phy1>, <&usb3_phy1>;
+   phy-names = "usb2-phy", "usb3-phy";
+   power-domains = <&pgc_otg2>;
+   snps,parkmode-disable-ss-quirk;
+   status = "disabled";
+  };
+  usb3_phy1: usb-phy@382f0040 {
+   compatible = "fsl,imx8mq-usb-phy";
+   reg = <0x382f0040 0x40>;
+   clocks = <&clk 209>;
+   clock-names = "phy";
+   assigned-clocks = <&clk 153>;
+   assigned-clock-parents = <&clk 72>;
+   assigned-clock-rates = <100000000>;
+   #phy-cells = <0>;
+   status = "disabled";
+  };
+  vpu_g1: video-codec@38300000 {
+   compatible = "nxp,imx8mq-vpu-g1";
+   reg = <0x38300000 0x10000>;
+   interrupts = <0 7 4>;
+   clocks = <&clk 229>;
+   power-domains = <&vpu_blk_ctrl 0>;
+  };
+  vpu_g2: video-codec@38310000 {
+   compatible = "nxp,imx8mq-vpu-g2";
+   reg = <0x38310000 0x10000>;
+   interrupts = <0 8 4>;
+   clocks = <&clk 230>;
+   power-domains = <&vpu_blk_ctrl 1>;
+  };
+  vpu_blk_ctrl: blk-ctrl@38320000 {
+   compatible = "fsl,imx8mq-vpu-blk-ctrl";
+   reg = <0x38320000 0x100>;
+   power-domains = <&pgc_vpu>, <&pgc_vpu>, <&pgc_vpu>;
+   power-domain-names = "bus", "g1", "g2";
+   clocks = <&clk 229>,
+     <&clk 230>;
+   clock-names = "g1", "g2";
+   #power-domain-cells = <1>;
+  };
+  pcie0: pcie@33800000 {
+   compatible = "fsl,imx8mq-pcie";
+   reg = <0x33800000 0x400000>,
+         <0x1ff00000 0x80000>;
+   reg-names = "dbi", "config";
+   #address-cells = <3>;
+   #size-cells = <2>;
+   device_type = "pci";
+   bus-range = <0x00 0xff>;
+   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000>,
+     <0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
+   num-lanes = <1>;
+   interrupts = <0 122 4>;
+   interrupt-names = "msi";
+   #interrupt-cells = <1>;
+   interrupt-map-mask = <0 0 0 0x7>;
+   interrupt-map = <0 0 0 1 &gic 0 125 4>,
+                   <0 0 0 2 &gic 0 124 4>,
+                   <0 0 0 3 &gic 0 123 4>,
+                   <0 0 0 4 &gic 0 122 4>;
+   fsl,max-link-speed = <2>;
+   linux,pci-domain = <0>;
+   clocks = <&clk 189>,
+     <&clk 125>,
+     <&clk 125>,
+     <&clk 126>;
+   clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_aux";
+   power-domains = <&pgc_pcie>;
+   resets = <&src 26>,
+            <&src 28>,
+            <&src 29>;
+   reset-names = "pciephy", "apps", "turnoff";
+   assigned-clocks = <&clk 124>,
+                     <&clk 125>,
+                     <&clk 126>;
+   assigned-clock-parents = <&clk 84>,
+                            <&clk 80>,
+                            <&clk 71>;
+   assigned-clock-rates = <250000000>, <100000000>,
+                          <10000000>;
+   status = "disabled";
+  };
+  pcie1: pcie@33c00000 {
+   compatible = "fsl,imx8mq-pcie";
+   reg = <0x33c00000 0x400000>,
+         <0x27f00000 0x80000>;
+   reg-names = "dbi", "config";
+   #address-cells = <3>;
+   #size-cells = <2>;
+   device_type = "pci";
+   bus-range = <0x00 0xff>;
+   ranges = <0x81000000 0 0x00000000 0x27f80000 0 0x00010000>,
+     <0x82000000 0 0x20000000 0x20000000 0 0x07f00000>;
+   num-lanes = <1>;
+   interrupts = <0 74 4>;
+   interrupt-names = "msi";
+   #interrupt-cells = <1>;
+   interrupt-map-mask = <0 0 0 0x7>;
+   interrupt-map = <0 0 0 1 &gic 0 77 4>,
+     <0 0 0 2 &gic 0 76 4>,
+     <0 0 0 3 &gic 0 75 4>,
+     <0 0 0 4 &gic 0 74 4>;
+   fsl,max-link-speed = <2>;
+   linux,pci-domain = <1>;
+   clocks = <&clk 190>,
+     <&clk 174>,
+     <&clk 174>,
+     <&clk 175>;
+   clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_aux";
+   power-domains = <&pgc_pcie>;
+   resets = <&src 34>,
+            <&src 36>,
+            <&src 37>;
+   reset-names = "pciephy", "apps", "turnoff";
+   assigned-clocks = <&clk 173>,
+                     <&clk 174>,
+                     <&clk 175>;
+   assigned-clock-parents = <&clk 84>,
+                            <&clk 80>,
+                            <&clk 71>;
+   assigned-clock-rates = <250000000>, <100000000>,
+                          <10000000>;
+   status = "disabled";
+  };
+  pcie1_ep: pcie-ep@33c00000 {
+   compatible = "fsl,imx8mq-pcie-ep";
+   reg = <0x33c00000 0x000400000>,
+         <0x20000000 0x08000000>;
+   reg-names = "dbi", "addr_space";
+   num-lanes = <1>;
+   interrupts = <0 80 4>;
+   interrupt-names = "dma";
+   fsl,max-link-speed = <2>;
+   clocks = <&clk 190>,
+     <&clk 174>,
+     <&clk 174>,
+     <&clk 175>;
+   clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_aux";
+   power-domains = <&pgc_pcie>;
+   resets = <&src 34>,
+     <&src 36>,
+     <&src 37>;
+   reset-names = "pciephy", "apps", "turnoff";
+   assigned-clocks = <&clk 173>,
+       <&clk 174>,
+       <&clk 175>;
+   assigned-clock-parents = <&clk 84>,
+       <&clk 80>,
+       <&clk 71>;
+   assigned-clock-rates = <250000000>, <100000000>,
+            <10000000>;
+   num-ib-windows = <4>;
+   num-ob-windows = <4>;
+   status = "disabled";
+  };
+  gic: interrupt-controller@38800000 {
+   compatible = "arm,gic-v3";
+   reg = <0x38800000 0x10000>,
+         <0x38880000 0xc0000>,
+         <0x31000000 0x2000>,
+         <0x31010000 0x2000>,
+         <0x31020000 0x2000>;
+   #interrupt-cells = <3>;
+   interrupt-controller;
+   interrupts = <1 9 4>;
+   interrupt-parent = <&gic>;
+  };
+  ddrc: memory-controller@3d400000 {
+   compatible = "fsl,imx8mq-ddrc", "fsl,imx8m-ddrc";
+   reg = <0x3d400000 0x400000>;
+   clock-names = "core", "pll", "alt", "apb";
+   clocks = <&clk 252>,
+     <&clk 234>,
+     <&clk 118>,
+     <&clk 119>;
+   status = "disabled";
+  };
+  ddr-pmu@3d800000 {
+   compatible = "fsl,imx8mq-ddr-pmu", "fsl,imx8m-ddr-pmu";
+   reg = <0x3d800000 0x400000>;
+   interrupt-parent = <&gic>;
+   interrupts = <0 98 4>;
+  };
+ };
+};
+/ {
+ model = "MNT Reform 2";
+ compatible = "boundary,imx8mq-nitrogen8m_som", "fsl,imx8mq";
+ chassis-type = "laptop";
+ chosen {
+  stdout-path = "serial0:115200n8";
+ };
+ memory@40000000 {
+  device_type = "memory";
+  reg = <0x00000000 0x40000000 0 0xc0000000>;
+ };
+ reg_vref_0v9: regulator-vref-0v9 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-0v9";
+  regulator-min-microvolt = <900000>;
+  regulator-max-microvolt = <900000>;
+  regulator-always-on;
+ };
+ reg_vref_1v2: regulator-vref-1v2 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-1v2";
+  regulator-min-microvolt = <1200000>;
+  regulator-max-microvolt = <1200000>;
+  regulator-always-on;
+ };
+ reg_vref_1v8: regulator-vref-1v8 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-1v8";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  regulator-always-on;
+ };
+ reg_vref_2v5: regulator-vref-2v5 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-2v5";
+  regulator-min-microvolt = <2500000>;
+  regulator-max-microvolt = <2500000>;
+  regulator-always-on;
+ };
+ reg_vref_3v3: regulator-vref-3v3 {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-3v3";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  regulator-always-on;
+ };
+ reg_vref_5v: regulator-vref-5v {
+  compatible = "regulator-fixed";
+  regulator-name = "vref-5v";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-always-on;
+ };
+ reg_main_1v8: regulator-main-1v8 {
+  compatible = "regulator-fixed";
+  regulator-name = "1V8";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  vin-supply = <&reg_vref_3v3>;
+ };
+ reg_main_1v2: regulator-main-1v2 {
+  compatible = "regulator-fixed";
+  regulator-name = "1V2";
+  regulator-min-microvolt = <1200000>;
+  regulator-max-microvolt = <1200000>;
+  vin-supply = <&reg_vref_5v>;
+ };
+ backlight: backlight {
+  compatible = "pwm-backlight";
+  pwms = <&pwm2 0 10000 0>;
+  enable-gpios = <&gpio1 10 0>;
+  brightness-levels = <0 8 16 32 64 128 160 200 255>;
+  default-brightness-level = <8>;
+ };
+ panel {
+  compatible = "innolux,n125hce-gn1", "simple-panel";
+  power-supply = <&reg_vref_3v3>;
+  backlight = <&backlight>;
+  no-hpd;
+  port {
+   panel_in: endpoint {
+    remote-endpoint = <&edp_bridge_out>;
+   };
+  };
+ };
+ sound {
+  compatible = "fsl,imx-audio-wm8960";
+  audio-cpu = <&sai2>;
+  audio-codec = <&wm8960>;
+  audio-routing =
+   "Headphone Jack", "HP_L",
+   "Headphone Jack", "HP_R",
+   "Ext Spk", "SPK_LP",
+   "Ext Spk", "SPK_LN",
+   "Ext Spk", "SPK_RP",
+   "Ext Spk", "SPK_RN",
+   "LINPUT1", "Mic Jack",
+   "Mic Jack", "MICB",
+   "LINPUT2", "Line In Jack",
+   "RINPUT2", "Line In Jack";
+  model = "wm8960-audio";
+ };
+ pcie1_refclk: pcie1-refclk {
+  compatible = "fixed-clock";
+  #clock-cells = <0>;
+  clock-frequency = <100000000>;
+ };
+};
+&A53_0 {
+ cpu-supply = <&reg_arm_dram>;
+};
+&A53_1 {
+ cpu-supply = <&reg_arm_dram>;
+};
+&A53_2 {
+ cpu-supply = <&reg_arm_dram>;
+};
+&A53_3 {
+ cpu-supply = <&reg_arm_dram>;
+};
+/ {
+ soc@0 {
+  bus@32c00000 {
+   dcss: display-controller@32e00000 {
+    status = "okay";
+    compatible = "nxp,imx8mq-dcss";
+    reg = <0x32e00000 0x2d000>, <0x32e2f000 0x1000>;
+    interrupts = <6>, <8>, <9>;
+    interrupt-names = "ctxld", "ctxld_kick", "vblank";
+    interrupt-parent = <&irqsteer>;
+    clocks = <&clk 248>,
+     <&clk 247>,
+     <&clk 249>,
+     <&clk 127>,
+     <&clk 122>,
+     <&clk 266>,
+     <&hdmi_phy_27m>;
+    clock-names = "apb", "axi", "rtrm", "pix", "dtrc", "pll_src", "pll_phy_ref";
+    assigned-clocks = <&clk 107>,
+     <&clk 109>,
+     <&clk 266>,
+     <&clk 33>,
+     <&clk 127>;
+    assigned-clock-parents = <&clk 78>,
+     <&clk 78>,
+     <&clk 3>,
+     <&clk 2>,
+     <&clk 37>;
+    assigned-clock-rates = <800000000>,
+     <400000000>,
+     <27000000>,
+     <25000000>,
+     <594000000>;
+    ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+     port@0 {
+      reg = <0>;
+      #address-cells = <1>;
+      #size-cells = <0>;
+      dcss_dsi_out: endpoint@0 {
+       reg = <0>;
+        remote-endpoint = <&mipi_dsi_in>;
+      };
+     };
+    };
+   };
+  };
+ };
+};
+&lcdif {
+ status = "okay";
+ /delete-node/ port;
+};
 &dphy {
-	assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
-	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_800M>;
-	assigned-clock-rates = <25000000>;
-	status = "okay";
+ status = "okay";
+ assigned-clocks = <&clk 164>;
+ assigned-clock-parents = <&clk 78>;
+ assigned-clock-rates = <25000000>;
 };
-
 &fec1 {
-	status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_fec1>;
+ phy-mode = "rgmii-id";
+ phy-handle = <&ethphy0>;
+ fsl,magic-packet;
+ status = "okay";
+ mdio {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  ethphy0: ethernet-phy@4 {
+   compatible = "ethernet-phy-ieee802.3-c22";
+   reg = <4>;
+   interrupts = <&gpio1 11 8>;
+   reset-gpios = <&gpio1 9 1>;
+   reset-assert-us = <10000>;
+   reset-deassert-us = <300>;
+  };
+ };
+};
+&i2c1 {
+ clock-frequency = <400000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c1>;
+ status = "okay";
+ i2cmux@70 {
+  compatible = "nxp,pca9546";
+  pinctrl-names = "default";
+  pinctrl-0 = <&pinctrl_i2c1_pca9546>;
+  reg = <0x70>;
+  reset-gpios = <&gpio1 4 1>;
+  #address-cells = <1>;
+  #size-cells = <0>;
+  i2c1a: i2c1@0 {
+   reg = <0>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg_arm_dram: fan53555@60 {
+    compatible = "fcs,fan53555";
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_reg_arm_dram>;
+    reg = <0x60>;
+    regulator-min-microvolt = <900000>;
+    regulator-max-microvolt = <1000000>;
+    regulator-ramp-delay = <8000>;
+    regulator-always-on;
+    vsel-gpios = <&gpio3 24 0>;
+   };
+  };
+  i2c1b: i2c1@1 {
+   reg = <1>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg_dram_1p1v: fan53555@60 {
+    compatible = "fcs,fan53555";
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_reg_dram_1p1v>;
+    reg = <0x60>;
+    regulator-min-microvolt = <1100000>;
+    regulator-max-microvolt = <1100000>;
+    regulator-ramp-delay = <8000>;
+    regulator-always-on;
+    vsel-gpios = <&gpio2 11 0>;
+   };
+  };
+  i2c1c: i2c1@2 {
+   reg = <2>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg_soc_gpu_vpu: fan53555@60 {
+    compatible = "fcs,fan53555";
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_reg_soc_gpu_vpu>;
+    reg = <0x60>;
+    regulator-min-microvolt = <900000>;
+    regulator-max-microvolt = <1000000>;
+    regulator-ramp-delay = <8000>;
+    regulator-always-on;
+    vsel-gpios = <&gpio2 20 0>;
+   };
+  };
+  i2c1d: i2c1@3 {
+   reg = <3>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+  };
+ };
+};
+&i2c2 {
+ status = "disabled";
 };
-
 &i2c3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	wm8960: codec@1a {
-		compatible = "wlf,wm8960";
-		reg = <0x1a>;
-		clocks = <&clk IMX8MQ_CLK_SAI2_ROOT>;
-		clock-names = "mclk";
-		#sound-dai-cells = <0>;
-	};
-
-	rtc@68 {
-		compatible = "nxp,pcf8523";
-		reg = <0x68>;
-	};
-};
-
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c3>;
+ status = "okay";
+ wm8960: codec@1a {
+  compatible = "wlf,wm8960";
+  reg = <0x1a>;
+  clocks = <&clk 197>;
+  clock-names = "mclk";
+  #sound-dai-cells = <0>;
+ };
+ pcf8523: pcf8523@68 {
+  compatible = "nxp,pcf8523";
+  reg = <0x68>;
+ };
+};
 &i2c4 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c4>;
-	clock-frequency = <400000>;
-	status = "okay";
-
-	edp_bridge: bridge@2c {
-		compatible = "ti,sn65dsi86";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_edp_bridge>;
-		reg = <0x2c>;
-		enable-gpios = <&gpio3 20 GPIO_ACTIVE_HIGH>;
-		vccio-supply = <&reg_main_1v8>;
-		vpll-supply = <&reg_main_1v8>;
-		vcca-supply = <&reg_main_1v2>;
-		vcc-supply = <&reg_main_1v2>;
-
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			port@0 {
-				reg = <0>;
-
-				edp_bridge_in: endpoint {
-					remote-endpoint = <&mipi_dsi_out>;
-				};
-			};
-
-			port@1 {
-				reg = <1>;
-
-				edp_bridge_out: endpoint {
-					remote-endpoint = <&panel_in>;
-				};
-			};
-		};
-	};
-};
-
-&lcdif {
-	assigned-clocks = <&clk IMX8MQ_CLK_LCDIF_PIXEL>;
-	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_800M>;
-	/delete-property/assigned-clock-rates;
-	status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c4>;
+ status = "okay";
+ edp_bridge: sn65dsi86@2c {
+  compatible = "ti,sn65dsi86";
+  reg = <0x2c>;
+  enable-gpios = <&gpio3 20 0>;
+  vccio-supply = <&reg_main_1v8>;
+  vpll-supply = <&reg_main_1v8>;
+  vcca-supply = <&reg_main_1v2>;
+  vcc-supply = <&reg_main_1v2>;
+  ports {
+   #address-cells = <1>;
+   #size-cells = <0>;
+   port@0 {
+    reg = <0>;
+    edp_bridge_in: endpoint {
+     remote-endpoint = <&mipi_dsi_out>;
+    };
+   };
+   port@1 {
+    reg = <1>;
+    edp_bridge_out: endpoint {
+     remote-endpoint = <&panel_in>;
+    };
+   };
+  };
+ };
+};
+&iomuxc {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_hog>;
+ pinctrl_hog: hoggrp {
+  fsl,pins = <
+  0x144 0x3AC 0x000 0x5 0x0 0x19
+  0x060 0x2C8 0x000 0x0 0x0 0x56
+  >;
+ };
+ pinctrl_fec1: fec1grp {
+  fsl,pins = <
+  0x068 0x2D0 0x000 0x0 0x0 0x3
+  0x06C 0x2D4 0x4C0 0x0 0x1 0x23
+  0x080 0x2E8 0x000 0x0 0x0 0x1f
+  0x084 0x2EC 0x000 0x0 0x0 0x1f
+  0x07C 0x2E4 0x000 0x0 0x0 0x1f
+  0x078 0x2E0 0x000 0x0 0x0 0x1f
+  0x074 0x2DC 0x000 0x0 0x0 0x1f
+  0x070 0x2D8 0x000 0x0 0x0 0x1f
+  0x088 0x2F0 0x000 0x0 0x0 0x91
+  0x08C 0x2F4 0x000 0x0 0x0 0xd1
+  0x090 0x2F8 0x000 0x0 0x0 0x91
+  0x094 0x2FC 0x000 0x0 0x0 0x91
+  0x098 0x300 0x000 0x0 0x0 0x91
+  0x09C 0x304 0x000 0x0 0x0 0xd1
+  0x04C 0x2B4 0x000 0x0 0x0 0x1
+  0x054 0x2BC 0x000 0x0 0x0 0x41
+  >;
+ };
+ pinctrl_i2c1: i2c1grp {
+  fsl,pins = <
+  0x214 0x47C 0x000 0x0 0x0 0x40000022
+  0x218 0x480 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_i2c1_pca9546: i2c1-pca9546grp {
+  fsl,pins = <
+  0x038 0x2A0 0x000 0x0 0x0 0x46
+  >;
+ };
+ pinctrl_i2c2: i2c2grp {
+  fsl,pins = <
+  0x21C 0x484 0x000 0x0 0x0 0x40000022
+  0x220 0x488 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_i2c3: i2c3grp {
+  fsl,pins = <
+  0x224 0x48C 0x000 0x0 0x0 0x40000022
+  0x228 0x490 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_i2c4: i2c4grp {
+  fsl,pins = <
+  0x22C 0x494 0x000 0x0 0x0 0x40000022
+  0x230 0x498 0x000 0x0 0x0 0x40000022
+  >;
+ };
+ pinctrl_pcie0: pcie0grp {
+  fsl,pins = <
+  0x1F8 0x460 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_pcie1: pcie1grp {
+  fsl,pins = <
+  0x150 0x3B8 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_pwm2: pwm2grp {
+  fsl,pins = <
+  0x1EC 0x454 0x000 0x1 0x0 0x16
+  >;
+ };
+ pinctrl_pwm3: pwm3grp {
+  fsl,pins = <
+  0x1E8 0x450 0x000 0x1 0x0 0x16
+  >;
+ };
+ pinctrl_pwm4: pwm4grp {
+  fsl,pins = <
+  0x1E4 0x44C 0x000 0x1 0x0 0x16
+  >;
+ };
+ pinctrl_reg_arm_dram: reg-arm-dram {
+  fsl,pins = <
+  0x154 0x3BC 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_reg_dram_1p1v: reg-dram-1p1v {
+  fsl,pins = <
+  0x0CC 0x334 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_reg_soc_gpu_vpu: reg-soc-gpu-vpu {
+  fsl,pins = <
+  0x0F0 0x358 0x000 0x5 0x0 0x16
+  >;
+ };
+ pinctrl_sai2: sai2grp {
+  fsl,pins = <
+  0x1B8 0x420 0x000 0x0 0x0 0xd6
+  0x1B0 0x418 0x000 0x0 0x0 0xd6
+  0x1C0 0x428 0x000 0x0 0x0 0xd6
+  0x1BC 0x424 0x000 0x0 0x0 0xd6
+  0x1B4 0x41C 0x000 0x0 0x0 0xd6
+  0x1C8 0x430 0x000 0x0 0x0 0xd6
+  0x1C4 0x42C 0x000 0x0 0x0 0xd6
+  >;
+ };
+ pinctrl_uart1: uart1grp {
+  fsl,pins = <
+  0x234 0x49C 0x4F4 0x0 0x0 0x45
+  0x238 0x4A0 0x000 0x0 0x0 0x45
+  >;
+ };
+ pinctrl_uart2: uart2grp {
+  fsl,pins = <
+  0x23C 0x4A4 0x4FC 0x0 0x0 0x45
+  0x240 0x4A8 0x000 0x0 0x0 0x45
+  >;
+ };
+ pinctrl_uart3: uart3grp {
+  fsl,pins = <
+  0x244 0x4AC 0x504 0x0 0x2 0x45
+  0x248 0x4B0 0x000 0x0 0x0 0x45
+  >;
+ };
+ pinctrl_usdhc1: usdhc1grp {
+  fsl,pins = <
+  0x0A0 0x308 0x000 0x0 0x0 0x83
+  0x0A4 0x30C 0x000 0x0 0x0 0xc3
+  0x0A8 0x310 0x000 0x0 0x0 0xc3
+  0x0AC 0x314 0x000 0x0 0x0 0xc3
+  0x0B0 0x318 0x000 0x0 0x0 0xc3
+  0x0B4 0x31C 0x000 0x0 0x0 0xc3
+  0x0B8 0x320 0x000 0x0 0x0 0xc3
+  0x0BC 0x324 0x000 0x0 0x0 0xc3
+  0x0C0 0x328 0x000 0x0 0x0 0xc3
+  0x0C4 0x32C 0x000 0x0 0x0 0xc3
+  0x0C8 0x330 0x000 0x5 0x0 0x41
+  >;
+ };
+ pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
+  fsl,pins = <
+  0x0A0 0x308 0x000 0x0 0x0 0x8d
+  0x0A4 0x30C 0x000 0x0 0x0 0xcd
+  0x0A8 0x310 0x000 0x0 0x0 0xcd
+  0x0AC 0x314 0x000 0x0 0x0 0xcd
+  0x0B0 0x318 0x000 0x0 0x0 0xcd
+  0x0B4 0x31C 0x000 0x0 0x0 0xcd
+  0x0B8 0x320 0x000 0x0 0x0 0xcd
+  0x0BC 0x324 0x000 0x0 0x0 0xcd
+  0x0C0 0x328 0x000 0x0 0x0 0xcd
+  0x0C4 0x32C 0x000 0x0 0x0 0xcd
+  >;
+ };
+ pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
+  fsl,pins = <
+  0x0A0 0x308 0x000 0x0 0x0 0x9f
+  0x0A4 0x30C 0x000 0x0 0x0 0xdf
+  0x0A8 0x310 0x000 0x0 0x0 0xdf
+  0x0AC 0x314 0x000 0x0 0x0 0xdf
+  0x0B0 0x318 0x000 0x0 0x0 0xdf
+  0x0B4 0x31C 0x000 0x0 0x0 0xdf
+  0x0B8 0x320 0x000 0x0 0x0 0xdf
+  0x0BC 0x324 0x000 0x0 0x0 0xdf
+  0x0C0 0x328 0x000 0x0 0x0 0xdf
+  0x0C4 0x32C 0x000 0x0 0x0 0xdf
+  >;
+ };
+ pinctrl_usdhc2: usdhc2grp {
+  fsl,pins = <
+  0x0D4 0x33C 0x000 0x0 0x0 0x03
+  0x0D8 0x340 0x000 0x0 0x0 0xc3
+  0x0DC 0x344 0x000 0x0 0x0 0xc3
+  0x0E0 0x348 0x000 0x0 0x0 0xc3
+  0x0E4 0x34C 0x000 0x0 0x0 0xc3
+  0x0E8 0x350 0x000 0x0 0x0 0xc
+  >;
+ };
+ pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
+  fsl,pins = <
+  0x0D4 0x33C 0x000 0x0 0x0 0x0d
+  0x0D8 0x340 0x000 0x0 0x0 0xcd
+  0x0DC 0x344 0x000 0x0 0x0 0xcd
+  0x0E0 0x348 0x000 0x0 0x0 0xcd
+  0x0E4 0x34C 0x000 0x0 0x0 0xcd
+  0x0E8 0x350 0x000 0x0 0x0 0xcd
+  >;
+ };
+ pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
+  fsl,pins = <
+  0x0D4 0x33C 0x000 0x0 0x0 0x1e
+  0x0D8 0x340 0x000 0x0 0x0 0xce
+  0x0DC 0x344 0x000 0x0 0x0 0xce
+  0x0E0 0x348 0x000 0x0 0x0 0xce
+  0x0E4 0x34C 0x000 0x0 0x0 0xce
+  0x0E8 0x350 0x000 0x0 0x0 0xce
+  >;
+ };
+ pinctrl_wdog: wdoggrp {
+  fsl,pins = <
+  0x030 0x298 0x000 0x1 0x0 0xc6
+  >;
+ };
+ pinctrl_ecspi2: ecspi2grp {
+  fsl,pins = <
+   0x208 0x470 0x000 0x0 0x0 0x19
+   0x20C 0x474 0x000 0x0 0x0 0x19
+   0x204 0x46C 0x000 0x0 0x0 0x19
+  >;
+ };
+ pinctrl_ecspi2_cs: ecspi2csgrp {
+  fsl,pins = <
+   0x210 0x478 0x000 0x5 0x0 0x19
+  >;
+ };
 };
-
 &mipi_dsi {
-	status = "okay";
-
-	ports {
-		port@1 {
-			reg = <1>;
-
-			mipi_dsi_out: endpoint {
-				remote-endpoint = <&edp_bridge_in>;
-			};
-		};
-	};
-};
-
-&pcie1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pcie1>;
-	reset-gpio = <&gpio3 23 GPIO_ACTIVE_LOW>;
-	clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>,
-		 <&pcie1_refclk>,
-		 <&clk IMX8MQ_CLK_PCIE2_PHY>,
-		 <&clk IMX8MQ_CLK_PCIE2_AUX>;
-	status = "okay";
-};
-
-&pwm2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pwm2>;
-	status = "okay";
+ status = "okay";
+ ports {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  port@0 {
+   #address-cells = <1>;
+   #size-cells = <0>;
+   reg = <0>;
+   /delete-node/ endpoint@0;
+   mipi_dsi_in: endpoint@1 {
+    reg = <1>;
+    remote-endpoint = <&dcss_dsi_out>;
+   };
+  };
+  port@1 {
+   reg = <1>;
+   mipi_dsi_out: endpoint {
+    remote-endpoint = <&edp_bridge_in>;
+   };
+  };
+ };
 };
-
-&reg_1p8v {
-	vin-supply = <&reg_main_5v>;
+&pcie0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie0>;
+ reset-gpio = <&gpio5 7 1>;
+ internal-refclk;
+ clocks = <&clk 189>,
+  <&clk 126>,
+  <&clk 125>,
+  <&clk 302>;
+ clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+ assigned-clocks = <&clk 124>,
+  <&clk 125>,
+  <&clk 302>;
+ assigned-clock-rates = <250000000>,
+  <100000000>,
+  <100000000>;
+ assigned-clock-parents = <&clk 84>,
+  <&clk 80>;
+ status = "okay";
 };
-
-&reg_snvs {
-	vin-supply = <&reg_main_5v>;
+&pcie1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie1>;
+ reset-gpio = <&gpio3 23 1>;
+ clocks = <&clk 190>,
+  <&clk 175>,
+  <&clk 174>,
+  <&pcie1_refclk>;
+ clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+ status = "okay";
 };
-
-&reg_arm_dram {
-	vin-supply = <&reg_main_5v>;
+&pwm2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm2>;
+ status = "okay";
 };
-
-&reg_dram_1p1v {
-	vin-supply = <&reg_main_5v>;
+&pwm3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm3>;
+ status = "okay";
 };
-
-&reg_soc_gpu_vpu {
-	vin-supply = <&reg_main_5v>;
+&pwm4 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm4>;
+ status = "okay";
 };
-
 &sai2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai2>;
-	assigned-clocks = <&clk IMX8MQ_CLK_SAI2>;
-	assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
-	assigned-clock-rates = <25000000>;
-	fsl,sai-mclk-direction-output;
-	fsl,sai-asynchronous;
-	status = "okay";
-};
-
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_sai2>;
+ assigned-clocks = <&clk 130>;
+ assigned-clock-parents = <&clk 2>;
+ assigned-clock-rates = <25000000>;
+ status = "okay";
+};
 &snvs_rtc {
-	status = "disabled";
+ status = "disabled";
 };
-
-&uart2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart2>;
-	status = "okay";
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart1>;
+ status = "okay";
 };
-
-&usb3_phy0 {
-	vbus-supply = <&reg_main_usb>;
-	status = "okay";
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart2>;
+ status = "okay";
 };
-
-&usb3_phy1 {
-	vbus-supply = <&reg_main_usb>;
-	status = "okay";
+&uart3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart3>;
+ status = "okay";
 };
-
 &usb_dwc3_0 {
-	dr_mode = "host";
-	status = "okay";
+ status = "okay";
+ dr_mode = "host";
 };
-
 &usb_dwc3_1 {
-	dr_mode = "host";
-	status = "okay";
+ status = "okay";
+ dr_mode = "host";
+};
+&usb3_phy0 {
+ vbus-supply = <&reg_vref_5v>;
+ status = "okay";
+};
+&usb3_phy1 {
+ vbus-supply = <&reg_vref_5v>;
+ status = "okay";
+};
+&usdhc1 {
+ bus-width = <8>;
+ fsl,strobe-dll-delay-target = <5>;
+ fsl,tuning-start-tap = <63>;
+ fsl,tuning-step = <2>;
+ non-removable;
+ no-sd;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_usdhc1>;
+ vmmc-supply = <&reg_vref_1v8>;
+ vqmmc-1-8-v;
+ status = "okay";
 };
-
 &usdhc2 {
-	assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;
-	assigned-clock-rates = <200000000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc2>;
-	vqmmc-supply = <&reg_main_3v3>;
-	vmmc-supply = <&reg_main_3v3>;
-	bus-width = <4>;
-	status = "okay";
-};
-
-&iomuxc {
-	pinctrl_backlight: backlightgrp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10		0x3
-		>;
-	};
-
-	pinctrl_edp_bridge: edpbridgegrp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20		0x1
-		>;
-	};
-
-	pinctrl_i2c3: i2c3grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL			0x40000022
-			MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA			0x40000022
-		>;
-	};
-
-	pinctrl_i2c4: i2c4grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_I2C4_SCL_I2C4_SCL			0x40000022
-			MX8MQ_IOMUXC_I2C4_SDA_I2C4_SDA			0x40000022
-		>;
-	};
-
-	pinctrl_pcie1: pcie1grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_SAI5_RXD2_GPIO3_IO23		0x16
-		>;
-	};
-
-	pinctrl_pwm2: pwm2grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_SPDIF_RX_PWM2_OUT			0x3
-		>;
-	};
-
-	pinctrl_sai2: sai2grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0		0xd6
-			MX8MQ_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC		0xd6
-			MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK		0xd6
-			MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC		0xd6
-			MX8MQ_IOMUXC_SAI2_RXC_SAI2_RX_BCLK		0xd6
-			MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK		0xd6
-			MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0		0xd6
-		>;
-	};
-
-	pinctrl_uart2: uart2grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_UART2_RXD_UART2_DCE_RX		0x45
-			MX8MQ_IOMUXC_UART2_TXD_UART2_DCE_TX		0x45
-		>;
-	};
-
-	pinctrl_usdhc2: usdhc2grp {
-		fsl,pins = <
-			MX8MQ_IOMUXC_SD2_CD_B_USDHC2_CD_B		0x0
-			MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x83
-			MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc3
-			MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc3
-			MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc3
-			MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc3
-			MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc3
-		>;
-	};
+ assigned-clocks = <&clk 143>;
+ assigned-clock-rates = <200000000>;
+ bus-width = <4>;
+ pinctrl-names = "default", "state_100mhz", "state_200mhz";
+ pinctrl-0 = <&pinctrl_usdhc2>;
+ pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+ pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+ vmmc-supply = <&reg_vref_3v3>;
+ vqmmc-supply = <&reg_vref_3v3>;
+ cd-gpios = <&gpio2 12 1>;
+ status = "okay";
+};
+&wdog1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_wdog>;
+ fsl,ext-reset-output;
+ status = "okay";
+};
+&ecspi2 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+ cs-gpios = <&gpio5 13 1>;
+ status = "okay";
+ fsl,spi-num-chipselects = <1>;
+ spidev@0 {
+  compatible = "mntre,lpc11u24";
+  spi-max-frequency = <1000000>;
+  reg = <0>;
+ };
 };
