-- generated by newgenasym Tue May 22 11:02:55 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity PD is
    port (    
	INPUT:     INOUT  STD_LOGIC;    
	OUT1:      INOUT  STD_LOGIC;    
	OUT2:      INOUT  STD_LOGIC);
end PD;
