read_verilog ../top.v
synth -top top
muxcover -mux4 -mux8 -mux16 -nodecode
select -assert-count 17 t:$_MUX16_
