Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed May 20 18:51:43 2015
| Host         : MECHA-9 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab5top_control_sets_placed.rpt
| Design       : lab5top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    56 |
| Minimum Number of register sites lost to control set restrictions |   151 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             606 |          172 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |            3320 |          879 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             195 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                      Clock Signal                                                     |                                                                                     Enable Signal                                                                                     |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                     |                1 |              2 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[3]                                                                  |                                                                                                                                                                     |                1 |              2 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                     |                1 |              2 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[3]                                                                  |                                                                                                                                                                     |                1 |              2 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                     |                3 |              4 |
|  clk_BUFG                                                                                                             |                                                                                                                                                                                       | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                1 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                     |                3 |              4 |
|  clk_BUFG                                                                                                             |                                                                                                                                                                                       | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                1 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_1                                                                                                                                     |                                                                                                                                                                     |                3 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[8]                                                                  |                                                                                                                                                                     |                2 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                1 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[8]                                                                  |                                                                                                                                                                     |                1 |              4 |
|  clk_BUFG                                                                                                             | ModemReceiver/Transmitter/n_0_tx_ctr[3]_i_2                                                                                                                                           | ModemReceiver/Transmitter/tx_load                                                                                                                                   |                1 |              4 |
|  clk_BUFG                                                                                                             | SymbolClk/symbol_clk                                                                                                                                                                  |                                                                                                                                                                     |                2 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/Receiver/rx_shift                                                                                                                                                    | ModemTransmitter/Receiver/n_0_tick_ctr[9]_i_1                                                                                                                       |                1 |              4 |
|  MMCM/U0/cm_clkout1                                                                                                   |                                                                                                                                                                                       |                                                                                                                                                                     |                2 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                2 |              4 |
|  clk_BUFG                                                                                                             | ModemTransmitter/CharBuffer/n_0_wr_address[4]_i_2                                                                                                                                     | ModemTransmitter/CharBuffer/n_0_wr_address[4]_i_1                                                                                                                   |                2 |              5 |
|  MMCM/U0/cm_clkout1                                                                                                   | ModemTransmitter/DAC/n_0_shift_count[4]_i_2__0                                                                                                                                        | ModemTransmitter/DAC/next_state[0]                                                                                                                                  |                1 |              5 |
|  MMCM/U0/cm_clkout1                                                                                                   | ModemReceiver/ADC/n_0_shift_reg[11]_i_1__0                                                                                                                                            | ModemReceiver/ADC/shift_count_clear                                                                                                                                 |                1 |              5 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                2 |              7 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                1 |              7 |
|  clk_BUFG                                                                                                             | ModemReceiver/IQ_Deserializer/n_0_tx_start_tick_i_1                                                                                                                                   |                                                                                                                                                                     |                3 |              8 |
|  clk_BUFG                                                                                                             | ModemTransmitter/CharBuffer/E[0]                                                                                                                                                      |                                                                                                                                                                     |                2 |              8 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                2 |              8 |
|  clk_BUFG                                                                                                             | ModemTransmitter/Receiver/rx_output                                                                                                                                                   |                                                                                                                                                                     |                1 |              8 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                3 |              8 |
|  clk_BUFG                                                                                                             | ModemReceiver/Transmitter/n_0_tx_reg[8]_i_1                                                                                                                                           |                                                                                                                                                                     |                4 |              9 |
|  clk_BUFG                                                                                                             | ModemTransmitter/Receiver/rx_shift                                                                                                                                                    |                                                                                                                                                                     |                2 |              9 |
|  clk_BUFG                                                                                                             | ModemReceiver/MatchedFilter_Q/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_Q/n_0_clock_cnt[7]_i_1__0                                                                                                               |                2 |              9 |
|  clk_BUFG                                                                                                             | ModemReceiver/MatchedFilter_I/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_I/n_0_clock_cnt[7]_i_1                                                                                                                  |                2 |              9 |
|  clk_BUFG                                                                                                             |                                                                                                                                                                                       | ModemTransmitter/Receiver/n_0_tick_ctr[9]_i_1                                                                                                                       |                2 |             10 |
|  clk_BUFG                                                                                                             | ModemTransmitter/CharBuffer/rd_ctr_enable                                                                                                                                             | ModemTransmitter/CharBuffer/rd_ctr_clear                                                                                                                            |                2 |             10 |
|  clk_BUFG                                                                                                             |                                                                                                                                                                                       | SymbolClk/n_0_CDcount[0]_i_1                                                                                                                                        |                3 |             12 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid                                                                  | ModemReceiver/IQ_Demodulator/n_0_Iprod[11]_i_1                                                                                                                      |                2 |             12 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid                                                                  | ModemTransmitter/PulseShaper_I/O2                                                                                                                                   |                2 |             12 |
|  clk_BUFG                                                                                                             | ModemReceiver/MatchedFilter_Q/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_Q/MAC_clr                                                                                                                               |                8 |             12 |
|  MMCM/U0/cm_clkout1                                                                                                   | ModemReceiver/ADC/n_0_shift_reg[11]_i_1__0                                                                                                                                            |                                                                                                                                                                     |                4 |             12 |
|  MMCM/U0/cm_clkout1                                                                                                   | ModemReceiver/ADC/n_0_adc_ch0_word[11]_i_1                                                                                                                                            |                                                                                                                                                                     |                4 |             12 |
|  clk_BUFG                                                                                                             | ModemReceiver/MatchedFilter_I/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_I/MAC_clr                                                                                                                               |                8 |             12 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                     |                4 |             16 |
|  clk_BUFG                                                                                                             | ModemReceiver/CR_loop/regen_symbol_clk                                                                                                                                                |                                                                                                                                                                     |                4 |             16 |
|  clk_BUFG                                                                                                             | ModemReceiver/MatchedFilter_I/n_0_MAC_out_reg[15]_i_1__0                                                                                                                              |                                                                                                                                                                     |                7 |             16 |
|  clk_BUFG                                                                                                             | ModemReceiver/MatchedFilter_Q/n_0_MAC_out_reg[15]_i_1                                                                                                                                 |                                                                                                                                                                     |                6 |             16 |
|  MMCM/U0/cm_clkout1                                                                                                   | ModemTransmitter/DAC/n_0_shift_reg[15]_i_1                                                                                                                                            |                                                                                                                                                                     |                4 |             16 |
|  clk_BUFG                                                                                                             | ModemTransmitter/CharBuffer/wr_enable                                                                                                                                                 |                                                                                                                                                                     |                2 |             16 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                     |                5 |             16 |
|  clk_BUFG                                                                                                             |                                                                                                                                                                                       | Display/n_0_cdcount[0]_i_1                                                                                                                                          |                5 |             18 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                     |                4 |             32 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid                                                                  | ModemReceiver/CR_loop/n_0_sample_clk_cnt[31]_i_1                                                                                                                    |                9 |             32 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                     |                4 |             32 |
|  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid |                                                                                                                                                                                       |                                                                                                                                                                     |               37 |            158 |
|  clk_BUFG                                                                                                             |                                                                                                                                                                                       |                                                                                                                                                                     |              142 |            468 |
|  clk_BUFG                                                                                                             | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid                                                                  |                                                                                                                                                                     |              815 |           3134 |
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


