{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218117839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218117839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:55:17 2016 " "Processing started: Tue Nov 15 21:55:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218117839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218117839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_drc --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218117839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX.sdc " "Synopsys Design Constraints File file not found: 'UART_TX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479218118120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1479218118120 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479218118120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479218118120 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " RSTn " "Node  \"RSTn\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RSTn~inputclkctrl " "Node  \"RSTn~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RSTn~inputclkctrl " "Node  \"RSTn~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\]~19 " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\]~19\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Equal0~8 " "Node  \"CTL_MODULE:U3\|Equal0~8\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|isEn " "Node  \"CTL_MODULE:U3\|isEn\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[3\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[3\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[0\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[0\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[1\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[1\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[2\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[2\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Equal1~3 " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Equal1~3\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[11\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[11\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[4\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[4\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[9\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[9\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|rTX " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|rTX\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[1\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[1\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[12\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[12\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[7\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[7\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[0\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[0\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[2\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[2\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[10\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[10\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[3\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[3\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[5\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[5\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[6\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[6\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[1\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[1\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[0\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[0\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[2\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[2\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[4\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[4\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[3\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[3\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[11\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[11\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1479218118151 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218118182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:55:18 2016 " "Processing ended: Tue Nov 15 21:55:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218118182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218118182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218118182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218118182 ""}
