/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [22:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_0_23z = ~(celloutsig_0_11z & celloutsig_0_19z[4]);
  assign celloutsig_0_9z = ~((in_data[15] | celloutsig_0_6z) & (celloutsig_0_7z | celloutsig_0_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[92] | in_data[93]));
  assign celloutsig_0_6z = celloutsig_0_1z | ~(in_data[26]);
  assign celloutsig_0_10z = celloutsig_0_6z | celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_13z[3] | celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_12z[5] | in_data[91];
  assign celloutsig_0_20z = celloutsig_0_9z | celloutsig_0_17z;
  assign celloutsig_0_43z = celloutsig_0_35z[5] ^ celloutsig_0_14z;
  assign celloutsig_1_1z = in_data[146] ^ celloutsig_1_0z[2];
  assign celloutsig_1_12z = celloutsig_1_0z[12] ^ celloutsig_1_9z[0];
  assign celloutsig_0_21z = celloutsig_0_4z[2] ^ celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_6z ^ celloutsig_0_20z;
  assign celloutsig_0_33z = celloutsig_0_12z[13:6] / { 1'h1, in_data[42:38], celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_4z[9:3] / { 1'h1, celloutsig_0_4z[5:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_0z[12:0] === celloutsig_1_0z[16:4];
  assign celloutsig_0_7z = { in_data[64:58], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } === { celloutsig_0_4z[8:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_4z[7:4], celloutsig_0_3z, celloutsig_0_15z } < in_data[75:66];
  assign celloutsig_1_5z = { celloutsig_1_0z[15], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_0z[12:10], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[159], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_13z = { celloutsig_0_12z[21:17], celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_35z = { celloutsig_0_33z[6:2], celloutsig_0_20z, celloutsig_0_20z } * { celloutsig_0_34z[7:2], celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z[8:4], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } * { in_data[187:182], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_15z = celloutsig_0_14z ? { celloutsig_0_5z[6], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z } : { celloutsig_0_4z[5:2], celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[39:34] != in_data[8:3];
  assign celloutsig_1_10z = celloutsig_1_9z[3:0] != { celloutsig_1_9z[4:2], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } != { celloutsig_0_4z[9:1], 1'h0 };
  assign celloutsig_0_34z = { celloutsig_0_24z[3], celloutsig_0_13z, celloutsig_0_7z } | { celloutsig_0_13z[6:1], celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_1_4z = | celloutsig_1_3z[5:2];
  assign celloutsig_0_1z = | in_data[36:34];
  assign celloutsig_1_18z = ~^ { celloutsig_1_17z[7:3], celloutsig_1_4z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_6z[10:3], celloutsig_1_13z };
  assign celloutsig_0_0z = ^ in_data[84:80];
  assign celloutsig_1_2z = ^ celloutsig_1_0z[17:11];
  assign celloutsig_1_11z = { in_data[154:151], celloutsig_1_10z } >> { celloutsig_1_9z[3], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_5z[5:1], celloutsig_0_23z, celloutsig_0_11z } >> { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_1_17z = { in_data[178:171], celloutsig_1_10z } >>> { celloutsig_1_6z[2:0], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_12z = { in_data[63:38], celloutsig_0_0z, celloutsig_0_1z } >>> { in_data[94:68], celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_4z[5:1] >>> { celloutsig_0_15z[3:0], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_19z[2:0], celloutsig_0_3z } >>> { celloutsig_0_19z[3:2], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_9z = celloutsig_1_0z[5:0] ^ { celloutsig_1_3z[2:1], celloutsig_1_5z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_42z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_42z = { in_data[45:44], celloutsig_0_27z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[159:141];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_3z = { in_data[141:134], celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_0_4z[1], celloutsig_0_4z[9:2] } = { celloutsig_0_3z, in_data[92:85] } ^ { in_data[1], in_data[9:2] };
  assign celloutsig_0_4z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
