INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sha256_top -prj sha256.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sha256 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_sha256ctx_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_sha256ctx_bkb_ram
INFO: [VRFC 10-311] analyzing module sha256_sha256ctx_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_transform_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform_m_ram
INFO: [VRFC 10-311] analyzing module sha256_transform_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/AESL_axi_slave_p0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_p0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha256_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_memptr_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_buffer
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_decoder
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_throttl
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_read
INFO: [VRFC 10-311] analyzing module sha256_memptr_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_memptr_m_axi.v:2009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_p0_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_p0_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/AESL_axi_master_memptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memptr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_transform_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform_k_rom
INFO: [VRFC 10-311] analyzing module sha256_transform_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_final
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_FPGAbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_FPGAbuf_ram
INFO: [VRFC 10-311] analyzing module sha256_FPGAbuf
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi(C_S_AXI_AD...
Compiling module xil_defaultlib.sha256_p0_s_axi(C_S_AXI_ADDR_WID...
Compiling module xil_defaultlib.sha256_memptr_m_axi_throttl_defa...
Compiling module xil_defaultlib.sha256_memptr_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.sha256_memptr_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.sha256_memptr_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.sha256_memptr_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.sha256_memptr_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.sha256_memptr_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.sha256_memptr_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.sha256_memptr_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.sha256_memptr_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.sha256_memptr_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.sha256_memptr_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.sha256_FPGAbuf_ram
Compiling module xil_defaultlib.sha256_FPGAbuf(DataWidth=8,Addre...
Compiling module xil_defaultlib.sha256_sha256ctx_bkb_ram
Compiling module xil_defaultlib.sha256_sha256ctx_bkb(DataWidth=8...
Compiling module xil_defaultlib.sha256_transform_k_rom
Compiling module xil_defaultlib.sha256_transform_k(DataWidth=32,...
Compiling module xil_defaultlib.sha256_transform_m_ram
Compiling module xil_defaultlib.sha256_transform_m(DataWidth=32,...
Compiling module xil_defaultlib.sha256_transform
Compiling module xil_defaultlib.sha256_final
Compiling module xil_defaultlib.sha256_update
Compiling module xil_defaultlib.sha256_default
Compiling module xil_defaultlib.AESL_axi_master_memptr
Compiling module xil_defaultlib.AESL_axi_slave_p0
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_sha256_top
Built simulation snapshot sha256
