# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 48
attribute \src "dut.sv:1.1-63.10"
attribute \cells_not_processed 1
module \scopes_test_01
  attribute \src "dut.sv:54.9-54.12"
  wire width 16 $0\foo.y[15:0]
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$22.$result$29
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$23.$result$27
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$23.x$25
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$23.y$26
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$37.$result$44
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$38.$result$42
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$38.x$40
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$38.y$41
  attribute \src "dut.sv:52.3-52.13"
  wire width 4 $0\task_01$func$dut.sv:52$2.a[3:0]$3
  attribute \src "dut.sv:52.3-52.13"
  wire width 16 $0\task_01$func$dut.sv:52$2.y[15:0]$4
  attribute \src "dut.sv:53.3-53.13"
  wire width 4 $0\task_02$func$dut.sv:53$9.a[3:0]$10
  attribute \src "dut.sv:53.3-53.13"
  wire width 16 $0\task_02$func$dut.sv:53$9.foo.bar.x[15:0]$13
  attribute \src "dut.sv:53.3-53.13"
  wire width 16 $0\task_02$func$dut.sv:53$9.foo.x[15:0]$11
  attribute \src "dut.sv:53.3-53.13"
  wire width 16 $0\task_02$func$dut.sv:53$9.foo.z[15:0]$12
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\x
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\y
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $1\func_01$func$dut.sv:60$23.$result$28
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $1\func_02$func$dut.sv:61$38.$result$43
  wire width 16 $auto$expression.cpp:1614:import_operation$16
  wire width 64 $auto$expression.cpp:1780:import_operation$14
  wire width 16 $auto$expression.cpp:1780:import_operation$20
  wire width 16 $auto$expression.cpp:1780:import_operation$30
  wire width 16 $auto$expression.cpp:1780:import_operation$7
  wire width 16 $auto$expression.cpp:1803:import_operation$45
  wire width 68 $auto$expression.cpp:1849:import_operation$5
  wire width 16 $auto$rtlil.cc:3008:Xor$19
  wire width 16 $auto$rtlil.cc:3008:Xor$34
  wire width 16 $auto$rtlil.cc:3008:Xor$36
  wire width 16 $func_01$func$dut.sv:60$0_result
  wire width 16 $func_01$func$dut.sv:60$23$blk_x_32
  wire width 16 $func_02$func$dut.sv:61$1_result
  wire width 16 $func_02$func$dut.sv:61$38$blk_func_02_47
  attribute \src "dut.sv:55.15-55.16"
  wire width 16 \foo.y
  wire width 16 \func_01$func$dut.sv:60$22.$result
  attribute \nosync 1
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 \func_01$func$dut.sv:60$23.$result
  wire width 16 \func_02$func$dut.sv:61$37.$result
  attribute \nosync 1
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 \func_02$func$dut.sv:61$38.$result
  attribute \src "dut.sv:1.35-1.36"
  wire width 4 input 1 \k
  attribute \nosync 1
  attribute \src "dut.sv:27.15-27.16"
  wire width 4 \task_01$func$dut.sv:52$2.a
  attribute \nosync 1
  attribute \src "dut.sv:28.3-28.13"
  wire width 16 \task_01$func$dut.sv:52$2.y
  attribute \nosync 1
  attribute \src "dut.sv:36.15-36.16"
  wire width 4 \task_02$func$dut.sv:53$9.a
  attribute \src "dut.sv:41.16-41.17"
  wire width 16 \task_02$func$dut.sv:53$9.foo.bar.x
  attribute \src "dut.sv:38.15-38.16"
  wire width 16 \task_02$func$dut.sv:53$9.foo.x
  attribute \src "dut.sv:38.18-38.19"
  wire width 16 \task_02$func$dut.sv:53$9.foo.z
  attribute \src "dut.sv:1.56-1.57"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.59-1.60"
  wire width 16 output 3 \y
  cell $add $add$dut.sv:31$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A 16'0000000000111100
    connect \B $0\task_01$func$dut.sv:52$2.y[15:0]$4
    connect \Y $auto$expression.cpp:1780:import_operation$7
  end
  cell $add $add$dut.sv:42$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000001001101
    connect \B \k
    connect \Y $auto$expression.cpp:1780:import_operation$14
  end
  cell $add $add$dut.sv:5$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_01$func$dut.sv:60$23.x$25
    connect \B $0\func_01$func$dut.sv:60$23.y$26
    connect \Y $auto$expression.cpp:1780:import_operation$30
  end
  cell $add $add$dut.sv:57$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \foo.y
    connect \B \k
    connect \Y $auto$expression.cpp:1780:import_operation$20
  end
  cell $mul $mul$dut.sv:30$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 68
    connect \A \k
    connect \B 64'0000000000000000000000000000000000000000000000000000000000010111
    connect \Y $auto$expression.cpp:1849:import_operation$5
  end
  cell $neg $neg$dut.sv:43$17
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\task_02$func$dut.sv:53$9.foo.bar.x[15:0]$13
    connect \Y $auto$expression.cpp:1614:import_operation$16
  end
  cell $sub $sub$dut.sv:18$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_02$func$dut.sv:61$38.x$40
    connect \B $0\func_02$func$dut.sv:61$38.y$41
    connect \Y $auto$expression.cpp:1803:import_operation$45
  end
  cell $xor $xor$dut.sv:11$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$23.$result$28
    connect \B $0\func_01$func$dut.sv:60$23.x$25
    connect \Y $auto$rtlil.cc:3008:Xor$36
  end
  cell $xor $xor$dut.sv:45$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\task_02$func$dut.sv:53$9.foo.x[15:0]$11
    connect \B $0\task_02$func$dut.sv:53$9.foo.z[15:0]$12
    connect \Y $auto$rtlil.cc:3008:Xor$19
  end
  cell $xor $xor$dut.sv:9$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$23.$result$28
    connect \B $func_01$func$dut.sv:60$23$blk_x_32
    connect \Y $auto$rtlil.cc:3008:Xor$34
  end
  attribute \src "dut.sv:49.2-62.5"
  process $proc$dut.sv:49$1
    assign $0\x \x
    assign $0\y \y
    assign $0\x 16'0000000000111100
    assign $0\y 16'1111111111110101
    assign $0\task_01$func$dut.sv:52$2.a[3:0]$3 \k
    assign $0\task_01$func$dut.sv:52$2.y[15:0]$4 $auto$expression.cpp:1849:import_operation$5 [15:0]
    assign 16'0000000000111100 $auto$expression.cpp:1780:import_operation$7
    assign $0\task_02$func$dut.sv:53$9.a[3:0]$10 \k
    assign $0\task_02$func$dut.sv:53$9.foo.x[15:0]$11 16'1111111111110101
    assign $0\task_02$func$dut.sv:53$9.foo.bar.x[15:0]$13 $auto$expression.cpp:1780:import_operation$14 [15:0]
    assign $0\task_02$func$dut.sv:53$9.foo.z[15:0]$12 $auto$expression.cpp:1614:import_operation$16
    assign 16'1111111111110101 $auto$rtlil.cc:3008:Xor$19
    assign $0\foo.y[15:0] \foo.y
    assign \foo.y \x
    assign \foo.y $auto$expression.cpp:1780:import_operation$20
    assign $0\x \foo.y
    assign $0\x $func_01$func$dut.sv:60$0_result
    assign $0\y $func_02$func$dut.sv:61$1_result
    sync always
      update \x $0\x
      update \y $0\y
  end
  attribute \src "dut.sv:60.7-60.20"
  process $proc$dut.sv:60$24
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_01$func$dut.sv:60$23.x$25 \y
    assign $0\func_01$func$dut.sv:60$23.y$26 \x
    assign $0\func_01$func$dut.sv:60$23.$result$27 $1\func_01$func$dut.sv:60$23.$result$28
    assign $0\func_01$func$dut.sv:60$22.$result$29 $1\func_01$func$dut.sv:60$23.$result$28
    assign $1\func_01$func$dut.sv:60$23.$result$28 $auto$expression.cpp:1780:import_operation$30
    assign $func_01$func$dut.sv:60$23$blk_x_32 $0\func_01$func$dut.sv:60$23.y$26
    assign $1\func_01$func$dut.sv:60$23.$result$28 $auto$rtlil.cc:3008:Xor$34
    assign $1\func_01$func$dut.sv:60$23.$result$28 $auto$rtlil.cc:3008:Xor$36
    sync always
      update \func_01$func$dut.sv:60$22.$result $0\func_01$func$dut.sv:60$22.$result$29
      update \func_01$func$dut.sv:60$23.$result 16'x
  end
  attribute \src "dut.sv:61.7-61.20"
  process $proc$dut.sv:61$39
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_02$func$dut.sv:61$38.x$40 \y
    assign $0\func_02$func$dut.sv:61$38.y$41 \x
    assign $0\func_02$func$dut.sv:61$38.$result$42 $1\func_02$func$dut.sv:61$38.$result$43
    assign $0\func_02$func$dut.sv:61$37.$result$44 $1\func_02$func$dut.sv:61$38.$result$43
    assign $1\func_02$func$dut.sv:61$38.$result$43 $auto$expression.cpp:1803:import_operation$45
    assign $func_02$func$dut.sv:61$38$blk_func_02_47 16'0000000000000000
    sync always
      update \func_02$func$dut.sv:61$37.$result $0\func_02$func$dut.sv:61$37.$result$44
      update \func_02$func$dut.sv:61$38.$result 16'x
  end
  connect $func_01$func$dut.sv:60$0_result \func_01$func$dut.sv:60$22.$result
  connect $func_02$func$dut.sv:61$1_result \func_02$func$dut.sv:61$37.$result
end
