<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="packets_to_master_0_avalon_master_limiter" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="packets_to_master_0_avalon_master_limiter" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="packets_to_master_0_avalon_master_limiter" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="packets_to_master_0_avalon_master_limiter" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="ap102_led_0_avs_s0_agent_rsp_fifo" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="ap102_led_0_avs_s0_agent" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ap102_led_0_avs_s0_agent" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="packets_to_master_0_avalon_master_agent" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="ap102_led_0_avs_s0_translator" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="packets_to_master_0_avalon_master_translator" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="st_packets_to_bytes_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="st_bytes_to_packets_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/pwm_decoder.v"
   type="VERILOG"
   library="pwm_decoder_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="packets_to_master_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_multiplexer_0.sv"
   type="SYSTEM_VERILOG"
   library="multiplexer_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_demultiplexer_0.sv"
   type="SYSTEM_VERILOG"
   library="demultiplexer_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/ap102_component.v"
   type="VERILOG"
   library="ap102_led_0" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="avalonBus_inst_reset_bfm" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="avalonBus_inst_out_bytes_stream_bfm" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="avalonBus_inst_in_bytes_stream_bfm" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="avalonBus_inst_clk_bfm" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="avalonBus_inst_ap102_led_0_led_block_bfm" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus.v"
   type="VERILOG"
   library="avalonBus_inst" />
 <file
   path="avalonBus/testbench/avalonBus_tb/simulation/avalonBus_tb.v"
   type="VERILOG" />
 <topLevel name="avalonBus_tb" />
 <deviceFamily name="cyclone10lp" />
</simPackage>
