# Hi, I'm Virupakshayya Hiremath ðŸ‘‹

ðŸŽ“ Electronics & Communication Engineering Student  
ðŸ’¡ Aspiring **VLSI Engineer | RTL Design & Design Verification**  
ðŸ”§ Focused on **Verilog, SystemVerilog, FPGA, and SoC fundamentals**

---

## ðŸ‘¨â€ðŸ’» About Me

- Strong interest in **RTL Design and Functional Verification**
- Hands-on with **Verilog/SystemVerilog coding & simulation**
- Exploring **Digital Design, FSMs, Counters, FIFOs, and Clocking**
- Actively working on a **#45Days RTL Coding Challenge**
- Goal: **RTL / DV Engineer in Semiconductor Industry**

---

## ðŸ”§ VLSI Tech Stack

### ðŸ”¹ RTL & Verification
![Verilog](https://img.shields.io/badge/Verilog-RTL-blue?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-DV-orange?style=for-the-badge)

### ðŸ”¹ Digital Design
![FSM](https://img.shields.io/badge/FSM-Digital_Design-green?style=for-the-badge)
![Counters](https://img.shields.io/badge/Counters-Synchronous-blue?style=for-the-badge)
![FIFO](https://img.shields.io/badge/FIFO-Memory_Interface-purple?style=for-the-badge)

### ðŸ”¹ Tools & Platforms
![Xilinx](https://img.shields.io/badge/Xilinx-ISE/Vivado-red?style=for-the-badge)
![FPGA](https://img.shields.io/badge/FPGA-Spartan--3/6-black?style=for-the-badge)
![GTKWave](https://img.shields.io/badge/GTKWave-Waveform_Analysis-yellow?style=for-the-badge)

### ðŸ”¹ Programming
![C](https://img.shields.io/badge/C-Embedded-blue?style=for-the-badge)
![Python](https://img.shields.io/badge/Python-Automation-yellow?style=for-the-badge)

---

## ðŸ“˜ Current Learning Focus

- Verilog RTL Coding (Combinational & Sequential Logic)
- SystemVerilog Data Types & Testbenches
- Simulation & Debug using **ModelSim / Vivado**
- Clocking, Reset Strategies & Race Conditions
- Design vs Verification mindset

---

## ðŸš€ Projects & Practice

- RTL blocks: **AND/OR Gates, Adders, Counters, FSMs**
- Flip-Flops: **D, JK, T (with Testbenches)**
- Ongoing: **FIFO, Pattern Detector, DV Basics**
- FPGA-based implementation using **Spartan Boards**

---

## ðŸŒ Connect With Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Virupakshayya_Hiremath-blue?logo=linkedin&style=for-the-badge)](https://linkedin.com/in/VirupakshayyaHiremath)

---

## ðŸ“Š GitHub Stats

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=Virupakshayyahiremath&theme=dark&hide_border=false)
![Streak](https://github-readme-streak-stats.herokuapp.com/?user=Virupakshayyahiremath&theme=dark)
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Virupakshayyahiremath&layout=compact&theme=dark)

---

### âœï¸ Quote I Believe In

> *"First make it work, then make it fast, then make it low power."*  
> â€” VLSI Design Philosophy

---

![Profile Views](https://visitcount.itsvg.in/api?id=Virupakshayyahiremath&icon=0&color=0)
