
*** Running vivado
    with args -log classifier_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source classifier_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source classifier_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/milestone2/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top classifier_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 825.898 ; gain = 234.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'classifier_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/synth/classifier_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'classifier' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/classifier.v:3]
	Parameter num_classes bound to: 10 - type: integer 
	Parameter input_features bound to: 160 - type: integer 
	Parameter input_width bound to: 8 - type: integer 
	Parameter a_addr_width bound to: 4 - type: integer 
	Parameter bitwidth bound to: 3'b100 
	Parameter numinputs bound to: 6'b011000 
	Parameter pow_w_s bound to: 4'b0000 
	Parameter pow_b_s bound to: 4'b0000 
	Parameter pow_a_s bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/mult_gen_0/synth/mult_gen_0.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/mult_gen_0/synth/mult_gen_0.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/mult_gen_0/synth/mult_gen_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 7 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/mult_gen_0/synth/mult_gen_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (5#1) [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/mult_gen_0/synth/mult_gen_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'c_accum_1' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/c_accum_1/synth/c_accum_1.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_OUT_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_14' declared at 'c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/c_accum_1/hdl/c_accum_v12_0_vh_rfs.vhd:2311' bound to instance 'U0' of component 'c_accum_v12_0_14' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/c_accum_1/synth/c_accum_1.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'c_accum_1' (14#1) [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/src/c_accum_1/synth/c_accum_1.vhd:68]
WARNING: [Synth 8-3848] Net b_tready in module/entity classifier does not have driver. [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/classifier.v:28]
INFO: [Synth 8-6155] done synthesizing module 'classifier' (15#1) [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/classifier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'classifier_0' (16#1) [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/synth/classifier_0.v:58]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_accum_v12_0_14_fabric_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design luts has unconnected port CLK
WARNING: [Synth 8-3331] design luts has unconnected port CE
WARNING: [Synth 8-3331] design luts has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_16_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_16_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design classifier has unconnected port b_tready
WARNING: [Synth 8-3331] design classifier has unconnected port b_tvalid
WARNING: [Synth 8-3331] design classifier has unconnected port configure[2]
WARNING: [Synth 8-3331] design classifier has unconnected port configure[1]
WARNING: [Synth 8-3331] design classifier has unconnected port configure[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 937.422 ; gain = 346.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 937.422 ; gain = 346.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 937.422 ; gain = 346.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 937.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.runs/classifier_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.runs/classifier_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 998.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  MULT_AND => LUT2: 100 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1000.852 ; gain = 2.852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/\genblk2[0].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[1].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[2].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[3].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[4].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[5].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[6].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[7].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[8].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[9].umult . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[0].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[1].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[2].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[3].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[4].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[5].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[6].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[7].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[8].uacc . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk2[9].uacc . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'x_tready_reg' into 'w_tready_reg' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/ip/classifier_0/classifier.v:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_accum_v12_0_14_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_accum_v12_0_14_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design c_accum_v12_0_14_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_accum_v12_0_14_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_accum_v12_0_14_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_accum_v12_0_14_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design mult_gen_v12_0_16_viv has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_16_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_16_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design classifier_0 has unconnected port b_tready
WARNING: [Synth 8-3331] design classifier_0 has unconnected port b_tvalid
WARNING: [Synth 8-3331] design classifier_0 has unconnected port configure[2]
WARNING: [Synth 8-3331] design classifier_0 has unconnected port configure[1]
WARNING: [Synth 8-3331] design classifier_0 has unconnected port configure[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.852 ; gain = 409.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1008.668 ; gain = 417.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    62|
|2     |LUT1     |    12|
|3     |LUT2     |   395|
|4     |LUT3     |    86|
|5     |LUT4     |   210|
|6     |LUT5     |     7|
|7     |LUT6     |    75|
|8     |MULT_AND |   100|
|9     |MUXCY    |   250|
|10    |XORCY    |   280|
|11    |FDRE     |   362|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.781 ; gain = 358.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.781 ; gain = 422.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1013.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1028.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 80 instances
  MULT_AND => LUT2: 100 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1028.805 ; gain = 716.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1028.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.runs/classifier_0_synth_1/classifier_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP classifier_0, cache-ID = 707c81d558772eea
INFO: [Coretcl 2-1174] Renamed 131 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1028.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.runs/classifier_0_synth_1/classifier_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file classifier_0_utilization_synth.rpt -pb classifier_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 10:37:04 2024...
