[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/yatcpu_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	test3.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/test3.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	quicksort.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/quicksort.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	fibonacci.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/fibonacci.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/ImplementationType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/ImplementationType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/ALUControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegisterFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/RegisterFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelineRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/PipelineRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_stall/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_stall/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/threestage/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/threestage/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CPU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/RegisterFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/RegisterFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ForwardingType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ForwardingType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ForwardingType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ForwardingType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_final/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_final/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Registers.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/Registers.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSRRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CSRRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelineRegister$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/PipelineRegister$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUFunctions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/ALUFunctions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUFunctions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/ALUFunctions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/IF2ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ID2EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ForwardingType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ForwardingType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/WriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/CSRDirectAccessBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsRet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/RegWriteSource.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Execute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/RegWriteSource$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/CLINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/MEM2WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionTypes.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ALUOp1Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ALUOp2Source$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsNop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InterruptStatus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/IF2ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsNop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/MEM2WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Execute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/EX2MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsEnv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/EX2MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ForwardingType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ForwardingType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionFetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/CLINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/MemoryAccess$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionTypes$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ProgramCounter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ID2EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ALUOp2Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ALUOp1Source.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsEnv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/WriteBack$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InterruptStatus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/ProgramCounter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/MemoryAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsTypeCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionDecode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/fivestage_forward/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/fivestage_forward/InstructionsRet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSRRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CSRRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/Registers$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/Registers$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/PipelineRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/PipelineRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPUBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CPUBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/ALUControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/ALUControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/core/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/core/CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/ImplementationType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/ImplementationType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/Parameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/Parameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv/Parameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/riscv/Parameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	tetris.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/tetris.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	vga_font_8x16.bmp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/vga_font_8x16.bmp[0m
[0m[[0m[0mdebug[0m] [0m[0m	board[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/board[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/board/verilator[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/board/verilator/VerilogGenerator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/board/verilator/VerilogGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/VerilogGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/board/verilator/VerilogGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	board/verilator/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/board/verilator/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	test2.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/test2.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	sb.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/sb.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	test.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/test.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	hello.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/hello.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Tx$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Tx$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Buffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Buffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/ROMLoader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/ROMLoader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/InstructionROM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/ROMLoader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/ROMLoader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/InstructionROM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/UartIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/UartIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/InstructionROM$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/InstructionROM$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Uart$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Uart$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Dummy.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Dummy.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Memory$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Memory$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BlockRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/BlockRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/RAMBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/RAMBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BlockRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/BlockRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Dummy$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Dummy$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Buffer$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Buffer$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Rx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Rx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Timer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Timer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Tx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Tx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Rx$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Rx$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BufferedTx$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/BufferedTx$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	peripheral/BufferedTx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/peripheral/BufferedTx.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	hazard.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/hazard.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	mmio.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lhh/computer_arch/final_lab/riscv-core/target/scala-2.13/classes/mmio.asmbin[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
