#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 13 19:31:25 2023
# Process ID: 13076
# Current directory: C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.runs/synth_1
# Command line: vivado.exe -log molt_rob.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source molt_rob.tcl
# Log file: C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.runs/synth_1/molt_rob.vds
# Journal file: C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source molt_rob.tcl -notrace
Command: synth_design -top molt_rob -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22660
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'molt_rob' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:13]
INFO: [Synth 8-3491] module 'unita_controllo' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:7' bound to instance 'UC' of component 'unita_controllo' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:43]
INFO: [Synth 8-638] synthesizing module 'unita_controllo' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:15]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:37]
WARNING: [Synth 8-614] signal 'q0' is read in the process but is not in the sensitivity list [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'unita_controllo' (1#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:15]
INFO: [Synth 8-3491] module 'unita_operativa' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:5' bound to instance 'UO' of component 'unita_operativa' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:51]
INFO: [Synth 8-638] synthesizing module 'unita_operativa' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:13]
INFO: [Synth 8-3491] module 'registro8' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/registro8.vhd:4' bound to instance 'M' of component 'registro8' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:71]
INFO: [Synth 8-638] synthesizing module 'registro8' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/registro8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registro8' (2#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/registro8.vhd:10]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux_21' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd:5' bound to instance 'MUX_molt' of component 'mux_21' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mux_21' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd:12]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_21' (3#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_21' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd:5' bound to instance 'MUX_SR_parallel_in' of component 'mux_21' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux_21__parameterized1' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_21__parameterized1' (3#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd:12]
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/shift_register.vhd:7' bound to instance 'SR' of component 'shift_register' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:89]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/shift_register.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/shift_register.vhd:14]
INFO: [Synth 8-3491] module 'FFD' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/FFD.vhd:4' bound to instance 'D' of component 'FFD' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FFD' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/FFD.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'FFD' (5#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/FFD.vhd:9]
INFO: [Synth 8-3491] module 'adder_sub' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/adder_sub.vhd:4' bound to instance 'ADD_SUB' of component 'adder_sub' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:96]
INFO: [Synth 8-638] synthesizing module 'adder_sub' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/adder_sub.vhd:11]
INFO: [Synth 8-3491] module 'ripple_carry' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:4' bound to instance 'RA' of component 'ripple_carry' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/adder_sub.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ripple_carry' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:11]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA0' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (6#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd:4' bound to instance 'RA7' of component 'full_adder' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry' (7#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'adder_sub' (8#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/adder_sub.vhd:11]
INFO: [Synth 8-3491] module 'cont_mod8' declared at 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd:5' bound to instance 'CONT' of component 'cont_mod8' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:99]
INFO: [Synth 8-638] synthesizing module 'cont_mod8' [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cont_mod8' (9#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'unita_operativa' (10#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'molt_rob' (11#1) [C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     6|
|4     |LUT4 |    12|
|5     |LUT5 |    13|
|6     |LUT6 |    22|
|7     |FDRE |    31|
|8     |IBUF |    20|
|9     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   126|
|2     |  UC     |unita_controllo |    26|
|3     |  UO     |unita_operativa |    62|
|4     |    CONT |cont_mod8       |    14|
|5     |    D__0 |FFD             |     2|
|6     |    M    |registro8       |     8|
|7     |    SR   |shift_register  |    38|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.844 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1035.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM.runs/synth_1/molt_rob.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file molt_rob_utilization_synth.rpt -pb molt_rob_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 19:31:42 2023...
