{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## FullAdder - Combinational Circuits\n",
    "\n",
    "This notebook walks through the implementation of a basic combinational circuit, a full adder. This example introduces many of the features of `Magma` including circuits, wiring, operators, and the type system."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Start by importing `Magma` and `Mantle`. `Magma` is the core system which implements circuits and the methods to compose them, and `Mantle` is a library of useful circuits. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma as m\n",
    "import mantle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "A full adder has three single bit inputs, and returns the sum and the carry. The sum is the *exclusive or* of the 3 bits, the carry is 1 if any two of the inputs bits are 1. Here is a schematic of a full adder circuit (from `logisim`).\n",
    "\n",
    "![Full Adder](images/full_adder_logisim.png)\n",
    "\n",
    "We start by defining a Python function that implements a full adder. \n",
    "The full adder function takes three single bit inputs and returns two outputs as a tuple.\n",
    "The first element of tuple is the sum, the second element is the carry.\n",
    "We compute the sum and carry using standard Python bitwise operators `&`, `|`, and `^`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def fulladder(A, B, C):\n",
    "    return A^B^C, A&B|B&C|C&A # sum, carry"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can test our Python function to verify that our implementation behaves as expected. We'll use the standard Python assert pattern."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success!\n"
     ]
    }
   ],
   "source": [
    "assert fulladder(1, 0, 0) == (1, 0), \"Failed\"\n",
    "assert fulladder(0, 1, 0) == (1, 0), \"Failed\"\n",
    "assert fulladder(1, 1, 0) == (0, 1), \"Failed\"\n",
    "assert fulladder(1, 0, 1) == (0, 1), \"Failed\"\n",
    "assert fulladder(1, 1, 1) == (1, 1), \"Failed\"\n",
    "print(\"Success!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now that we have an implementation of `fulladder` as a Python function, \n",
    "we'll use it to construct a `Magma` `Circuit`. \n",
    "A `Circuit` in `Magma` corresponds to a `module` in `verilog`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "class FullAdder(m.Circuit):\n",
    "    name = \"FullAdderExample\"\n",
    "    IO = [\"I0\", m.In(m.Bit), \"I1\", m.In(m.Bit), \"CIN\", m.In(m.Bit), \"O\", m.Out(m.Bit), \"COUT\", m.Out(m.Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        O, COUT = fulladder(io.I0, io.I1, io.CIN)\n",
    "        io.O <= O\n",
    "        io.COUT <= COUT"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "First, notice that the `FullAdder` is a subclass of `Circuit`. All `Magma` circuits are classes in python.\n",
    "\n",
    "Second, the attribute `IO` defines the interface to the circuit. \n",
    "`IO` is a list of alternating keys and values. \n",
    "The key is the name of the argument, and the value is the type. \n",
    "In this circuit, all the inputs and outputs have `Magma` type `Bit`. \n",
    "We also qualify each type as an input or an output using the functions `In` and `Out`.\n",
    "\n",
    "Third, we provide a function `definition`. `definition` must be a class method and this is indicated with the decorator `@classmethod`. \n",
    "The purpose of the `definition` function is to create the actual full adder circuit. \n",
    "The arguments are passed to `definition` as the object `io`. \n",
    "This object has fields for each argument in the interface. \n",
    "The body of `definition` calls our previously defined python function `fulladder`.\n",
    "\n",
    "Note that when we call the python function `fulladder` inside `definition` \n",
    "it is passed `Magma` values not standard python values.\n",
    "When we tested `fulladder` sbove we called it with ints.\n",
    "When we called it inside `definition` the values passed to the Python `fulladder` function \n",
    "are `Magma` values of type `Bit`.\n",
    "The Python bitwise operators are overloaded to compute logical functions of the `Magma` values (this corresponds to constructing the circuits to compute logical functions `and`, `or`, and `xor`, and wiring inputs to outputs).\n",
    "\n",
    "`fulladder` returns two values.\n",
    "These values are assigned to the python variables `O` and `COUT`. \n",
    "Remember that assigning to a Python variable \n",
    "sets the variable to refer to the object.\n",
    "`Magma` values are Python objects,\n",
    "so assigning an object to a variable creates a reference to that `Magma` value.\n",
    "In order to complete the definition of the circuit, \n",
    "`O` and `COUT` need to be *wired* to the outputs in the interface.\n",
    "\n",
    "The python `<=` operator is overloaded to perform wiring."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Next we simulate the circuit and compare the results to the python function `fulladder`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success!\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "\n",
    "fulladder_magma = PythonSimulator(FullAdder)\n",
    "\n",
    "assert fulladder_magma(1, 0, 0) == fulladder(1, 0, 0), \"Failed\"\n",
    "assert fulladder_magma(0, 1, 0) == fulladder(0, 1, 0), \"Failed\"\n",
    "assert fulladder_magma(1, 1, 0) == fulladder(1, 1, 0), \"Failed\"\n",
    "assert fulladder_magma(1, 0, 1) == fulladder(1, 0, 1), \"Failed\"\n",
    "assert fulladder_magma(1, 1, 1) == fulladder(1, 1, 1), \"Failed\"\n",
    "print(\"Success!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here is another way to test the circuit. \n",
    "We define a set of test vectors and plot them in python."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAcAAAAD4CAYAAAB7ezYHAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDMuMC4yLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvOIA7rQAACapJREFUeJzt3VuopXUZx/HfU9vIDhQqBEE2EFFgB8iIJKMSL0KDjnQEpYKooBMYRF4URHQSgm6CoGhSupKoi5kkGDKyKCKqUQmCYCjoJjMqKcLDvwvXRs3R/a6Z9e71rnk+HxhmMXvtNc/+rzXvl3ev/f6nxhgBgG6esO0BAGAbBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlva2PQAwQdWxJFdte4zHcTxjXL3tIR5h+WvGOsaoTT9k+f8AYQdULf8f6gwHqLOyC2vGdDO8vpwBwi5ZWmSS5YdmiWvGIngPEICWBBCAlg4lgFV1pKrefRh/FwBMcVhngEeSCCAAizEpgFV1TVWdrKrfVdWNVfXcqjqx+rMTVXXx6n7frqq3Pezz7lnd/GKSV1fVb6vqE5v/MgBgPQf+FGhVXZLk+iSvGmPcVVUXJDma5DtjjKNV9b4kX0vypsd5mE8luW6M8YZNDA0AZ2vKGeAVSW4eY9yVJGOMu5NcluS7q4/fmOTyecYDgHlMCWAlOeg6n/2P37f/mFVVSZ505qMBwHymBPBEkrdX1YVJsvoW6M+TvHP18fckuW11+1SSS1e335jkvNXtfyV5+gbmBYCNmLQVWlVdm+STSe5P8pskn03yrSQXJflrkveOMf5UVc9K8oM8GNYTST4yxnhaVZ2X5JbV/b89xvjqDF8LnLv2d1tZ4q4mS51tqXOxGPYChV2w5IP5Umdb6lwshp1gAGhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFo6cD/DYIdt38xMMzNa40d4wwQdsfxbQ/wGJY6V7Ls2dgyW6EB0JIzQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABa2tv2ADRVdSzJVdseY8cczxhXb3uIR1n2c7nMNVuiZT+PyRi16YesMcamHxMOVuWFdyZmOAictaU/l0tcsyVq+Dw6A2S7HJymWfrBKVnec7kLa7ZES3seZ+Q9QABaEkAAWhJAAFoSQABaOjCAVfXUqjpWVb+rqjuq6h1VdaqqLlp9/OVVdevq9mer6mhV/Wh1n7dU1Zer6vaquqWqzpv56wGASaacAb4+yV/GGC8dY7woyS0H3P95Sa5O8sYkNyX58RjjxUn+s/pzANi6KQG8PcmVVfWlqnr1GOMfB9z/h2OMe1ef98Q8FMzbkxw540kBYIMOvA5wjPGHqro0D+4Q8IWq+lGS+/JQPJ/8f5/y39XnPVBV946HrrR/YMrfBwCHYcp7gM9O8u8xxk1JbkjysiSnkly6ustbZ5sOAGYy5YzsxUm+UlUPJLk3yYeSnJ/km1X16SS/nHE+AJiFvUDZjv1tqhptu3RWlrxeS51tqXMtVcP1ch0gAC0JIAAtCSAALQkgAC0JIAAtCSAALQkgAC0JIAAt2ZvzXLd/cSvnBs/n+qwZj8EZINt0fNsD7JClr9US51viTEvXas1shQZAS84AAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJANmOqmOpGgv9dWzby/Moy14va2a95v81x5c8xiyPC49vphf0xoxR2x7hEZa+Xok1W5f1Ws8M67W36QeEtTgIrGdp65VYs3VZr8XwLVAAWhJAAFo6owBW1Qer6ppNDwMAh8UPwbAd+++DLO39BnOtb6mzmWs9S51rRpN+CGZ1tnddkpHkZJI/JrlnjHFDVd2a5JdJXpfkmUneP8b46TzjAsBmHPgt0Kq6JMn1Sa4YY7w0ycdOc7e9McYrknw8yWc2OyIAbN6U9wCvSHLzGOOuJBlj3H2a+3xv9fuvkxzZzGgAMJ8pAaw8+K3Px/Pf1e/3x7WFAOyAKQE8keTtVXVhklTVBfOOBADzO/BsbYxxZ1V9PslPqur+JL9JcmruwQBgTi6DYDuW+iPX5lrfUmcz13qWOteM7AQDQEsCCEBLAghASwIIQEsCCEBLAghASwIIQEsCCEBL9u081+1f3Mp6rNv6rNl6rNfWOQNkm45ve4DTWOJM+5Y621LnSpY52xJn2rfk2TbOVmgAtOQMEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICW9rY9ACxK1bEkV217jB10PGNcve0hdoLX2JkZozb9kDXG2PRjwu6q8g/iTM1wgDoneY2dmRleX84A4XQczKdzQD8zXmNb5z1AAFoSQABaOjCAVXWkqu44jGEA4LA4AwSgpakB3Kuqo1V1sqpurqqnzDoVAMxsagBfkOQbY4yXJPlnkg/PNxIAzG9qAP88xvjZ6vZNSS6faR4AOBRTA/j/1/m47geAnTY1gBdX1WWr2+9KcttM8wDAoZgawN8nubaqTia5IMnX5xsJAOZnL1B4uP1tvWxTNZ01W4/1WgzXAQLQkgAC0JIAAtCSAALQkgAC0JIAAtCSAALQkgAC0NLetgdgZvsX3cLcvNbYMc4A4dGOb3uAHWO91mfNFsBWaAC05AwQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJYEEICWBBCAlgQQgJb2tj0AsOOqjiW5attjcI4bozb9kDXG2PRjAp1UOYgwvxkC6AwQ2IwZDlAwJ+8BAtCSAALQkgAC0JIAAtDSpABW1fer6tdVdWdVfWDuoQBgbpMug6iqC8YYd1fV+Ul+leQ1Y4y/zT4dsHz7l0H4KVB2zNTLID5aVW9e3X5OkucnEUAAdtaBAayq1ya5MsllY4x/V9WtSZ4881wAMKsp7wE+I8nfV/F7YZJXzjwTAMxuSgBvSbJXVSeTfC7JL+YdCQDmZy9Q4Oz4IRh2lOsAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoaepm2Oyq/YuUAXgEZ4DAJhzf9gCwLluhAdCSM0AAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFoSQABaEkAAWhJAAFr6H33xjZYjDzBkAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "test_vectors_raw = [\n",
    "    [0, 0, 0, 0, 0],\n",
    "    [0, 0, 1, 1, 0],\n",
    "    [0, 1, 0, 1, 0],\n",
    "    [0, 1, 1, 0, 1],\n",
    "    [1, 0, 0, 1, 0],\n",
    "    [1, 0, 1, 0, 1],\n",
    "    [1, 1, 0, 0, 1],\n",
    "    [1, 1, 1, 1, 1]\n",
    "]\n",
    "\n",
    "waveform(test_vectors_raw, [\"a\", \"b\", \"cin\", \"sum\", \"cout\"])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can use the simulator to also generate a set of test vectors."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from fault.test_vectors import generate_simulator_test_vectors\n",
    "from bit_vector import BitVector\n",
    "\n",
    "test_vectors = [\n",
    "    [BitVector(x) for x in test_vector]\n",
    "    for test_vector in test_vectors_raw\n",
    "]\n",
    "\n",
    "tests = generate_simulator_test_vectors(FullAdder, flatten=False)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Finally, compare the simulated test vectors to the expected values."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success\n"
     ]
    }
   ],
   "source": [
    "print( \"Success\" if tests == test_vectors else \"Failure\" )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The last step we will do is generate `coreir` and `verilog` for the full adder circuit."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.FullAdderExample\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"FullAdderExample\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"CIN\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"and_inst0\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"and_inst1\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"and_inst2\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"or_inst0\":{\r\n",
      "            \"modref\":\"corebit.or\"\r\n",
      "          },\r\n",
      "          \"or_inst1\":{\r\n",
      "            \"modref\":\"corebit.or\"\r\n",
      "          },\r\n",
      "          \"xor_inst0\":{\r\n",
      "            \"modref\":\"corebit.xor\"\r\n",
      "          },\r\n",
      "          \"xor_inst1\":{\r\n",
      "            \"modref\":\"corebit.xor\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.I0\",\"and_inst0.in0\"],\r\n",
      "          [\"self.I1\",\"and_inst0.in1\"],\r\n",
      "          [\"or_inst0.in0\",\"and_inst0.out\"],\r\n",
      "          [\"self.I1\",\"and_inst1.in0\"],\r\n",
      "          [\"self.CIN\",\"and_inst1.in1\"],\r\n",
      "          [\"or_inst0.in1\",\"and_inst1.out\"],\r\n",
      "          [\"self.CIN\",\"and_inst2.in0\"],\r\n",
      "          [\"self.I0\",\"and_inst2.in1\"],\r\n",
      "          [\"or_inst1.in1\",\"and_inst2.out\"],\r\n",
      "          [\"or_inst1.in0\",\"or_inst0.out\"],\r\n",
      "          [\"self.COUT\",\"or_inst1.out\"],\r\n",
      "          [\"xor_inst1.in1\",\"self.CIN\"],\r\n",
      "          [\"xor_inst0.in0\",\"self.I0\"],\r\n",
      "          [\"xor_inst0.in1\",\"self.I1\"],\r\n",
      "          [\"xor_inst1.out\",\"self.O\"],\r\n",
      "          [\"xor_inst1.in0\",\"xor_inst0.out\"]\r\n",
      "        ]\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}\r\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/FullAdder\", FullAdder, output=\"coreir\")\n",
    "%cat build/FullAdder.json"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module corebit_xor (input in0, input in1, output out);\r\n",
      "  assign out = in0 ^ in1;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module corebit_or (input in0, input in1, output out);\r\n",
      "  assign out = in0 | in1;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module corebit_and (input in0, input in1, output out);\r\n",
      "  assign out = in0 & in1;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module FullAdderExample (input CIN, output COUT, input I0, input I1, output O);\r\n",
      "wire and_inst0_out;\r\n",
      "wire and_inst1_out;\r\n",
      "wire and_inst2_out;\r\n",
      "wire or_inst0_out;\r\n",
      "wire or_inst1_out;\r\n",
      "wire xor_inst0_out;\r\n",
      "wire xor_inst1_out;\r\n",
      "corebit_and and_inst0(.in0(I0), .in1(I1), .out(and_inst0_out));\r\n",
      "corebit_and and_inst1(.in0(I1), .in1(CIN), .out(and_inst1_out));\r\n",
      "corebit_and and_inst2(.in0(CIN), .in1(I0), .out(and_inst2_out));\r\n",
      "corebit_or or_inst0(.in0(and_inst0_out), .in1(and_inst1_out), .out(or_inst0_out));\r\n",
      "corebit_or or_inst1(.in0(or_inst0_out), .in1(and_inst2_out), .out(or_inst1_out));\r\n",
      "corebit_xor xor_inst0(.in0(I0), .in1(I1), .out(xor_inst0_out));\r\n",
      "corebit_xor xor_inst1(.in0(xor_inst0_out), .in1(CIN), .out(xor_inst1_out));\r\n",
      "assign COUT = or_inst1_out;\r\n",
      "assign O = xor_inst1_out;\r\n",
      "endmodule\r\n",
      "\r\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/FullAdder\", FullAdder, output=\"coreir-verilog\")\n",
    "%cat build/FullAdder.v"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
