{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624100824444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624100824498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 13:07:03 2021 " "Processing started: Sat Jun 19 13:07:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624100824498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100824498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SequenceRecognizer -c SequenceRecognizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SequenceRecognizer -c SequenceRecognizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100824513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624100828302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624100828302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafus/documents/progetti microelettronica digitale/sequencerecogniser/src/sequencerecognizerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafus/documents/progetti microelettronica digitale/sequencerecogniser/src/sequencerecognizerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceRecognizer-Moore " "Found design unit 1: SequenceRecognizer-Moore" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624100859613 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequenceRecognizer " "Found entity 1: SequenceRecognizer" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624100859613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100859613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SequenceRecognizer " "Elaborating entity \"SequenceRecognizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624100859872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter SequenceRecognizerFSM.vhd(96) " "VHDL Process Statement warning at SequenceRecognizerFSM.vhd(96): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100859923 "|SequenceRecognizer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter SequenceRecognizerFSM.vhd(97) " "VHDL Process Statement warning at SequenceRecognizerFSM.vhd(97): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100859924 "|SequenceRecognizer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter SequenceRecognizerFSM.vhd(42) " "VHDL Process Statement warning at SequenceRecognizerFSM.vhd(42): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624100859925 "|SequenceRecognizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] SequenceRecognizerFSM.vhd(42) " "Inferred latch for \"counter\[0\]\" at SequenceRecognizerFSM.vhd(42)" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100859926 "|SequenceRecognizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] SequenceRecognizerFSM.vhd(42) " "Inferred latch for \"counter\[1\]\" at SequenceRecognizerFSM.vhd(42)" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100859927 "|SequenceRecognizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] SequenceRecognizerFSM.vhd(42) " "Inferred latch for \"counter\[2\]\" at SequenceRecognizerFSM.vhd(42)" {  } { { "../Src/SequenceRecognizerFSM.vhd" "" { Text "C:/Users/rafus/Documents/Progetti microelettronica digitale/SequenceRecogniser/Src/SequenceRecognizerFSM.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100859927 "|SequenceRecognizer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624100863213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624100866551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624100866551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624100870149 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624100870149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624100870149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624100870149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624100870203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 13:07:50 2021 " "Processing ended: Sat Jun 19 13:07:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624100870203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624100870203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624100870203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100870203 ""}
