HASH             = 803cb8c57bd1b832630850b7c9f81e13e41e653c
IMPROVEMENTS     = cells wires
CELLS            = 282
WIRES            = 220
PERCENT_WIRES    = 16
PERCENT_CELLS    = 20   
PERCENT_MEMORIES = 0
SIM              = icarus
TOPLEVEL_LANG    = verilog
VERILOG_SOURCES  = /code/rtl/generic_counter.sv 
TOPLEVEL         = generic_counter
MODULE           = test_generic_counter
PYTHONPATH       = /src
