[2025-09-16 21:25:19] START suite=cs trace=cassandra_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5368323 heartbeat IPC: 1.863 cumulative IPC: 1.863 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9158753 heartbeat IPC: 2.638 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 45 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9158753 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 45 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9158753 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21752250 heartbeat IPC: 0.7941 cumulative IPC: 0.7941 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 34647029 heartbeat IPC: 0.7755 cumulative IPC: 0.7847 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 47267364 heartbeat IPC: 0.7924 cumulative IPC: 0.7872 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 61203796 heartbeat IPC: 0.7175 cumulative IPC: 0.7686 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 74981174 heartbeat IPC: 0.7258 cumulative IPC: 0.7596 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 89102278 heartbeat IPC: 0.7082 cumulative IPC: 0.7505 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 103830689 heartbeat IPC: 0.679 cumulative IPC: 0.7394 (Simulation time: 00 hr 11 min 17 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 117896698 heartbeat IPC: 0.7109 cumulative IPC: 0.7357 (Simulation time: 00 hr 12 min 42 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 131121881 heartbeat IPC: 0.7561 cumulative IPC: 0.7379 (Simulation time: 00 hr 14 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 136247770 cumulative IPC: 0.734 (Simulation time: 00 hr 15 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 136247770 cumulative IPC: 0.734 (Simulation time: 00 hr 15 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.734 instructions: 100000000 cycles: 136247770
CPU 0 Branch Prediction Accuracy: 98.95% MPKI: 0.03167 Average ROB Occupancy at Mispredict: 1.602e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00403
BRANCH_INDIRECT: 0.02644
BRANCH_CONDITIONAL: 0.0012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4704949
LQ_STALL: 172111
SQ_STALL: 325529


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 177.35152
REPLAY_LOAD: 89.94468
NON_REPLAY_LOAD: 28.56704

== Total ==
ADDR_TRANS: 1524159
REPLAY_LOAD: 2030681
NON_REPLAY_LOAD: 1150109

== Counts ==
ADDR_TRANS: 8594
REPLAY_LOAD: 22577
NON_REPLAY_LOAD: 40260

cpu0->cpu0_STLB TOTAL        ACCESS:     657610 HIT:     422149 MISS:     235461 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:     657610 HIT:     422149 MISS:     235461 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2015256 HIT:     665237 MISS:    1350019 MSHR_MERGE:          5
cpu0->cpu0_L2C LOAD         ACCESS:    1172976 HIT:     291379 MISS:     881597 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:     106862 HIT:      40544 MISS:      66318 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     272269 HIT:     271975 MISS:        294 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     463149 HIT:      61339 MISS:     401810 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3164015 HIT:    2668397 MISS:     495618 MSHR_MERGE:     159084
cpu0->cpu0_L1I LOAD         ACCESS:    3164015 HIT:    2668397 MISS:     495618 MSHR_MERGE:     159084
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 55.11 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13938113 HIT:   11272615 MISS:    2665498 MSHR_MERGE:    1259044
cpu0->cpu0_L1D LOAD         ACCESS:    9645304 HIT:    7898841 MISS:    1746463 MSHR_MERGE:     910020
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3750542 HIT:    3316400 MISS:     434142 MSHR_MERGE:     327280
cpu0->cpu0_L1D TRANSLATION  ACCESS:     542267 HIT:      57374 MISS:     484893 MSHR_MERGE:      21744
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2563734 HIT:    2442271 MISS:     121463 MSHR_MERGE:      67328
cpu0->cpu0_ITLB LOAD         ACCESS:    2563734 HIT:    2442271 MISS:     121463 MSHR_MERGE:      67328
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 73.52 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13171894 HIT:   12397808 MISS:     774086 MSHR_MERGE:     170611
cpu0->cpu0_DTLB LOAD         ACCESS:   13171894 HIT:   12397808 MISS:     774086 MSHR_MERGE:     170611
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 88.4 cycles
cpu0->LLC TOTAL        ACCESS:    1566169 HIT:     476186 MISS:    1089983 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     881593 HIT:     163210 MISS:     718383 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      66317 HIT:      23809 MISS:      42508 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     216449 HIT:     216047 MISS:        402 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     401810 HIT:      73120 MISS:     328690 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.52 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      27505
  ROW_BUFFER_MISS:    1061995
  AVG DBUS CONGESTED CYCLE: 7.408
Channel 0 WQ ROW_BUFFER_HIT:      56959
  ROW_BUFFER_MISS:     129460
  FULL:          0
Channel 0 REFRESHES ISSUED:      11354

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       216022        58679        29484        91608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1545        10231         9230        96116
  STLB miss resolved @ L2C                0         1496         7995        14687        82757
  STLB miss resolved @ LLC                0         1032        12155        24931        48907
  STLB miss resolved @ MEM                0         1799        24420        30741       294124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              15169         1675        32651        14527        10978
---------------------------------------------------------------
  STLB miss resolved @ L1D              159           90          783         3377         3231
  STLB miss resolved @ L2C              253           88         1080         2376         1443
  STLB miss resolved @ LLC              464          136         1615        10552         3756
  STLB miss resolved @ MEM              292          137         1503         9411        15356
[2025-09-16 21:40:59] END   suite=cs trace=cassandra_phase1_core2 (rc=0)
