###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:22:29 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.561
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.449
- Arrival Time                 23.727
= Slack Time                   25.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   25.722 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   25.723 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   26.191 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   26.195 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   26.725 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   26.729 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   28.259 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   28.260 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   28.943 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   28.943 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   29.562 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   29.562 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   30.243 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   30.243 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   31.312 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   31.313 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   32.186 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   32.187 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   33.075 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   33.075 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   33.971 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   33.972 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   34.898 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   34.898 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   35.832 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   35.833 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   36.722 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   36.722 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   37.676 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   37.677 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   38.601 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   38.601 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   39.649 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   39.650 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   40.531 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   40.532 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   41.370 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   41.371 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   42.210 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   42.211 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   43.046 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   43.046 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   43.884 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   43.884 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   44.759 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   44.760 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   45.620 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   45.620 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   46.462 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   46.463 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  21.582 |   47.304 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.582 |   47.304 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  22.415 |   48.137 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.415 |   48.138 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.740 |  23.156 |   48.878 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.156 |   48.878 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.571 |  23.726 |   49.449 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  23.727 |   49.449 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -25.722 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -25.721 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -25.253 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -25.249 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -24.718 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -24.712 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 23.550
= Slack Time                   26.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.035 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   26.036 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   26.504 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   26.508 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   27.038 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   27.041 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   28.572 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   28.572 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   29.255 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   29.256 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   29.874 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   29.874 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   30.555 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   30.556 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   31.625 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   31.625 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   32.499 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   32.499 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   33.387 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   33.388 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   34.284 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   34.284 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   35.210 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   35.211 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   36.144 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   36.145 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   37.034 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   37.035 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   37.989 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   37.989 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   38.913 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   38.913 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   39.961 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   39.962 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   40.844 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   40.844 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   41.683 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   41.683 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   42.523 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   42.523 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   43.358 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   43.358 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   44.196 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   44.197 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   45.072 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   45.072 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   45.932 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   45.932 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   46.775 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   46.775 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  21.582 |   47.616 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.582 |   47.617 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  22.415 |   48.450 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.416 |   48.450 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.134 |  23.549 |   49.584 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  23.550 |   49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -26.035 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -26.034 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -25.566 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -25.562 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -25.031 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -25.025 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.585
- Arrival Time                 22.715
= Slack Time                   26.871
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.871 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   26.872 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   27.340 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   27.343 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   27.873 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   27.877 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   29.408 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   29.408 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   30.091 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   30.092 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   30.710 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   30.710 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   31.391 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   31.392 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   32.461 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   32.461 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   33.334 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   33.335 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   34.223 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   34.224 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   35.119 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   35.120 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   36.046 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   36.047 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   36.980 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   36.981 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   37.870 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   37.871 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   38.825 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   38.825 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   39.749 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   39.749 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   40.797 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   40.798 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   41.680 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   41.680 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   42.519 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   42.519 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   43.359 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   43.359 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   44.194 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   44.194 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   45.032 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   45.032 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   45.908 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   45.908 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   46.768 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   46.768 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   47.611 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   47.611 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  21.582 |   48.452 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.582 |   48.453 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.133 |  22.715 |   49.585 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.715 |   49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -26.871 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -26.870 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -26.401 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -26.398 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -25.867 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -25.861 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.585
- Arrival Time                 21.879
= Slack Time                   27.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.705 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   27.706 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   28.174 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   28.178 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   28.708 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   28.712 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   30.242 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   30.243 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   30.926 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   30.926 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   31.545 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   31.545 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   32.226 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   32.226 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   33.295 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   33.296 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   34.169 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   34.170 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   35.058 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   35.058 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   35.954 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   35.955 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   36.881 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   36.881 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   37.815 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   37.816 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   38.705 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   38.705 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   39.659 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   39.660 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   40.584 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   40.584 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   41.632 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   41.633 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   42.514 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   42.515 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   43.353 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   43.354 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   44.193 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   44.194 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   45.029 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   45.029 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   45.867 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   45.867 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   46.742 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   46.743 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   47.603 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   47.603 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   48.446 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   48.446 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.138 |  21.879 |   49.584 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  21.879 |   49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -27.705 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -27.704 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -27.236 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -27.232 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -26.701 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -26.696 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.588
- Arrival Time                 21.007
= Slack Time                   28.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.581 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   28.582 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   29.051 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   29.054 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   29.584 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   29.588 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   31.118 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   31.119 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   31.802 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   31.802 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   32.421 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   32.421 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   33.102 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   33.102 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   34.171 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   34.172 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   35.045 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   35.046 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   35.934 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   35.934 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   36.830 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   36.831 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   37.757 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   37.757 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   38.691 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   38.692 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   39.581 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   39.581 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   40.535 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   40.536 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   41.460 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   41.460 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   42.508 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   42.509 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   43.390 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   43.391 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   44.229 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   44.230 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   45.069 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   45.070 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   45.905 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   45.905 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   46.743 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   46.743 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   47.618 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   47.619 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   48.479 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   48.479 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.109 |  21.007 |   49.588 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  21.007 |   49.588 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -28.581 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -28.580 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -28.112 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -28.108 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -27.577 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.009 |  -27.572 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.587
- Arrival Time                 20.157
= Slack Time                   29.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.430 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   29.431 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   29.899 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   29.903 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   30.433 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   30.437 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   31.967 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   31.968 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   32.651 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   32.651 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   33.270 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   33.270 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   33.951 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   33.951 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   35.020 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   35.021 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   35.894 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   35.894 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   36.783 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   36.783 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   37.679 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   37.680 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   38.606 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   38.606 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   39.540 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   39.541 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   40.430 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   40.430 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   41.384 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   41.385 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   42.308 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   42.309 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   43.356 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   43.358 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   44.239 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   44.240 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   45.078 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   45.079 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   45.918 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   45.919 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   46.754 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   46.754 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   47.592 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   47.592 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   48.467 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   48.468 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.119 |  20.157 |   49.587 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.157 |   49.587 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.430 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -29.429 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -28.961 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -28.957 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -28.426 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.008 |  -28.422 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 19.276
= Slack Time                   30.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.308 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   30.309 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   30.777 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   30.781 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   31.311 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   31.315 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   32.845 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   32.846 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   33.529 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   33.529 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   34.148 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   34.148 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   34.829 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   34.829 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   35.898 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   35.899 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   36.772 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   36.772 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   37.661 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   37.661 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   38.557 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   38.558 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   39.484 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   39.484 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   40.418 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   40.419 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   41.308 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   41.308 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   42.262 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   42.263 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   43.186 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   43.187 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   44.234 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   44.236 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   45.117 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   45.118 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   45.956 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   45.957 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   46.796 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   46.797 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   47.632 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   47.632 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   48.470 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   48.470 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.114 |  19.276 |   49.584 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.276 |   49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.308 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -30.307 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -29.839 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -29.836 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -29.306 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.006 |  -29.302 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 18.435
= Slack Time                   31.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.150 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   31.151 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   31.619 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   31.622 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   32.152 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   32.156 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   33.686 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   33.687 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   34.370 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   34.371 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   34.989 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   34.989 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   35.670 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   35.670 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   36.739 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   36.740 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   37.613 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   37.614 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   38.502 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   38.502 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   39.398 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   39.399 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   40.325 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   40.325 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   41.259 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   41.260 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   42.149 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   42.150 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   43.103 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   43.104 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   44.028 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   44.028 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   45.076 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   45.077 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   45.959 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   45.959 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   46.797 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   46.798 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   47.637 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   47.638 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   48.473 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   48.473 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.111 |  18.435 |   49.584 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.435 |   49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.149 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -31.149 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -30.680 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -30.677 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -30.147 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.006 |  -30.144 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.585
- Arrival Time                 17.602
= Slack Time                   31.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.983 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   31.984 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   32.452 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   32.455 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   32.985 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   32.989 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   34.519 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   34.520 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   35.203 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   35.204 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   35.822 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   35.822 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   36.503 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   36.503 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   37.572 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   37.573 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   38.446 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   38.447 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   39.335 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   39.335 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   40.231 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   40.232 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   41.158 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   41.158 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   42.092 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   42.093 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   42.982 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   42.983 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   43.936 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   43.937 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   44.861 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   44.861 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   45.909 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   45.910 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   46.792 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   46.792 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   47.630 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   47.631 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   48.470 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   48.471 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.114 |  17.602 |   49.585 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.602 |   49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.982 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -31.981 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -31.513 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -31.510 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -30.980 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -30.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 16.769
= Slack Time                   32.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.815 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   32.816 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   33.284 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   33.288 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   33.818 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   33.822 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   35.352 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   35.353 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   36.036 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   36.036 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   36.655 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   36.655 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   37.336 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   37.336 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   38.405 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   38.406 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   39.279 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   39.279 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   40.168 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   40.168 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   41.064 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   41.064 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   41.990 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   41.991 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   42.925 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   42.925 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   43.815 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   43.815 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   44.769 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   44.770 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   45.693 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   45.694 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   46.741 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   46.743 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   47.624 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   47.624 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   48.463 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   48.463 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.121 |  16.769 |   49.584 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  16.769 |   49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -32.815 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -32.814 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -32.346 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -32.342 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -31.812 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -31.808 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.586
- Arrival Time                 15.912
= Slack Time                   33.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.675 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   33.676 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   34.144 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   34.147 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   34.677 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   34.681 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   36.211 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   36.212 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   36.895 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   36.896 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   37.514 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   37.514 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   38.195 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   38.195 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   39.264 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   39.265 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   40.138 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   40.139 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   41.027 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   41.027 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   41.923 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   41.924 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   42.850 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   42.850 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   43.784 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   43.785 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   44.674 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   44.675 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   45.628 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   45.629 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   46.553 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   46.553 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   47.601 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   47.602 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   48.484 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   48.484 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.102 |  15.912 |   49.586 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  15.912 |   49.586 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -33.675 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -33.674 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -33.205 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -33.202 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -32.672 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -32.668 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.580
- Arrival Time                 15.133
= Slack Time                   34.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.447 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   34.448 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   34.916 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   34.920 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   35.450 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   35.454 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   36.984 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   36.985 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   37.668 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   37.668 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   38.287 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   38.287 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   38.968 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   38.968 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   40.037 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   40.038 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   40.911 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   40.911 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   41.800 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   41.800 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   42.696 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   42.696 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   43.622 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   43.623 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   44.557 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   44.557 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   45.447 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   45.447 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   46.401 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   46.402 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   47.325 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   47.326 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   48.373 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   48.375 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.205 |  15.133 |   49.580 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  15.133 |   49.580 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -34.447 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -34.446 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -33.978 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -33.974 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -33.444 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -33.440 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.017
- Setup                         0.458
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.560
- Arrival Time                 14.304
= Slack Time                   35.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.256 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   35.257 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   35.725 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   35.729 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   36.259 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   36.262 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   37.793 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   37.793 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   38.476 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   38.477 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   39.095 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   39.095 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   39.776 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   39.777 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   40.846 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   40.846 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   41.720 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   41.720 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   42.608 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   42.609 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   43.505 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   43.505 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   44.431 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   44.432 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   45.365 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   45.366 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   46.255 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   46.256 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   47.210 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   47.210 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   48.134 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   48.134 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.424 |  14.303 |   49.559 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  14.304 |   49.560 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -35.256 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -35.255 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -34.787 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -34.783 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -34.243 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.017 |  -34.238 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.446
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.557
- Arrival Time                 13.303
= Slack Time                   36.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.254 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   36.255 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   36.723 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   36.727 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   37.257 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   37.260 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   38.791 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   38.792 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   39.474 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   39.475 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   40.093 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   40.094 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   40.775 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   40.775 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   41.844 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   41.845 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   42.718 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   42.718 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   43.607 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   43.607 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   44.503 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   44.503 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   45.429 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   45.430 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   46.364 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   46.364 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   47.254 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   47.254 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   48.208 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   48.209 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.347 |  13.302 |   49.556 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.001 |  13.303 |   49.557 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -36.254 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -36.253 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -35.785 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -35.780 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -35.253 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -35.251 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.436
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.567
- Arrival Time                 12.253
= Slack Time                   37.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.315 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   37.316 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   37.784 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   37.788 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   38.318 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   38.321 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   39.852 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   39.852 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   40.535 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   40.536 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   41.154 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   41.154 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   41.835 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   41.836 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   42.905 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   42.905 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   43.778 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   43.779 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   44.667 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   44.668 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   45.563 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   45.564 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   46.490 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   46.491 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   47.424 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   47.425 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   48.314 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   48.315 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.252 |  12.252 |   49.567 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.001 |  12.253 |   49.567 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -37.315 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -37.314 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -36.846 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -36.840 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -36.313 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -36.312 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.575
- Arrival Time                 11.317
= Slack Time                   38.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.258 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   38.259 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   38.727 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   38.731 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   39.261 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   39.264 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   40.795 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   40.795 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   41.478 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   41.479 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   42.097 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   42.097 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   42.778 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   42.779 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   43.848 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   43.848 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   44.722 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   44.722 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   45.610 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   45.611 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   46.507 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   46.507 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   47.433 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   47.434 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   48.367 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   48.368 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.206 |  11.317 |   49.575 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.317 |   49.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -38.258 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -38.257 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -37.789 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -37.784 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -37.257 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -37.255 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.572
- Arrival Time                 10.421
= Slack Time                   39.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.151 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   39.152 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   39.620 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   39.624 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   40.154 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   40.157 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   41.688 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   41.688 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   42.371 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   42.372 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   42.990 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   42.991 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   43.671 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   43.672 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   44.741 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   44.741 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   45.615 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   45.615 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   46.503 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   46.504 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   47.400 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   47.400 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   48.326 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   48.327 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.244 |  10.420 |   49.571 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |  10.421 |   49.572 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.151 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -39.150 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -38.682 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -38.677 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -38.150 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -38.148 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.576
- Arrival Time                  9.543
= Slack Time                   40.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.032 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   40.033 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   40.501 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   40.505 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   41.035 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   41.039 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   42.569 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.537 |   42.570 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   43.253 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.221 |   43.253 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.755 |   3.976 |   44.008 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.001 |   3.976 |   44.009 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.458 |   4.434 |   44.467 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.435 |   44.467 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   5.324 |   45.356 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.324 |   45.356 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   6.210 |   46.242 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.210 |   46.243 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   7.068 |   47.100 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   7.068 |   47.101 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.251 |   8.320 |   48.352 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.001 |   8.320 |   48.353 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.222 |   9.543 |   49.575 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   9.543 |   49.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.032 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -40.031 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -39.563 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -39.558 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -39.031 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -39.029 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.576
- Arrival Time                  8.720
= Slack Time                   40.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.856 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   40.857 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   41.325 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   41.329 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   41.859 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   41.862 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   43.393 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   43.393 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   44.076 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.221 |   44.077 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.755 |   3.976 |   44.832 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.001 |   3.976 |   44.832 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.458 |   4.434 |   45.290 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.435 |   45.290 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   5.324 |   46.179 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.324 |   46.179 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   6.210 |   47.066 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.210 |   47.066 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.278 |   7.489 |   48.344 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.490 |   48.345 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.230 |   8.720 |   49.576 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   8.720 |   49.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.856 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -40.855 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -40.387 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -40.381 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -39.854 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -39.852 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.578
- Arrival Time                  7.842
= Slack Time                   41.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   41.736 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   41.737 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   42.205 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   42.209 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   42.739 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   42.742 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   44.273 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   44.273 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   44.956 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.221 |   44.957 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.755 |   3.976 |   45.712 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.001 |   3.976 |   45.712 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.458 |   4.434 |   46.170 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.435 |   46.171 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   5.324 |   47.059 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.324 |   47.060 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.303 |   6.626 |   48.362 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.001 |   6.627 |   48.363 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.215 |   7.842 |   49.578 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   7.842 |   49.578 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -41.736 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -41.735 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -41.267 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -41.261 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -40.734 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.004 |  -40.732 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.018
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.590
- Arrival Time                  6.998
= Slack Time                   42.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   42.592 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   42.593 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   43.061 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   43.065 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   43.595 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   43.599 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   45.129 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   45.130 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   45.813 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   45.813 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   46.432 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   46.432 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   47.113 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   47.113 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.300 |   5.821 |   48.413 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.821 |   48.414 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.176 |   6.997 |   49.590 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   6.998 |   49.590 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -42.592 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -42.591 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -42.123 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -42.120 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -41.580 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.018 |  -41.575 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.018
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.518
- Arrival Time                  4.778
= Slack Time                   44.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   44.740 | 
     | clk__L1_I0/A                      |   ^   | clk                            | IN_5VX16   | 0.001 |   0.001 |   44.741 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.468 |   0.469 |   45.209 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.473 |   45.213 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                     | IN_5VX16   | 0.530 |   1.003 |   45.743 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk__L2_N1                     | DFRRQ_5VX1 | 0.004 |   1.007 |   45.746 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.666 |   2.672 |   47.412 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.001 |   2.673 |   47.413 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.542 |   3.215 |   47.954 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.000 |   3.215 |   47.955 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.821 |   4.036 |   48.776 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.001 |   4.037 |   48.776 | 
     | add_123_40/g537/S                 |   v   | Out[0]                         | HA_5VX1    | 0.741 |   4.778 |   49.518 | 
     | Delay2_reg_reg[0][0]/D            |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   4.778 |   49.518 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -44.740 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -44.739 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -44.271 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -44.267 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -43.727 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.018 |  -43.722 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.848 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.383 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.397 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.374 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.836 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.832 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.015
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.848 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.383 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.397 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.374 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.836 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.015 |  -44.832 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.007
- Recovery                      0.523
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.485
- Arrival Time                  3.637
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.848 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.383 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.397 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.637 |   49.485 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.375 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -44.845 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -44.841 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.374 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.849 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.384 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.375 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.837 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.832 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.474 |  -45.375 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.837 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.833 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.375 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.837 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.849 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.849 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.848 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.380 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.375 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.849 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.849 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.848 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.380 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.375 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.849 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.849 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.848 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.380 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.375 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.850 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.850 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.385 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.400 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.469 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.645 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.850 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.849 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.381 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.376 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.839 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.834 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.644
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.851 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.386 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.400 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.644 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.376 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.840 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.834 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.644
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.851 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.386 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.400 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.644 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.376 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.840 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.834 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.643
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.851 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.386 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.401 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.643 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.377 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.840 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.835 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.643
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.852 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.387 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.401 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.643 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.377 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.841 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.835 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.853 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.854 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.389 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.472 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.853 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.852 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.384 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.379 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.853 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.854 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.389 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.472 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.853 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.852 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.384 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.379 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.854 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.854 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.389 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.473 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.854 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.853 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.385 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.379 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.854 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.854 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.389 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.473 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.854 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.853 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.385 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.380 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.640
= Slack Time                   45.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.854 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.855 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.390 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.404 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.473 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.640 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.854 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.853 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.385 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.380 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.844 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.838 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.017
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.640
= Slack Time                   45.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.855 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.856 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.391 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.405 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.474 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.640 |   49.495 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.855 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.854 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.386 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.382 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.843 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.017 |  -44.839 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.638
= Slack Time                   45.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.856 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.857 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.392 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.406 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.475 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.638 |   49.495 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.856 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.855 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.387 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.384 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.844 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.840 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.638
= Slack Time                   45.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.857 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.857 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.392 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.407 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.476 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.638 |   49.495 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.857 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.856 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.388 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.384 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.845 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.841 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.637
= Slack Time                   45.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.857 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.858 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.393 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.407 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.477 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.637 |   49.495 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.858 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.857 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.388 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.385 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.845 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.841 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.637
= Slack Time                   45.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.858 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.858 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.393 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.408 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.477 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.637 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.858 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.857 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.389 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.385 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.846 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.842 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.634
= Slack Time                   45.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.861 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.861 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.396 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.410 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.480 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.014 |   3.634 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.861 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.860 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.392 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.388 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.848 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.845 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.015
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.493
- Arrival Time                  3.631
= Slack Time                   45.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.862 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.862 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.397 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.412 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.481 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.631 |   49.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.862 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.861 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.393 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.389 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.850 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.015 |  -44.847 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.631
= Slack Time                   45.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.863 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.864 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.399 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.413 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.482 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.631 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.863 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.862 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.394 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.390 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.851 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.015 |  -44.848 | 
     +-------------------------------------------------------------------------------------+ 

