# CPLD_UART_Datapath_and_Control_Unit
UART receiver and transmitter project using the concept of datapath and control unit.

## Documentation
Please refer to the PDFs inside the folder named "6-documentation" for full explanation of the Verilog code and circuit diagrams.

## Folder Structure
"1-hdl" folder is to keep all HDL code.  
"2-tb" folder is to keep testbench code.  
"3-sim" folder is to keep ModelSim simulation files.  
"4-synth" folder (not provided here) is to place Quartus project for synthesis and programming.  
"5-python" folder contains the Python driver code.
