#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  9 16:02:10 2025
# Process ID: 18096
# Current directory: D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1/main.vds
# Journal file: D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1\vivado.jou
# Running On: DESKTOP-C5JARVU, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 12, Host memory: 17101 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29964
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk_div', assumed default net type 'wire' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.500 ; gain = 408.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:2]
INFO: [Synth 8-6157] synthesizing module 'filtercon' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:2]
	Parameter mode bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchro' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v:2]
INFO: [Synth 8-6157] synthesizing module 'dtrigger' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/dtrigger.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dtrigger' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/dtrigger.v:2]
INFO: [Synth 8-6155] done synthesizing module 'synchro' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v:2]
WARNING: [Synth 8-7071] port 'notq' of module 'synchro' is unconnected for instance 'syn' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:16]
WARNING: [Synth 8-7023] instance 'syn' of module 'synchro' has 4 connections declared, but only 3 given [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:16]
INFO: [Synth 8-6157] synthesizing module 'count' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (4) of module 'count' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:27]
INFO: [Synth 8-6155] done synthesizing module 'filtercon' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:2]
WARNING: [Synth 8-7071] port 'q_count' of module 'filtercon' is unconnected for instance 'dbnc' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:30]
WARNING: [Synth 8-7023] instance 'dbnc' of module 'filtercon' has 6 connections declared, but only 5 given [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:30]
WARNING: [Synth 8-7071] port 'q_count' of module 'filtercon' is unconnected for instance 'dbnc_reset' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:38]
WARNING: [Synth 8-7023] instance 'dbnc_reset' of module 'filtercon' has 6 connections declared, but only 5 given [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:38]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/clk_divider.v:2]
	Parameter div bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count__parameterized0' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count__parameterized0' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/clk_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentLED' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v:1]
INFO: [Synth 8-6157] synthesizing module 'count__parameterized1' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count__parameterized1' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
INFO: [Synth 8-226] default block is never used [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v:36]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentLED' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v:1]
WARNING: [Synth 8-689] width (7) of port connection 'SEG' does not match port width (8) of module 'SevenSegmentLED' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:57]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:1]
	Parameter max_size bound to: 4 - type: integer 
	Parameter bit_size bound to: 4 - type: integer 
WARNING: [Synth 8-324] index 4 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 5 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 6 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 7 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 8 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 9 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 10 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 11 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 12 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 13 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 14 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 15 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 16 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 17 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 18 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 19 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 20 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 21 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 22 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 23 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 24 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 25 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 26 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 27 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 28 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
WARNING: [Synth 8-324] index 29 out of range [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:120]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:1]
WARNING: [Synth 8-6090] variable 'AN_MASK' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:106]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:2]
WARNING: [Synth 8-3848] Net notq in module/entity synchro does not have driver. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v:6]
WARNING: [Synth 8-6014] Unused sequential element loop_flag_reg was removed.  [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:129]
WARNING: [Synth 8-6014] Unused sequential element packed_reg was removed.  [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:258]
WARNING: [Synth 8-6014] Unused sequential element error_output_reg was removed.  [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:78]
WARNING: [Synth 8-7129] Port notq in module synchro is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.145 ; gain = 512.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.145 ; gain = 512.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.145 ; gain = 512.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1312.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '[get_ports clk]' is not supported in the xdc constraint file. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'error_output'. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'error_output'. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1360.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1360.410 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	  10 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	  10 Input    4 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 25    
	   4 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | dbnc/syn/tr2/q_reg       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|main        | dbnc_reset/syn/tr2/q_reg | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    61|
|4     |LUT2   |   131|
|5     |LUT3   |    36|
|6     |LUT4   |   101|
|7     |LUT5   |    60|
|8     |LUT6   |   106|
|9     |MUXF7  |     4|
|10    |SRL16E |     2|
|11    |FDCE   |     7|
|12    |FDRE   |   215|
|13    |FDSE   |     7|
|14    |IBUF   |     7|
|15    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1360.410 ; gain = 560.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1360.410 ; gain = 512.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1360.410 ; gain = 560.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1360.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1360.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 67b1eea
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 43 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1360.410 ; gain = 957.406
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 16:02:53 2025...
