// Seed: 1929980756
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  assign id_1 = id_1;
  wire id_3;
endmodule
module module_0;
  wire module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    output logic id_3,
    input supply0 id_4,
    output wand id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    output wire id_10,
    input tri0 id_11
);
  assign id_1 = (id_6);
  always @(*) $display(id_7);
  initial begin : LABEL_0
    id_3 <= (1);
  end
  assign id_2 = id_11;
  wire id_13;
  assign id_1 = 1;
endmodule
module module_3 (
    output supply0 id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11,
    input uwire id_12
    , id_14
);
  assign id_0 = 1;
  assign id_9 = 1 ? id_1 : 1;
  module_2 modCall_1 (
      id_6,
      id_8,
      id_0,
      id_9,
      id_5,
      id_8,
      id_6,
      id_5,
      id_4,
      id_6,
      id_0,
      id_6
  );
  assign modCall_1.id_3 = 0;
  assign id_9 = id_2;
  reg  id_15;
  wire id_16;
  final begin : LABEL_0
    if (id_4) id_15 <= id_2;
    else begin : LABEL_0
      id_3 <= id_11;
      id_14 -= id_1;
      id_14 <= id_10;
    end
  end
  wire id_17;
endmodule
