<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p791" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_791{left:606px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.9px;}
#t2_791{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_791{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_791{left:719px;bottom:51px;letter-spacing:0.1px;}
#t5_791{left:95px;bottom:874px;letter-spacing:0.17px;}
#t6_791{left:160px;bottom:874px;letter-spacing:0.04px;word-spacing:0.07px;}
#t7_791{left:160px;bottom:847px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t8_791{left:160px;bottom:830px;letter-spacing:-0.09px;}
#t9_791{left:160px;bottom:811px;}
#ta_791{left:197px;bottom:811px;letter-spacing:-0.12px;}
#tb_791{left:160px;bottom:791px;}
#tc_791{left:197px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.05px;}
#td_791{left:160px;bottom:771px;}
#te_791{left:197px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tf_791{left:160px;bottom:743px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tg_791{left:95px;bottom:700px;letter-spacing:0.13px;}
#th_791{left:160px;bottom:700px;letter-spacing:0.12px;word-spacing:0.03px;}
#ti_791{left:160px;bottom:673px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tj_791{left:160px;bottom:656px;letter-spacing:-0.12px;word-spacing:-0.59px;}
#tk_791{left:427px;bottom:656px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#tl_791{left:499px;bottom:656px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#tm_791{left:160px;bottom:640px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#tn_791{left:246px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#to_791{left:325px;bottom:640px;letter-spacing:-0.1px;}
#tp_791{left:160px;bottom:612px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_791{left:160px;bottom:595px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#tr_791{left:655px;bottom:595px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#ts_791{left:160px;bottom:578px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tt_791{left:288px;bottom:578px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tu_791{left:386px;bottom:578px;letter-spacing:-0.09px;}
#tv_791{left:409px;bottom:578px;letter-spacing:-0.15px;word-spacing:0.09px;}
#tw_791{left:469px;bottom:578px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_791{left:160px;bottom:562px;letter-spacing:-0.14px;word-spacing:0.05px;}
#ty_791{left:481px;bottom:562px;letter-spacing:-0.2px;}
#tz_791{left:531px;bottom:562px;letter-spacing:-0.1px;}
#t10_791{left:160px;bottom:534px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t11_791{left:160px;bottom:517px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t12_791{left:160px;bottom:500px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_791{left:160px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t14_791{left:592px;bottom:484px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t15_791{left:160px;bottom:467px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t16_791{left:236px;bottom:467px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t17_791{left:160px;bottom:439px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t18_791{left:160px;bottom:423px;letter-spacing:-0.11px;word-spacing:-0.76px;}
#t19_791{left:160px;bottom:406px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_791{left:95px;bottom:363px;letter-spacing:0.15px;}
#t1b_791{left:160px;bottom:363px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1c_791{left:160px;bottom:335px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1d_791{left:160px;bottom:319px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_791{left:160px;bottom:302px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_791{left:160px;bottom:285px;letter-spacing:-0.1px;}
#t1g_791{left:160px;bottom:256px;}
#t1h_791{left:197px;bottom:256px;letter-spacing:-0.07px;word-spacing:-0.05px;}
#t1i_791{left:221px;bottom:256px;letter-spacing:-0.16px;}
#t1j_791{left:300px;bottom:256px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1k_791{left:197px;bottom:239px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1l_791{left:354px;bottom:239px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t1m_791{left:642px;bottom:239px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1n_791{left:197px;bottom:222px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1o_791{left:197px;bottom:206px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1p_791{left:160px;bottom:177px;}
#t1q_791{left:197px;bottom:177px;letter-spacing:-0.07px;word-spacing:-0.05px;}
#t1r_791{left:221px;bottom:177px;letter-spacing:-0.15px;}
#t1s_791{left:283px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_791{left:472px;bottom:177px;letter-spacing:-0.11px;}
#t1u_791{left:498px;bottom:177px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1v_791{left:197px;bottom:160px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_791{left:197px;bottom:143px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1x_791{left:197px;bottom:126px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_791{left:586px;bottom:126px;letter-spacing:-0.11px;}
#t1z_791{left:636px;bottom:126px;letter-spacing:-0.11px;word-spacing:0.07px;}
#t20_791{left:197px;bottom:109px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t21_791{left:262px;bottom:109px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_791{left:545px;bottom:109px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t23_791{left:637px;bottom:109px;}

.s1_791{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_791{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_791{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_791{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_791{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_791{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts791" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg791Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg791" style="-webkit-user-select: none;"><object width="825" height="990" data="791/791.svg" type="image/svg+xml" id="pdf791" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_791" class="t s1_791">Caches and Write Buffers </span>
<span id="t2_791" class="t s2_791">ARM DDI 0100I </span><span id="t3_791" class="t s1_791">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_791" class="t s2_791">B6-7 </span>
<span id="t5_791" class="t s3_791">B6.3 </span><span id="t6_791" class="t s3_791">Types of cache </span>
<span id="t7_791" class="t s4_791">There are many different possible types of cache, that can be distinguished by implementation choices such </span>
<span id="t8_791" class="t s4_791">as: </span>
<span id="t9_791" class="t s4_791">• </span><span id="ta_791" class="t s4_791">cache size and associativity </span>
<span id="tb_791" class="t s4_791">• </span><span id="tc_791" class="t s4_791">how they handle instruction fetches </span>
<span id="td_791" class="t s4_791">• </span><span id="te_791" class="t s4_791">how they handle data writes. </span>
<span id="tf_791" class="t s4_791">Several of these implementation choices are detailed in the following subsections. </span>
<span id="tg_791" class="t s5_791">B6.3.1 </span><span id="th_791" class="t s5_791">Unified or separate caches </span>
<span id="ti_791" class="t s4_791">A memory system can use the same cache when processing instruction fetches as it does when processing </span>
<span id="tj_791" class="t s4_791">data loads and stores. Such a cache is known as a </span><span id="tk_791" class="t s6_791">unified cache</span><span id="tl_791" class="t s4_791">. A unified cache and memory model is often </span>
<span id="tm_791" class="t s4_791">referred to as a </span><span id="tn_791" class="t s6_791">von Neumann </span><span id="to_791" class="t s4_791">architecture. </span>
<span id="tp_791" class="t s4_791">Alternatively, a memory system can use a different cache to process instruction fetches from the cache it </span>
<span id="tq_791" class="t s4_791">uses to process data loads and stores. In this case, the two caches are known collectively as </span><span id="tr_791" class="t s6_791">separate caches </span>
<span id="ts_791" class="t s4_791">and individually as the </span><span id="tt_791" class="t s6_791">instruction cache </span><span id="tu_791" class="t s4_791">and </span><span id="tv_791" class="t s6_791">data cache</span><span id="tw_791" class="t s4_791">. The use of separate instruction and data caches, </span>
<span id="tx_791" class="t s4_791">even with a unified main memory, is often referred to as a </span><span id="ty_791" class="t s6_791">Harvard </span><span id="tz_791" class="t s4_791">architecture. </span>
<span id="t10_791" class="t s4_791">The use of separate caches has the advantage that the memory system can often process both an instruction </span>
<span id="t11_791" class="t s4_791">fetch and a data load/store in the same clock cycle, without a need for the cache memory to be multi-ported. </span>
<span id="t12_791" class="t s4_791">The main disadvantage is that care must be taken to avoid problems caused by the instruction cache </span>
<span id="t13_791" class="t s4_791">becoming out-of-date with respect to the data cache and/or main memory (see </span><span id="t14_791" class="t s6_791">Memory coherency and </span>
<span id="t15_791" class="t s6_791">access issues </span><span id="t16_791" class="t s4_791">on page B2-20). </span>
<span id="t17_791" class="t s4_791">It is also possible for a memory system to have an instruction cache but no data cache, or a data cache but </span>
<span id="t18_791" class="t s4_791">no instruction cache. For the purpose of the memory system architectures, such a system is treated as having </span>
<span id="t19_791" class="t s4_791">separate caches, where one cache is not present or has zero size. </span>
<span id="t1a_791" class="t s5_791">B6.3.2 </span><span id="t1b_791" class="t s5_791">Write-through or write-back caches </span>
<span id="t1c_791" class="t s4_791">When a cache hit occurs for a data store access, the cache line containing the data is updated to contain its </span>
<span id="t1d_791" class="t s4_791">new value. Because this cache line will eventually be re-allocated to another address, the new value must </span>
<span id="t1e_791" class="t s4_791">also be written to the main memory location for the data. There are two common techniques for handling </span>
<span id="t1f_791" class="t s4_791">this: </span>
<span id="t1g_791" class="t s4_791">• </span><span id="t1h_791" class="t s4_791">In a </span><span id="t1i_791" class="t s6_791">write-through </span><span id="t1j_791" class="t s4_791">cache, the new data is written to the next level in the memory hierarchy. A DSB </span>
<span id="t1k_791" class="t s4_791">synchronization barrier (see </span><span id="t1l_791" class="t s6_791">DataSynchronizationBarrier (DSB) CP15 register 7 </span><span id="t1m_791" class="t s4_791">on page B2-18) is </span>
<span id="t1n_791" class="t s4_791">required to ensure the data is visible to the next level of the memory hierarchy. This is usually done </span>
<span id="t1o_791" class="t s4_791">though a write buffer, to avoid slowing down the processor. </span>
<span id="t1p_791" class="t s4_791">• </span><span id="t1q_791" class="t s4_791">In a </span><span id="t1r_791" class="t s6_791">write-back </span><span id="t1s_791" class="t s4_791">cache, the cache line is marked as </span><span id="t1t_791" class="t s6_791">dirty</span><span id="t1u_791" class="t s4_791">. This means that it contains data values that </span>
<span id="t1v_791" class="t s4_791">are more up-to-date than those in main memory. Whenever a dirty cache line is selected to be </span>
<span id="t1w_791" class="t s4_791">re-allocated to another address, the data currently in the cache line is written back to main memory. </span>
<span id="t1x_791" class="t s4_791">Writing back the contents of the cache line in this manner is known as </span><span id="t1y_791" class="t s6_791">cleaning </span><span id="t1z_791" class="t s4_791">the cache line, or a </span>
<span id="t20_791" class="t s6_791">victim write</span><span id="t21_791" class="t s4_791">. Another common term for a write-back cache is a </span><span id="t22_791" class="t s6_791">copy-back cache</span><span id="t23_791" class="t s4_791">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
