module mux2_1 (a, b, sel, y);

    input a;
    input b;
    input sel;
    output y;

    reg y;

    always @(*) begin
        if (sel == 0) begin
            y = a;
        end
        else begin
            y = b;
        end
    end

endmodule
