
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003644                       # Number of seconds simulated
sim_ticks                                  3644072000                       # Number of ticks simulated
final_tick                                 3644072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 300085                       # Simulator instruction rate (inst/s)
host_op_rate                                   300085                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              218706305                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637020                       # Number of bytes of host memory used
host_seconds                                    16.66                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           99328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          248640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        99328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        94592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           94592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27257420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68231363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95488783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27257420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27257420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25957775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25957775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25957775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27257420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68231363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121446558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1478                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 347776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   92864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  347968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                94592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               57                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3642969000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.086957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.669053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.817154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          413     24.94%     24.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          557     33.64%     58.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          395     23.85%     82.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      4.11%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      3.32%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      1.75%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      0.85%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.85%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          111      6.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1656                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.541176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.534424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.541025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            84     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.070588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.036497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     48.24%     48.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.53%     51.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     41.18%     92.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      7.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     59625500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161513000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10972.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29722.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4234                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     995                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     526821.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5435640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2965875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18610800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4399920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            238006080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            962891595                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1341893250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2574203160                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.378766                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2226999750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1295559000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7083720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3865125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23774400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5002560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            238006080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1549792665                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            827059500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2654584050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.438575                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1367179250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2155365750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  265659                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48914                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2717                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152899                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  145233                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.986233                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106803                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473950                       # DTB read hits
system.cpu.dtb.read_misses                        211                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   474161                       # DTB read accesses
system.cpu.dtb.write_hits                       58312                       # DTB write hits
system.cpu.dtb.write_misses                       252                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58564                       # DTB write accesses
system.cpu.dtb.data_hits                       532262                       # DTB hits
system.cpu.dtb.data_misses                        463                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532725                       # DTB accesses
system.cpu.itb.fetch_hits                      619650                       # ITB hits
system.cpu.itb.fetch_misses                       138                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  619788                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7288145                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             656992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5084551                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      265659                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             252036                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6483753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6038                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5409                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    619650                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1865                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7149250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.711201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6077550     85.01%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4617      0.06%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291256      4.07%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3668      0.05%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363636      5.09%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3077      0.04%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112320      1.57%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2439      0.03%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290687      4.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7149250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036451                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.697647                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   247433                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6254602                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     37112                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607959                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2144                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108498                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   901                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5066773                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3551                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2144                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   351770                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3098011                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20799                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419731                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3256795                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5061249                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   388                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067211                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    396                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  67437                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4826102                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7300656                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1062747                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237828                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    31749                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                557                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            430                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4151765                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               471279                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60670                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2836                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1120                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5036060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 740                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5032255                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               419                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           36699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             98                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7149250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.703886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3317976     46.41%     46.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2924470     40.91%     87.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675221      9.44%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202246      2.83%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8795      0.12%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12579      0.18%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4513      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2148      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1302      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7149250                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     790      3.08%      3.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19101     74.54%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3427     13.37%     91.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2307      9.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                526815     10.47%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.61%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.30%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               475164      9.44%     98.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59163      1.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5032255                       # Type of FU issued
system.cpu.iq.rate                           0.690471                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25625                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005092                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8361297                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            641717                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       592669                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878506                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 609043                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448837                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2509                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6662                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5146                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2144                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  752930                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                235152                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5052715                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1002                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                471279                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60670                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95463                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18705                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            200                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            559                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1652                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2211                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5029151                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                474162                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3103                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15915                       # number of nop insts executed
system.cpu.iew.exec_refs                       532727                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258831                       # Number of branches executed
system.cpu.iew.exec_stores                      58565                       # Number of stores executed
system.cpu.iew.exec_rate                     0.690045                       # Inst execution rate
system.cpu.iew.wb_sent                        5023262                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5022310                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4242540                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5244133                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.689107                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809007                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           37922                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1842                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7143283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.701848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.323761                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4350666     60.91%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1716501     24.03%     84.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       720860     10.09%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157215      2.20%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3084      0.04%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52803      0.74%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1648      0.02%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26654      0.37%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113852      1.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7143283                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113852                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12079123                       # The number of ROB reads
system.cpu.rob.rob_writes                    10108958                       # The number of ROB writes
system.cpu.timesIdled                            1493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          138895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.457629                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.457629                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.686046                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.686046                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1040882                       # number of integer regfile reads
system.cpu.int_regfile_writes                  407749                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403527                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3568                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.831962                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513671                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.899755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         116429250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.831962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2093596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2093596                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465355                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47730                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47730                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        513085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           513085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       513085                       # number of overall hits
system.cpu.dcache.overall_hits::total          513085                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1192                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7503                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8695                       # number of overall misses
system.cpu.dcache.overall_misses::total          8695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     79162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     79162000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    538235069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    538235069                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       536500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       536500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    617397069                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    617397069                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    617397069                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    617397069                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521780                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135843                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.042208                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042208                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016664                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016664                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66411.073826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66411.073826                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71735.981474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71735.981474                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 41269.230769                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41269.230769                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71005.988384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71005.988384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71005.988384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71005.988384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34970                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               710                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.253521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3250                       # number of writebacks
system.cpu.dcache.writebacks::total              3250                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          404                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4219                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4219                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4623                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          788                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          788                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4072                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53809000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53809000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    244008159                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    244008159                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    297817159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297817159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    297817159                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297817159                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.025974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007804                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68285.532995                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68285.532995                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74302.119062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74302.119062                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        28375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        28375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73137.809185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73137.809185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73137.809185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73137.809185                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1403                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.782900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              617055                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.390282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.782900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2480514                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2480514                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       617055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          617055                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        617055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           617055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       617055                       # number of overall hits
system.cpu.icache.overall_hits::total          617055                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2595                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2595                       # number of overall misses
system.cpu.icache.overall_misses::total          2595                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    165405250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165405250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    165405250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165405250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    165405250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165405250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       619650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       619650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       619650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619650                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004188                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004188                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004188                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004188                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004188                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63739.980732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63739.980732                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63739.980732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63739.980732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63739.980732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63739.980732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          681                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          681                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          681                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          681                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          681                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          681                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1914                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1914                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    122461250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122461250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    122461250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122461250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    122461250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122461250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003089                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63981.844305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63981.844305                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63981.844305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63981.844305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63981.844305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63981.844305                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2915                       # number of replacements
system.l2.tags.tagsinuse                  1939.254015                       # Cycle average of tags in use
system.l2.tags.total_refs                        1000                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.201613                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1020.830693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        694.290572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        224.132750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.498452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.339009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.109440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946901                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998535                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     82196                       # Number of tag accesses
system.l2.tags.data_accesses                    82196                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  362                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     510                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3250                       # number of Writeback hits
system.l2.Writeback_hits::total                  3250                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    47                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   195                       # number of demand (read+write) hits
system.l2.demand_hits::total                      557                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  362                       # number of overall hits
system.l2.overall_hits::cpu.data                  195                       # number of overall hits
system.l2.overall_hits::total                     557                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1552                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                648                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2200                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3237                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1552                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3885                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5437                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1552                       # number of overall misses
system.l2.overall_misses::cpu.data               3885                       # number of overall misses
system.l2.overall_misses::total                  5437                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    116734500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51621000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       168355500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    240096000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     240096000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     291717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        408451500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116734500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    291717000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       408451500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1914                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2710                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3250                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3250                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3284                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1914                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5994                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1914                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5994                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.810867                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.814070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.811808                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.985688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985688                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.810867                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.952206                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907074                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.810867                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.952206                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907074                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75215.528351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79662.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76525.227273                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74172.381835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74172.381835                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75215.528351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75088.030888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75124.425235                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75215.528351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75088.030888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75124.425235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1478                       # number of writebacks
system.l2.writebacks::total                      1478                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1552                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           648                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2200                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3237                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5437                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     98962500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44215000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    143177500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    203187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203187000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    247402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    346364500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    247402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    346364500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.810867                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.814070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.811808                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.985688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985688                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.810867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.952206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.810867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.952206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907074                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 63764.497423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 68233.024691                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65080.681818                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62770.157553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62770.157553                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63764.497423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63681.338481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63705.076329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63764.497423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63681.338481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63705.076329                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2200                       # Transaction distribution
system.membus.trans_dist::ReadResp               2200                       # Transaction distribution
system.membus.trans_dist::Writeback              1478                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       442560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  442560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6915                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6413500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14732500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2710                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2710                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       122496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 591616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             9244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9244    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7872000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3220750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6910000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
